
PRIM-FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e528  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800e6c8  0800e6c8  0000f6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7a8  0800e7a8  00010104  2**0
                  CONTENTS
  4 .ARM          00000008  0800e7a8  0800e7a8  0000f7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e7b0  0800e7b0  00010104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e7b0  0800e7b0  0000f7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e7b4  0800e7b4  0000f7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000104  20000000  0800e7b8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014ba8  20000104  0800e8bc  00010104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014cac  0800e8bc  00010cac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff9e  00000000  00000000  00010134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f39  00000000  00000000  000300d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d38  00000000  00000000  00035010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001693  00000000  00000000  00036d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bfb0  00000000  00000000  000383db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000253bc  00000000  00000000  0005438b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fd8e  00000000  00000000  00079747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001194d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b64  00000000  00000000  00119518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0012107c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000104 	.word	0x20000104
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e6b0 	.word	0x0800e6b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000108 	.word	0x20000108
 80001dc:	0800e6b0 	.word	0x0800e6b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <i2c1_pisiRegister>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint8_t i2c1_pisiRegister(uint8_t naprava, uint8_t reg, uint8_t podatek) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af04      	add	r7, sp, #16
 80004e6:	4603      	mov	r3, r0
 80004e8:	71fb      	strb	r3, [r7, #7]
 80004ea:	460b      	mov	r3, r1
 80004ec:	71bb      	strb	r3, [r7, #6]
 80004ee:	4613      	mov	r3, r2
 80004f0:	717b      	strb	r3, [r7, #5]
    naprava <<= 1;
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Write(&hi2c1, naprava, reg, I2C_MEMADD_SIZE_8BIT, &podatek, 1, 10);
 80004f8:	79fb      	ldrb	r3, [r7, #7]
 80004fa:	b299      	uxth	r1, r3
 80004fc:	79bb      	ldrb	r3, [r7, #6]
 80004fe:	b29a      	uxth	r2, r3
 8000500:	230a      	movs	r3, #10
 8000502:	9302      	str	r3, [sp, #8]
 8000504:	2301      	movs	r3, #1
 8000506:	9301      	str	r3, [sp, #4]
 8000508:	1d7b      	adds	r3, r7, #5
 800050a:	9300      	str	r3, [sp, #0]
 800050c:	2301      	movs	r3, #1
 800050e:	4804      	ldr	r0, [pc, #16]	@ (8000520 <i2c1_pisiRegister+0x40>)
 8000510:	f001 fe5c 	bl	80021cc <HAL_I2C_Mem_Write>
 8000514:	4603      	mov	r3, r0
}
 8000516:	4618      	mov	r0, r3
 8000518:	3708      	adds	r7, #8
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000120 	.word	0x20000120

08000524 <i2c1_beriRegistre>:

HAL_StatusTypeDef i2c1_beriRegistre(uint8_t naprava, uint8_t reg, uint8_t* podatek, uint8_t dolzina) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b088      	sub	sp, #32
 8000528:	af04      	add	r7, sp, #16
 800052a:	603a      	str	r2, [r7, #0]
 800052c:	461a      	mov	r2, r3
 800052e:	4603      	mov	r3, r0
 8000530:	71fb      	strb	r3, [r7, #7]
 8000532:	460b      	mov	r3, r1
 8000534:	71bb      	strb	r3, [r7, #6]
 8000536:	4613      	mov	r3, r2
 8000538:	717b      	strb	r3, [r7, #5]
    if ((dolzina>1)&&(naprava==0x19))  // ce je naprava 0x19 moramo postaviti ta bit, ce zelimo brati vec zlogov
 800053a:	797b      	ldrb	r3, [r7, #5]
 800053c:	2b01      	cmp	r3, #1
 800053e:	d906      	bls.n	800054e <i2c1_beriRegistre+0x2a>
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	2b19      	cmp	r3, #25
 8000544:	d103      	bne.n	800054e <i2c1_beriRegistre+0x2a>
        reg |= 0x80;
 8000546:	79bb      	ldrb	r3, [r7, #6]
 8000548:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800054c:	71bb      	strb	r3, [r7, #6]
    naprava <<= 1;
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, naprava, reg, I2C_MEMADD_SIZE_8BIT, podatek, dolzina, dolzina);
 8000554:	79fb      	ldrb	r3, [r7, #7]
 8000556:	b299      	uxth	r1, r3
 8000558:	79bb      	ldrb	r3, [r7, #6]
 800055a:	b298      	uxth	r0, r3
 800055c:	797b      	ldrb	r3, [r7, #5]
 800055e:	b29b      	uxth	r3, r3
 8000560:	797a      	ldrb	r2, [r7, #5]
 8000562:	9202      	str	r2, [sp, #8]
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2301      	movs	r3, #1
 800056c:	4602      	mov	r2, r0
 800056e:	4805      	ldr	r0, [pc, #20]	@ (8000584 <i2c1_beriRegistre+0x60>)
 8000570:	f001 ff26 	bl	80023c0 <HAL_I2C_Mem_Read>
 8000574:	4603      	mov	r3, r0
 8000576:	73fb      	strb	r3, [r7, #15]

	return status;
 8000578:	7bfb      	ldrb	r3, [r7, #15]
}
 800057a:	4618      	mov	r0, r3
 800057c:	3710      	adds	r7, #16
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	20000120 	.word	0x20000120

08000588 <initOrientation>:

void initOrientation() { // ne pozabit klicati te funkcije
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
    // inicializiraj pospeskometer
    i2c1_pisiRegister(0x19, 0x20, 0x27);  // zbudi pospeskometer in omogoci osi
 800058c:	2227      	movs	r2, #39	@ 0x27
 800058e:	2120      	movs	r1, #32
 8000590:	2019      	movs	r0, #25
 8000592:	f7ff ffa5 	bl	80004e0 <i2c1_pisiRegister>
    i2c1_pisiRegister(0x19, 0x23, 0x88);  // nastavi posodobitev samo ko se prebere vrednost ter visoko locljivost
 8000596:	2288      	movs	r2, #136	@ 0x88
 8000598:	2123      	movs	r1, #35	@ 0x23
 800059a:	2019      	movs	r0, #25
 800059c:	f7ff ffa0 	bl	80004e0 <i2c1_pisiRegister>
}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <spi1_beriRegister>:

uint8_t spi1_beriRegister(uint8_t reg) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af02      	add	r7, sp, #8
 80005aa:	4603      	mov	r3, r0
 80005ac:	71fb      	strb	r3, [r7, #7]
    uint16_t buf_out, buf_in;
    reg |= 0x80; // najpomembnejsi bit na 1
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80005b4:	71fb      	strb	r3, [r7, #7]
    buf_out = reg; // little endian, se postavi na pravo mesto ....
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	b29b      	uxth	r3, r3
 80005ba:	81fb      	strh	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	2108      	movs	r1, #8
 80005c0:	480c      	ldr	r0, [pc, #48]	@ (80005f4 <spi1_beriRegister+0x50>)
 80005c2:	f001 fc8b 	bl	8001edc <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&buf_out, (uint8_t*)&buf_in, 2, 2); // blocking posiljanje ....
 80005c6:	f107 020c 	add.w	r2, r7, #12
 80005ca:	f107 010e 	add.w	r1, r7, #14
 80005ce:	2302      	movs	r3, #2
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2302      	movs	r3, #2
 80005d4:	4808      	ldr	r0, [pc, #32]	@ (80005f8 <spi1_beriRegister+0x54>)
 80005d6:	f005 fcb9 	bl	8005f4c <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	2108      	movs	r1, #8
 80005de:	4805      	ldr	r0, [pc, #20]	@ (80005f4 <spi1_beriRegister+0x50>)
 80005e0:	f001 fc7c 	bl	8001edc <HAL_GPIO_WritePin>
    return buf_in >> 8; // little endian...
 80005e4:	89bb      	ldrh	r3, [r7, #12]
 80005e6:	0a1b      	lsrs	r3, r3, #8
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	b2db      	uxtb	r3, r3
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40021000 	.word	0x40021000
 80005f8:	20000204 	.word	0x20000204

080005fc <spi1_pisiRegister>:

void spi1_pisiRegister(uint8_t reg, uint8_t vrednost) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	71fb      	strb	r3, [r7, #7]
 8000608:	4613      	mov	r3, r2
 800060a:	71bb      	strb	r3, [r7, #6]
    uint16_t buf_out;
    buf_out = reg | (vrednost<<8); // little endian, se postavi na pravo mesto ....
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	b21a      	sxth	r2, r3
 8000610:	79bb      	ldrb	r3, [r7, #6]
 8000612:	021b      	lsls	r3, r3, #8
 8000614:	b21b      	sxth	r3, r3
 8000616:	4313      	orrs	r3, r2
 8000618:	b21b      	sxth	r3, r3
 800061a:	b29b      	uxth	r3, r3
 800061c:	81fb      	strh	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2108      	movs	r1, #8
 8000622:	4809      	ldr	r0, [pc, #36]	@ (8000648 <spi1_pisiRegister+0x4c>)
 8000624:	f001 fc5a 	bl	8001edc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&buf_out, 2, 2); // blocking posiljanje ....
 8000628:	f107 010e 	add.w	r1, r7, #14
 800062c:	2302      	movs	r3, #2
 800062e:	2202      	movs	r2, #2
 8000630:	4806      	ldr	r0, [pc, #24]	@ (800064c <spi1_pisiRegister+0x50>)
 8000632:	f005 fa2e 	bl	8005a92 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8000636:	2201      	movs	r2, #1
 8000638:	2108      	movs	r1, #8
 800063a:	4803      	ldr	r0, [pc, #12]	@ (8000648 <spi1_pisiRegister+0x4c>)
 800063c:	f001 fc4e 	bl	8001edc <HAL_GPIO_WritePin>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40021000 	.word	0x40021000
 800064c:	20000204 	.word	0x20000204

08000650 <spi1_beriRegistre>:

HAL_StatusTypeDef spi1_beriRegistre(uint8_t reg, uint8_t* buffer, uint8_t velikost) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	6039      	str	r1, [r7, #0]
 800065a:	71fb      	strb	r3, [r7, #7]
 800065c:	4613      	mov	r3, r2
 800065e:	71bb      	strb	r3, [r7, #6]
    reg |= 0xC0; // najpomembnejsa bita na 1
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8000666:	b2db      	uxtb	r3, r3
 8000668:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	2108      	movs	r1, #8
 800066e:	4813      	ldr	r0, [pc, #76]	@ (80006bc <spi1_beriRegistre+0x6c>)
 8000670:	f001 fc34 	bl	8001edc <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status_SPI_Transmit = HAL_SPI_Transmit(&hspi1, &reg, 1, 10); // blocking posiljanje....
 8000674:	1df9      	adds	r1, r7, #7
 8000676:	230a      	movs	r3, #10
 8000678:	2201      	movs	r2, #1
 800067a:	4811      	ldr	r0, [pc, #68]	@ (80006c0 <spi1_beriRegistre+0x70>)
 800067c:	f005 fa09 	bl	8005a92 <HAL_SPI_Transmit>
 8000680:	4603      	mov	r3, r0
 8000682:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status_SPI_Receive = HAL_SPI_Receive(&hspi1,  buffer, velikost, velikost); // blocking posiljanje....
 8000684:	79bb      	ldrb	r3, [r7, #6]
 8000686:	b29a      	uxth	r2, r3
 8000688:	79bb      	ldrb	r3, [r7, #6]
 800068a:	6839      	ldr	r1, [r7, #0]
 800068c:	480c      	ldr	r0, [pc, #48]	@ (80006c0 <spi1_beriRegistre+0x70>)
 800068e:	f005 fb44 	bl	8005d1a <HAL_SPI_Receive>
 8000692:	4603      	mov	r3, r0
 8000694:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8000696:	2201      	movs	r2, #1
 8000698:	2108      	movs	r1, #8
 800069a:	4808      	ldr	r0, [pc, #32]	@ (80006bc <spi1_beriRegistre+0x6c>)
 800069c:	f001 fc1e 	bl	8001edc <HAL_GPIO_WritePin>

    return status_SPI_Transmit != HAL_OK ? HAL_ERROR : status_SPI_Receive != HAL_OK ? HAL_ERROR : HAL_OK;
 80006a0:	7bfb      	ldrb	r3, [r7, #15]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d102      	bne.n	80006ac <spi1_beriRegistre+0x5c>
 80006a6:	7bbb      	ldrb	r3, [r7, #14]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <spi1_beriRegistre+0x60>
 80006ac:	2301      	movs	r3, #1
 80006ae:	e000      	b.n	80006b2 <spi1_beriRegistre+0x62>
 80006b0:	2300      	movs	r3, #0
 80006b2:	b2db      	uxtb	r3, r3
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40021000 	.word	0x40021000
 80006c0:	20000204 	.word	0x20000204

080006c4 <initGyro>:

void initGyro() { // ne pozabit klicat te funkcije
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
    // preverimo ali smo "poklicali" pravi senzor
    uint8_t cip = spi1_beriRegister(0x0F);
 80006ca:	200f      	movs	r0, #15
 80006cc:	f7ff ff6a 	bl	80005a4 <spi1_beriRegister>
 80006d0:	4603      	mov	r3, r0
 80006d2:	71fb      	strb	r3, [r7, #7]
    if (cip!=0xD4 && cip!=0xD3) {
 80006d4:	79fb      	ldrb	r3, [r7, #7]
 80006d6:	2bd4      	cmp	r3, #212	@ 0xd4
 80006d8:	d004      	beq.n	80006e4 <initGyro+0x20>
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	2bd3      	cmp	r3, #211	@ 0xd3
 80006de:	d001      	beq.n	80006e4 <initGyro+0x20>
        for (;;);
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <initGyro+0x1c>
    }
    spi1_pisiRegister(0x20, 0x0F); // zbudi ziroskop in omogoci osi
 80006e4:	210f      	movs	r1, #15
 80006e6:	2020      	movs	r0, #32
 80006e8:	f7ff ff88 	bl	80005fc <spi1_pisiRegister>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <initMutex>:

void initMutex(void){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
    dataMutex = xSemaphoreCreateMutex();
 80006f8:	2001      	movs	r0, #1
 80006fa:	f008 fc1b 	bl	8008f34 <xQueueCreateMutex>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <initMutex+0x20>)
 8000702:	6013      	str	r3, [r2, #0]
    if (dataMutex == NULL) {
 8000704:	4b03      	ldr	r3, [pc, #12]	@ (8000714 <initMutex+0x20>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d101      	bne.n	8000710 <initMutex+0x1c>
        Error_Handler(); // Handle error if mutex creation fails
 800070c:	f000 fe32 	bl	8001374 <Error_Handler>
    }
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200002b4 	.word	0x200002b4

08000718 <getGyroData>:

void getGyroData(void *pvParameters) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
	while (1) {
		int16_t gyro[3];
		if (spi1_beriRegistre(0x28, (uint8_t *)gyro, 6) == HAL_OK) {
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	2206      	movs	r2, #6
 8000726:	4619      	mov	r1, r3
 8000728:	2028      	movs	r0, #40	@ 0x28
 800072a:	f7ff ff91 	bl	8000650 <spi1_beriRegistre>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d11f      	bne.n	8000774 <getGyroData+0x5c>
			// Protect shared data with mutex
			if (xSemaphoreTake(dataMutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <getGyroData+0xc8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2164      	movs	r1, #100	@ 0x64
 800073a:	4618      	mov	r0, r3
 800073c:	f008 fdf6 	bl	800932c <xQueueSemaphoreTake>
 8000740:	4603      	mov	r3, r0
 8000742:	2b01      	cmp	r3, #1
 8000744:	d112      	bne.n	800076c <getGyroData+0x54>
				memcpy(sharedSensorData.gyroData, gyro, sizeof(gyro));
 8000746:	4b27      	ldr	r3, [pc, #156]	@ (80007e4 <getGyroData+0xcc>)
 8000748:	f107 0208 	add.w	r2, r7, #8
 800074c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000750:	6018      	str	r0, [r3, #0]
 8000752:	3304      	adds	r3, #4
 8000754:	8019      	strh	r1, [r3, #0]
				xSemaphoreGive(dataMutex);
 8000756:	4b22      	ldr	r3, [pc, #136]	@ (80007e0 <getGyroData+0xc8>)
 8000758:	6818      	ldr	r0, [r3, #0]
 800075a:	2300      	movs	r3, #0
 800075c:	2200      	movs	r2, #0
 800075e:	2100      	movs	r1, #0
 8000760:	f008 fc00 	bl	8008f64 <xQueueGenericSend>
				sharedStatus.gyroStatus = 0; // Update status to OK
 8000764:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <getGyroData+0xd0>)
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
 800076a:	e035      	b.n	80007d8 <getGyroData+0xc0>
			} else {
				sharedStatus.gyroStatus = 2; // Mutex acquisition error
 800076c:	4b1e      	ldr	r3, [pc, #120]	@ (80007e8 <getGyroData+0xd0>)
 800076e:	2202      	movs	r2, #2
 8000770:	701a      	strb	r2, [r3, #0]
 8000772:	e031      	b.n	80007d8 <getGyroData+0xc0>
			}
		} else {
			sharedStatus.gyroStatus = 1; // Sensor read error
 8000774:	4b1c      	ldr	r3, [pc, #112]	@ (80007e8 <getGyroData+0xd0>)
 8000776:	2201      	movs	r2, #1
 8000778:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < 3; i++)
 800077a:	2300      	movs	r3, #0
 800077c:	73fb      	strb	r3, [r7, #15]
 800077e:	e009      	b.n	8000794 <getGyroData+0x7c>
				gyro[i] = 0;
 8000780:	7bfb      	ldrb	r3, [r7, #15]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	3310      	adds	r3, #16
 8000786:	443b      	add	r3, r7
 8000788:	2200      	movs	r2, #0
 800078a:	f823 2c08 	strh.w	r2, [r3, #-8]
			for(uint8_t i = 0; i < 3; i++)
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	3301      	adds	r3, #1
 8000792:	73fb      	strb	r3, [r7, #15]
 8000794:	7bfb      	ldrb	r3, [r7, #15]
 8000796:	2b02      	cmp	r3, #2
 8000798:	d9f2      	bls.n	8000780 <getGyroData+0x68>
			if (xSemaphoreTake(dataMutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 800079a:	4b11      	ldr	r3, [pc, #68]	@ (80007e0 <getGyroData+0xc8>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2164      	movs	r1, #100	@ 0x64
 80007a0:	4618      	mov	r0, r3
 80007a2:	f008 fdc3 	bl	800932c <xQueueSemaphoreTake>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d112      	bne.n	80007d2 <getGyroData+0xba>
				memcpy(sharedSensorData.gyroData, gyro, sizeof(gyro));
 80007ac:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <getGyroData+0xcc>)
 80007ae:	f107 0208 	add.w	r2, r7, #8
 80007b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007b6:	6018      	str	r0, [r3, #0]
 80007b8:	3304      	adds	r3, #4
 80007ba:	8019      	strh	r1, [r3, #0]
				xSemaphoreGive(dataMutex);
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <getGyroData+0xc8>)
 80007be:	6818      	ldr	r0, [r3, #0]
 80007c0:	2300      	movs	r3, #0
 80007c2:	2200      	movs	r2, #0
 80007c4:	2100      	movs	r1, #0
 80007c6:	f008 fbcd 	bl	8008f64 <xQueueGenericSend>
				sharedStatus.gyroStatus = 0; // Update status to OK
 80007ca:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <getGyroData+0xd0>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
 80007d0:	e002      	b.n	80007d8 <getGyroData+0xc0>
			} else {
				sharedStatus.gyroStatus = 2; // Mutex acquisition error
 80007d2:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <getGyroData+0xd0>)
 80007d4:	2202      	movs	r2, #2
 80007d6:	701a      	strb	r2, [r3, #0]
			}
		}
		vTaskDelay(pdMS_TO_TICKS(50)); // Adjust delay as needed
 80007d8:	2032      	movs	r0, #50	@ 0x32
 80007da:	f009 f9bf 	bl	8009b5c <vTaskDelay>
	while (1) {
 80007de:	e79f      	b.n	8000720 <getGyroData+0x8>
 80007e0:	200002b4 	.word	0x200002b4
 80007e4:	200002a8 	.word	0x200002a8
 80007e8:	200002b8 	.word	0x200002b8

080007ec <getAccelData>:
	}
}

void getAccelData(void *pvParameters) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
	while (1) {
		int16_t accel[3];
		if (i2c1_beriRegistre(0x19, 0x28, (uint8_t *)accel, 6) == HAL_OK) {
 80007f4:	f107 0208 	add.w	r2, r7, #8
 80007f8:	2306      	movs	r3, #6
 80007fa:	2128      	movs	r1, #40	@ 0x28
 80007fc:	2019      	movs	r0, #25
 80007fe:	f7ff fe91 	bl	8000524 <i2c1_beriRegistre>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d11f      	bne.n	8000848 <getAccelData+0x5c>
			// Protect shared data with mutex
			if (xSemaphoreTake(dataMutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 8000808:	4b2a      	ldr	r3, [pc, #168]	@ (80008b4 <getAccelData+0xc8>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2164      	movs	r1, #100	@ 0x64
 800080e:	4618      	mov	r0, r3
 8000810:	f008 fd8c 	bl	800932c <xQueueSemaphoreTake>
 8000814:	4603      	mov	r3, r0
 8000816:	2b01      	cmp	r3, #1
 8000818:	d112      	bne.n	8000840 <getAccelData+0x54>
				memcpy(sharedSensorData.accelData, accel, sizeof(accel));
 800081a:	4b27      	ldr	r3, [pc, #156]	@ (80008b8 <getAccelData+0xcc>)
 800081c:	3306      	adds	r3, #6
 800081e:	f107 0208 	add.w	r2, r7, #8
 8000822:	6810      	ldr	r0, [r2, #0]
 8000824:	6018      	str	r0, [r3, #0]
 8000826:	8892      	ldrh	r2, [r2, #4]
 8000828:	809a      	strh	r2, [r3, #4]
				xSemaphoreGive(dataMutex);
 800082a:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <getAccelData+0xc8>)
 800082c:	6818      	ldr	r0, [r3, #0]
 800082e:	2300      	movs	r3, #0
 8000830:	2200      	movs	r2, #0
 8000832:	2100      	movs	r1, #0
 8000834:	f008 fb96 	bl	8008f64 <xQueueGenericSend>
				sharedStatus.accelStatus = 0; // Update status to OK
 8000838:	4b20      	ldr	r3, [pc, #128]	@ (80008bc <getAccelData+0xd0>)
 800083a:	2200      	movs	r2, #0
 800083c:	705a      	strb	r2, [r3, #1]
 800083e:	e035      	b.n	80008ac <getAccelData+0xc0>
			} else {
				sharedStatus.accelStatus = 2; // Mutex acquisition error
 8000840:	4b1e      	ldr	r3, [pc, #120]	@ (80008bc <getAccelData+0xd0>)
 8000842:	2202      	movs	r2, #2
 8000844:	705a      	strb	r2, [r3, #1]
 8000846:	e031      	b.n	80008ac <getAccelData+0xc0>
			}
		} else {
			sharedStatus.accelStatus = 1; // Sensor read error
 8000848:	4b1c      	ldr	r3, [pc, #112]	@ (80008bc <getAccelData+0xd0>)
 800084a:	2201      	movs	r2, #1
 800084c:	705a      	strb	r2, [r3, #1]
			for(uint8_t i = 0; i < 3; i++)
 800084e:	2300      	movs	r3, #0
 8000850:	73fb      	strb	r3, [r7, #15]
 8000852:	e009      	b.n	8000868 <getAccelData+0x7c>
				accel[i] = 0;
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	3310      	adds	r3, #16
 800085a:	443b      	add	r3, r7
 800085c:	2200      	movs	r2, #0
 800085e:	f823 2c08 	strh.w	r2, [r3, #-8]
			for(uint8_t i = 0; i < 3; i++)
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	3301      	adds	r3, #1
 8000866:	73fb      	strb	r3, [r7, #15]
 8000868:	7bfb      	ldrb	r3, [r7, #15]
 800086a:	2b02      	cmp	r3, #2
 800086c:	d9f2      	bls.n	8000854 <getAccelData+0x68>
			if (xSemaphoreTake(dataMutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <getAccelData+0xc8>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2164      	movs	r1, #100	@ 0x64
 8000874:	4618      	mov	r0, r3
 8000876:	f008 fd59 	bl	800932c <xQueueSemaphoreTake>
 800087a:	4603      	mov	r3, r0
 800087c:	2b01      	cmp	r3, #1
 800087e:	d112      	bne.n	80008a6 <getAccelData+0xba>
				memcpy(sharedSensorData.accelData, accel, sizeof(accel));
 8000880:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <getAccelData+0xcc>)
 8000882:	3306      	adds	r3, #6
 8000884:	f107 0208 	add.w	r2, r7, #8
 8000888:	6810      	ldr	r0, [r2, #0]
 800088a:	6018      	str	r0, [r3, #0]
 800088c:	8892      	ldrh	r2, [r2, #4]
 800088e:	809a      	strh	r2, [r3, #4]
				xSemaphoreGive(dataMutex);
 8000890:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <getAccelData+0xc8>)
 8000892:	6818      	ldr	r0, [r3, #0]
 8000894:	2300      	movs	r3, #0
 8000896:	2200      	movs	r2, #0
 8000898:	2100      	movs	r1, #0
 800089a:	f008 fb63 	bl	8008f64 <xQueueGenericSend>
				sharedStatus.accelStatus = 0; // Update status to OK
 800089e:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <getAccelData+0xd0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	705a      	strb	r2, [r3, #1]
 80008a4:	e002      	b.n	80008ac <getAccelData+0xc0>
			} else {
				sharedStatus.accelStatus = 2; // Mutex acquisition error
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <getAccelData+0xd0>)
 80008a8:	2202      	movs	r2, #2
 80008aa:	705a      	strb	r2, [r3, #1]
			}
		}
		vTaskDelay(pdMS_TO_TICKS(50)); // Adjust delay as needed
 80008ac:	2032      	movs	r0, #50	@ 0x32
 80008ae:	f009 f955 	bl	8009b5c <vTaskDelay>
	while (1) {
 80008b2:	e79f      	b.n	80007f4 <getAccelData+0x8>
 80008b4:	200002b4 	.word	0x200002b4
 80008b8:	200002a8 	.word	0x200002a8
 80008bc:	200002b8 	.word	0x200002b8

080008c0 <sendData>:
	}
}

void sendData(void *pvParameters) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	6078      	str	r0, [r7, #4]
	SensorPacket packet;

	while (1) {
		// Safely copy shared sensor data
		xSemaphoreTake(dataMutex, portMAX_DELAY);
 80008c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <sendData+0x74>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f04f 31ff 	mov.w	r1, #4294967295
 80008d0:	4618      	mov	r0, r3
 80008d2:	f008 fd2b 	bl	800932c <xQueueSemaphoreTake>
		packet.data = sharedSensorData;
 80008d6:	4a18      	ldr	r2, [pc, #96]	@ (8000938 <sendData+0x78>)
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80008de:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		xSemaphoreGive(dataMutex);
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <sendData+0x74>)
 80008e4:	6818      	ldr	r0, [r3, #0]
 80008e6:	2300      	movs	r3, #0
 80008e8:	2200      	movs	r2, #0
 80008ea:	2100      	movs	r1, #0
 80008ec:	f008 fb3a 	bl	8008f64 <xQueueGenericSend>

		// Populate the header
		packet.header.packetID = 0xab;
 80008f0:	23ab      	movs	r3, #171	@ 0xab
 80008f2:	733b      	strb	r3, [r7, #12]
		packet.header.dataSize = sizeof(SensorData);
 80008f4:	2314      	movs	r3, #20
 80008f6:	81fb      	strh	r3, [r7, #14]
		packet.header.timestamp = xTaskGetTickCount();
 80008f8:	f009 fac2 	bl	8009e80 <xTaskGetTickCount>
 80008fc:	4603      	mov	r3, r0
 80008fe:	613b      	str	r3, [r7, #16]

		// Send the complete packet (header + data)
		while (CDC_Transmit_FS((uint8_t *)&packet, sizeof(SensorPacket)));
 8000900:	bf00      	nop
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	2114      	movs	r1, #20
 8000908:	4618      	mov	r0, r3
 800090a:	f00d fa37 	bl	800dd7c <CDC_Transmit_FS>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d1f6      	bne.n	8000902 <sendData+0x42>
		sharedStatus.sending = 1;
 8000914:	4b09      	ldr	r3, [pc, #36]	@ (800093c <sendData+0x7c>)
 8000916:	2201      	movs	r2, #1
 8000918:	709a      	strb	r2, [r3, #2]
        xTaskNotifyGive(txHandle);
 800091a:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <sendData+0x80>)
 800091c:	6818      	ldr	r0, [r3, #0]
 800091e:	2300      	movs	r3, #0
 8000920:	9300      	str	r3, [sp, #0]
 8000922:	2302      	movs	r3, #2
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	f00a f8de 	bl	800aae8 <xTaskGenericNotify>

		vTaskDelay(100 / portTICK_PERIOD_MS); // Adjust delay as needed
 800092c:	2064      	movs	r0, #100	@ 0x64
 800092e:	f009 f915 	bl	8009b5c <vTaskDelay>
		xSemaphoreTake(dataMutex, portMAX_DELAY);
 8000932:	e7c9      	b.n	80008c8 <sendData+0x8>
 8000934:	200002b4 	.word	0x200002b4
 8000938:	200002a8 	.word	0x200002a8
 800093c:	200002b8 	.word	0x200002b8
 8000940:	200002bc 	.word	0x200002bc

08000944 <update_pwm_brightness>:
	}
}

void update_pwm_brightness(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t brightness_level) {
 8000944:	b480      	push	{r7}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	4613      	mov	r3, r2
 8000950:	71fb      	strb	r3, [r7, #7]
    uint32_t ccr_value = (brightness_level * (999 + 1)) / 100;
 8000952:	79fa      	ldrb	r2, [r7, #7]
 8000954:	4613      	mov	r3, r2
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	4413      	add	r3, r2
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	617b      	str	r3, [r7, #20]

    __HAL_TIM_SET_COMPARE(htim, channel, ccr_value);
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d104      	bne.n	800096e <update_pwm_brightness+0x2a>
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	697a      	ldr	r2, [r7, #20]
 800096a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800096c:	e013      	b.n	8000996 <update_pwm_brightness+0x52>
    __HAL_TIM_SET_COMPARE(htim, channel, ccr_value);
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	2b04      	cmp	r3, #4
 8000972:	d104      	bne.n	800097e <update_pwm_brightness+0x3a>
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800097c:	e00b      	b.n	8000996 <update_pwm_brightness+0x52>
    __HAL_TIM_SET_COMPARE(htim, channel, ccr_value);
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	2b08      	cmp	r3, #8
 8000982:	d104      	bne.n	800098e <update_pwm_brightness+0x4a>
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800098c:	e003      	b.n	8000996 <update_pwm_brightness+0x52>
    __HAL_TIM_SET_COMPARE(htim, channel, ccr_value);
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000996:	bf00      	nop
 8000998:	371c      	adds	r7, #28
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <checkDir>:

void checkDir(uint8_t value, int8_t *dir, int8_t max, int8_t min){
 80009a2:	b480      	push	{r7}
 80009a4:	b083      	sub	sp, #12
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6039      	str	r1, [r7, #0]
 80009aa:	4611      	mov	r1, r2
 80009ac:	461a      	mov	r2, r3
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	460b      	mov	r3, r1
 80009b4:	71bb      	strb	r3, [r7, #6]
 80009b6:	4613      	mov	r3, r2
 80009b8:	717b      	strb	r3, [r7, #5]
	if(value >= max)
 80009ba:	79fa      	ldrb	r2, [r7, #7]
 80009bc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	db03      	blt.n	80009cc <checkDir+0x2a>
		*dir = -1;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	22ff      	movs	r2, #255	@ 0xff
 80009c8:	701a      	strb	r2, [r3, #0]
	else if(value <= min)
		*dir = 1;
}
 80009ca:	e007      	b.n	80009dc <checkDir+0x3a>
	else if(value <= min)
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	dc02      	bgt.n	80009dc <checkDir+0x3a>
		*dir = 1;
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <GPIO_control>:
			toggle = !toggle;
		}
	}
}

void GPIO_control(void *pvParameters){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	GPIOControlParams *params = (GPIOControlParams *)pvParameters;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	613b      	str	r3, [r7, #16]

	int8_t dir_status = params->dir_status;
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	f993 3000 	ldrsb.w	r3, [r3]
 80009fa:	73fb      	strb	r3, [r7, #15]
	int8_t dir_RoadType = params->dir_RoadType;
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000a02:	73bb      	strb	r3, [r7, #14]
	uint8_t status = params->status;
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	789b      	ldrb	r3, [r3, #2]
 8000a08:	75fb      	strb	r3, [r7, #23]
	uint8_t roadType = params->roadType;
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	78db      	ldrb	r3, [r3, #3]
 8000a0e:	75bb      	strb	r3, [r7, #22]
    uint8_t toggle = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	757b      	strb	r3, [r7, #21]

	while(1){
		if (currentMode == DISPLAY_MODE) {
 8000a14:	4b7f      	ldr	r3, [pc, #508]	@ (8000c14 <GPIO_control+0x22c>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	f040 809f 	bne.w	8000b5e <GPIO_control+0x176>
			if(isDefined){
 8000a20:	4b7d      	ldr	r3, [pc, #500]	@ (8000c18 <GPIO_control+0x230>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d078      	beq.n	8000b1a <GPIO_control+0x132>
				// Update LED for danger status
				update_pwm_brightness(&htim4, TIM_CHANNEL_3, recivedData.danger ? 100 : 0);
 8000a28:	4b7c      	ldr	r3, [pc, #496]	@ (8000c1c <GPIO_control+0x234>)
 8000a2a:	f993 3000 	ldrsb.w	r3, [r3]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <GPIO_control+0x4e>
 8000a32:	2364      	movs	r3, #100	@ 0x64
 8000a34:	e000      	b.n	8000a38 <GPIO_control+0x50>
 8000a36:	2300      	movs	r3, #0
 8000a38:	461a      	mov	r2, r3
 8000a3a:	2108      	movs	r1, #8
 8000a3c:	4878      	ldr	r0, [pc, #480]	@ (8000c20 <GPIO_control+0x238>)
 8000a3e:	f7ff ff81 	bl	8000944 <update_pwm_brightness>

				// Update LED for status
				update_pwm_brightness(&htim4, TIM_CHANNEL_2, (uint8_t)status);
 8000a42:	7dfb      	ldrb	r3, [r7, #23]
 8000a44:	461a      	mov	r2, r3
 8000a46:	2104      	movs	r1, #4
 8000a48:	4875      	ldr	r0, [pc, #468]	@ (8000c20 <GPIO_control+0x238>)
 8000a4a:	f7ff ff7b 	bl	8000944 <update_pwm_brightness>

				// Update LEDs for road type based on the first character
				if (recivedData.roadType[0] == 'A') {
 8000a4e:	4b73      	ldr	r3, [pc, #460]	@ (8000c1c <GPIO_control+0x234>)
 8000a50:	7a1b      	ldrb	r3, [r3, #8]
 8000a52:	2b41      	cmp	r3, #65	@ 0x41
 8000a54:	d10b      	bne.n	8000a6e <GPIO_control+0x86>
					update_pwm_brightness(&htim4, TIM_CHANNEL_1, 0);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4871      	ldr	r0, [pc, #452]	@ (8000c20 <GPIO_control+0x238>)
 8000a5c:	f7ff ff72 	bl	8000944 <update_pwm_brightness>
					update_pwm_brightness(&htim4, TIM_CHANNEL_4, (uint8_t)roadType);
 8000a60:	7dbb      	ldrb	r3, [r7, #22]
 8000a62:	461a      	mov	r2, r3
 8000a64:	210c      	movs	r1, #12
 8000a66:	486e      	ldr	r0, [pc, #440]	@ (8000c20 <GPIO_control+0x238>)
 8000a68:	f7ff ff6c 	bl	8000944 <update_pwm_brightness>
 8000a6c:	e00a      	b.n	8000a84 <GPIO_control+0x9c>
				} else {
					update_pwm_brightness(&htim4, TIM_CHANNEL_4, 0);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	210c      	movs	r1, #12
 8000a72:	486b      	ldr	r0, [pc, #428]	@ (8000c20 <GPIO_control+0x238>)
 8000a74:	f7ff ff66 	bl	8000944 <update_pwm_brightness>
					update_pwm_brightness(&htim4, TIM_CHANNEL_1, (uint8_t)roadType);
 8000a78:	7dbb      	ldrb	r3, [r7, #22]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4868      	ldr	r0, [pc, #416]	@ (8000c20 <GPIO_control+0x238>)
 8000a80:	f7ff ff60 	bl	8000944 <update_pwm_brightness>
				}

				// Update status and roadType values dynamically
				status += recivedData.danger
 8000a84:	4b65      	ldr	r3, [pc, #404]	@ (8000c1c <GPIO_control+0x234>)
 8000a86:	f993 3000 	ldrsb.w	r3, [r3]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d014      	beq.n	8000ab8 <GPIO_control+0xd0>
							  ? 10 * (recivedData.dangerProximity / 20) * dir_status
 8000a8e:	4b63      	ldr	r3, [pc, #396]	@ (8000c1c <GPIO_control+0x234>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	4a64      	ldr	r2, [pc, #400]	@ (8000c24 <GPIO_control+0x23c>)
 8000a94:	fb82 1203 	smull	r1, r2, r2, r3
 8000a98:	10d2      	asrs	r2, r2, #3
 8000a9a:	17db      	asrs	r3, r3, #31
 8000a9c:	1ad3      	subs	r3, r2, r3
				status += recivedData.danger
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	fb12 f303 	smulbb	r3, r2, r3
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	461a      	mov	r2, r3
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	4413      	add	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	e007      	b.n	8000ac8 <GPIO_control+0xe0>
							  : 10 * dir_status;
 8000ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000abc:	b2db      	uxtb	r3, r3
				status += recivedData.danger
 8000abe:	461a      	mov	r2, r3
 8000ac0:	0092      	lsls	r2, r2, #2
 8000ac2:	4413      	add	r3, r2
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	7dfa      	ldrb	r2, [r7, #23]
 8000aca:	4413      	add	r3, r2
 8000acc:	75fb      	strb	r3, [r7, #23]
				roadType += 10 * ((100 - recivedData.roadQuality) / 20) * dir_RoadType;
 8000ace:	4b53      	ldr	r3, [pc, #332]	@ (8000c1c <GPIO_control+0x234>)
 8000ad0:	691b      	ldr	r3, [r3, #16]
 8000ad2:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8000ad6:	4a54      	ldr	r2, [pc, #336]	@ (8000c28 <GPIO_control+0x240>)
 8000ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8000adc:	091b      	lsrs	r3, r3, #4
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	fb12 f303 	smulbb	r3, r2, r3
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	461a      	mov	r2, r3
 8000aee:	0092      	lsls	r2, r2, #2
 8000af0:	4413      	add	r3, r2
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	7dbb      	ldrb	r3, [r7, #22]
 8000af8:	4413      	add	r3, r2
 8000afa:	75bb      	strb	r3, [r7, #22]

				// Ensure values remain within bounds
				checkDir(status, &dir_status, 100, 0);
 8000afc:	f107 010f 	add.w	r1, r7, #15
 8000b00:	7df8      	ldrb	r0, [r7, #23]
 8000b02:	2300      	movs	r3, #0
 8000b04:	2264      	movs	r2, #100	@ 0x64
 8000b06:	f7ff ff4c 	bl	80009a2 <checkDir>
				checkDir(roadType, &dir_RoadType, 100, 0);
 8000b0a:	f107 010e 	add.w	r1, r7, #14
 8000b0e:	7db8      	ldrb	r0, [r7, #22]
 8000b10:	2300      	movs	r3, #0
 8000b12:	2264      	movs	r2, #100	@ 0x64
 8000b14:	f7ff ff45 	bl	80009a2 <checkDir>
 8000b18:	e077      	b.n	8000c0a <GPIO_control+0x222>
			}
			else {
				// Fallback behavior: Toggle TIM_CHANNEL_3
				toggle = !toggle;
 8000b1a:	7d7b      	ldrb	r3, [r7, #21]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	bf0c      	ite	eq
 8000b20:	2301      	moveq	r3, #1
 8000b22:	2300      	movne	r3, #0
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	757b      	strb	r3, [r7, #21]
				update_pwm_brightness(&htim4, TIM_CHANNEL_3, toggle ? 100 : 0);
 8000b28:	7d7b      	ldrb	r3, [r7, #21]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <GPIO_control+0x14a>
 8000b2e:	2364      	movs	r3, #100	@ 0x64
 8000b30:	e000      	b.n	8000b34 <GPIO_control+0x14c>
 8000b32:	2300      	movs	r3, #0
 8000b34:	461a      	mov	r2, r3
 8000b36:	2108      	movs	r1, #8
 8000b38:	4839      	ldr	r0, [pc, #228]	@ (8000c20 <GPIO_control+0x238>)
 8000b3a:	f7ff ff03 	bl	8000944 <update_pwm_brightness>

				update_pwm_brightness(&htim4, TIM_CHANNEL_4, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	210c      	movs	r1, #12
 8000b42:	4837      	ldr	r0, [pc, #220]	@ (8000c20 <GPIO_control+0x238>)
 8000b44:	f7ff fefe 	bl	8000944 <update_pwm_brightness>
				update_pwm_brightness(&htim4, TIM_CHANNEL_1, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4834      	ldr	r0, [pc, #208]	@ (8000c20 <GPIO_control+0x238>)
 8000b4e:	f7ff fef9 	bl	8000944 <update_pwm_brightness>
				update_pwm_brightness(&htim4, TIM_CHANNEL_2, 0);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2104      	movs	r1, #4
 8000b56:	4832      	ldr	r0, [pc, #200]	@ (8000c20 <GPIO_control+0x238>)
 8000b58:	f7ff fef4 	bl	8000944 <update_pwm_brightness>
 8000b5c:	e055      	b.n	8000c0a <GPIO_control+0x222>
			}
		}
		else if(currentMode == DEBUG_MODE){
 8000b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c14 <GPIO_control+0x22c>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d12f      	bne.n	8000bc8 <GPIO_control+0x1e0>
			update_pwm_brightness(&htim4, TIM_CHANNEL_1, (sharedStatus.accelStatus == 0 && sharedStatus.gyroStatus == 0) ? 100 : 0);
 8000b68:	4b30      	ldr	r3, [pc, #192]	@ (8000c2c <GPIO_control+0x244>)
 8000b6a:	785b      	ldrb	r3, [r3, #1]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d105      	bne.n	8000b7c <GPIO_control+0x194>
 8000b70:	4b2e      	ldr	r3, [pc, #184]	@ (8000c2c <GPIO_control+0x244>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d101      	bne.n	8000b7c <GPIO_control+0x194>
 8000b78:	2364      	movs	r3, #100	@ 0x64
 8000b7a:	e000      	b.n	8000b7e <GPIO_control+0x196>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2100      	movs	r1, #0
 8000b82:	4827      	ldr	r0, [pc, #156]	@ (8000c20 <GPIO_control+0x238>)
 8000b84:	f7ff fede 	bl	8000944 <update_pwm_brightness>
			update_pwm_brightness(&htim4, TIM_CHANNEL_2, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	4824      	ldr	r0, [pc, #144]	@ (8000c20 <GPIO_control+0x238>)
 8000b8e:	f7ff fed9 	bl	8000944 <update_pwm_brightness>
			update_pwm_brightness(&htim4, TIM_CHANNEL_3, (sharedStatus.accelStatus != 0 || sharedStatus.gyroStatus != 0) ? 100 : 0);
 8000b92:	4b26      	ldr	r3, [pc, #152]	@ (8000c2c <GPIO_control+0x244>)
 8000b94:	785b      	ldrb	r3, [r3, #1]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d103      	bne.n	8000ba2 <GPIO_control+0x1ba>
 8000b9a:	4b24      	ldr	r3, [pc, #144]	@ (8000c2c <GPIO_control+0x244>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <GPIO_control+0x1be>
 8000ba2:	2364      	movs	r3, #100	@ 0x64
 8000ba4:	e000      	b.n	8000ba8 <GPIO_control+0x1c0>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	461a      	mov	r2, r3
 8000baa:	2108      	movs	r1, #8
 8000bac:	481c      	ldr	r0, [pc, #112]	@ (8000c20 <GPIO_control+0x238>)
 8000bae:	f7ff fec9 	bl	8000944 <update_pwm_brightness>
			sharedStatus.sending = sharedStatus.sending == 1 ? 0 : sharedStatus.sending;
 8000bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c2c <GPIO_control+0x244>)
 8000bb4:	789b      	ldrb	r3, [r3, #2]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d002      	beq.n	8000bc0 <GPIO_control+0x1d8>
 8000bba:	4b1c      	ldr	r3, [pc, #112]	@ (8000c2c <GPIO_control+0x244>)
 8000bbc:	789b      	ldrb	r3, [r3, #2]
 8000bbe:	e000      	b.n	8000bc2 <GPIO_control+0x1da>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	4a1a      	ldr	r2, [pc, #104]	@ (8000c2c <GPIO_control+0x244>)
 8000bc4:	7093      	strb	r3, [r2, #2]
 8000bc6:	e020      	b.n	8000c0a <GPIO_control+0x222>
		}
		else{
			toggle = !toggle;
 8000bc8:	7d7b      	ldrb	r3, [r7, #21]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	bf0c      	ite	eq
 8000bce:	2301      	moveq	r3, #1
 8000bd0:	2300      	movne	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	757b      	strb	r3, [r7, #21]
			update_pwm_brightness(&htim4, TIM_CHANNEL_2, toggle ? 100 : 0);
 8000bd6:	7d7b      	ldrb	r3, [r7, #21]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <GPIO_control+0x1f8>
 8000bdc:	2364      	movs	r3, #100	@ 0x64
 8000bde:	e000      	b.n	8000be2 <GPIO_control+0x1fa>
 8000be0:	2300      	movs	r3, #0
 8000be2:	461a      	mov	r2, r3
 8000be4:	2104      	movs	r1, #4
 8000be6:	480e      	ldr	r0, [pc, #56]	@ (8000c20 <GPIO_control+0x238>)
 8000be8:	f7ff feac 	bl	8000944 <update_pwm_brightness>
			update_pwm_brightness(&htim4, TIM_CHANNEL_4, 0);
 8000bec:	2200      	movs	r2, #0
 8000bee:	210c      	movs	r1, #12
 8000bf0:	480b      	ldr	r0, [pc, #44]	@ (8000c20 <GPIO_control+0x238>)
 8000bf2:	f7ff fea7 	bl	8000944 <update_pwm_brightness>
			update_pwm_brightness(&htim4, TIM_CHANNEL_1, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	4809      	ldr	r0, [pc, #36]	@ (8000c20 <GPIO_control+0x238>)
 8000bfc:	f7ff fea2 	bl	8000944 <update_pwm_brightness>
			update_pwm_brightness(&htim4, TIM_CHANNEL_3, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2108      	movs	r1, #8
 8000c04:	4806      	ldr	r0, [pc, #24]	@ (8000c20 <GPIO_control+0x238>)
 8000c06:	f7ff fe9d 	bl	8000944 <update_pwm_brightness>
		}
		// Delay for consistent updates
		vTaskDelay(pdMS_TO_TICKS(100));
 8000c0a:	2064      	movs	r0, #100	@ 0x64
 8000c0c:	f008 ffa6 	bl	8009b5c <vTaskDelay>
		if (currentMode == DISPLAY_MODE) {
 8000c10:	e700      	b.n	8000a14 <GPIO_control+0x2c>
 8000c12:	bf00      	nop
 8000c14:	200002a4 	.word	0x200002a4
 8000c18:	20014390 	.word	0x20014390
 8000c1c:	20014394 	.word	0x20014394
 8000c20:	2000025c 	.word	0x2000025c
 8000c24:	66666667 	.word	0x66666667
 8000c28:	cccccccd 	.word	0xcccccccd
 8000c2c:	200002b8 	.word	0x200002b8

08000c30 <buttonInterupt>:
	}
}

void buttonInterupt(void * pvParameters){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
	GPIO_PinState button_prev = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000c38:	2101      	movs	r1, #1
 8000c3a:	4810      	ldr	r0, [pc, #64]	@ (8000c7c <buttonInterupt+0x4c>)
 8000c3c:	f001 f936 	bl	8001eac <HAL_GPIO_ReadPin>
 8000c40:	4603      	mov	r3, r0
 8000c42:	73fb      	strb	r3, [r7, #15]
	while(1){
		GPIO_PinState button_curr = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000c44:	2101      	movs	r1, #1
 8000c46:	480d      	ldr	r0, [pc, #52]	@ (8000c7c <buttonInterupt+0x4c>)
 8000c48:	f001 f930 	bl	8001eac <HAL_GPIO_ReadPin>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	73bb      	strb	r3, [r7, #14]
		if(button_prev != button_curr && button_curr == GPIO_PIN_SET){
 8000c50:	7bfa      	ldrb	r2, [r7, #15]
 8000c52:	7bbb      	ldrb	r3, [r7, #14]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d00e      	beq.n	8000c76 <buttonInterupt+0x46>
 8000c58:	7bbb      	ldrb	r3, [r7, #14]
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d10b      	bne.n	8000c76 <buttonInterupt+0x46>
			if(currentMode == DISPLAY_MODE)
 8000c5e:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <buttonInterupt+0x50>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d103      	bne.n	8000c70 <buttonInterupt+0x40>
				currentMode = DEBUG_MODE;
 8000c68:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <buttonInterupt+0x50>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	e002      	b.n	8000c76 <buttonInterupt+0x46>
			else
				currentMode = DISPLAY_MODE;
 8000c70:	4b03      	ldr	r3, [pc, #12]	@ (8000c80 <buttonInterupt+0x50>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
		}
		button_prev = button_curr;
 8000c76:	7bbb      	ldrb	r3, [r7, #14]
 8000c78:	73fb      	strb	r3, [r7, #15]
	while(1){
 8000c7a:	e7e3      	b.n	8000c44 <buttonInterupt+0x14>
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	200002a4 	.word	0x200002a4

08000c84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c8a:	f000 fe43 	bl	8001914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c8e:	f000 f8a3 	bl	8000dd8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c92:	f000 f909 	bl	8000ea8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c96:	f000 fa83 	bl	80011a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c9a:	f000 f925 	bl	8000ee8 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000c9e:	f000 f953 	bl	8000f48 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000ca2:	f000 f97f 	bl	8000fa4 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000ca6:	f000 f9ad 	bl	8001004 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000caa:	f00c ff09 	bl	800dac0 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 8000cae:	f000 f9df 	bl	8001070 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  GPIOControlParams gpioParams = {
 8000cb2:	4b38      	ldr	r3, [pc, #224]	@ (8000d94 <main+0x110>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	607b      	str	r3, [r7, #4]
      .dir_RoadType = 1,
      .status = 0,
      .roadType = 0
  };

  initMutex();
 8000cb8:	f7ff fd1c 	bl	80006f4 <initMutex>

  __HAL_I2C_ENABLE(&hi2c1);
 8000cbc:	4b36      	ldr	r3, [pc, #216]	@ (8000d98 <main+0x114>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	4b35      	ldr	r3, [pc, #212]	@ (8000d98 <main+0x114>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f042 0201 	orr.w	r2, r2, #1
 8000cca:	601a      	str	r2, [r3, #0]
  initOrientation();
 8000ccc:	f7ff fc5c 	bl	8000588 <initOrientation>

  __HAL_SPI_ENABLE(&hspi1);
 8000cd0:	4b32      	ldr	r3, [pc, #200]	@ (8000d9c <main+0x118>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	4b31      	ldr	r3, [pc, #196]	@ (8000d9c <main+0x118>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000cde:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET); // CS postavimo na 1
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2108      	movs	r1, #8
 8000ce4:	482e      	ldr	r0, [pc, #184]	@ (8000da0 <main+0x11c>)
 8000ce6:	f001 f8f9 	bl	8001edc <HAL_GPIO_WritePin>
  initGyro();
 8000cea:	f7ff fceb 	bl	80006c4 <initGyro>

  // zazenemo casovnik
  HAL_TIM_Base_Start(&htim4);
 8000cee:	482d      	ldr	r0, [pc, #180]	@ (8000da4 <main+0x120>)
 8000cf0:	f005 fc68 	bl	80065c4 <HAL_TIM_Base_Start>

  // zazenemo PWM - neinvertirani izhodi
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	482b      	ldr	r0, [pc, #172]	@ (8000da4 <main+0x120>)
 8000cf8:	f005 fd7a 	bl	80067f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000cfc:	2104      	movs	r1, #4
 8000cfe:	4829      	ldr	r0, [pc, #164]	@ (8000da4 <main+0x120>)
 8000d00:	f005 fd76 	bl	80067f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000d04:	2108      	movs	r1, #8
 8000d06:	4827      	ldr	r0, [pc, #156]	@ (8000da4 <main+0x120>)
 8000d08:	f005 fd72 	bl	80067f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000d0c:	210c      	movs	r1, #12
 8000d0e:	4825      	ldr	r0, [pc, #148]	@ (8000da4 <main+0x120>)
 8000d10:	f005 fd6e 	bl	80067f0 <HAL_TIM_PWM_Start>

  xTaskCreate(
 8000d14:	2300      	movs	r3, #0
 8000d16:	9301      	str	r3, [sp, #4]
 8000d18:	2301      	movs	r3, #1
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	2280      	movs	r2, #128	@ 0x80
 8000d20:	4921      	ldr	r1, [pc, #132]	@ (8000da8 <main+0x124>)
 8000d22:	4822      	ldr	r0, [pc, #136]	@ (8000dac <main+0x128>)
 8000d24:	f008 fdae 	bl	8009884 <xTaskCreate>
		"getGyroData",          /* Text name for the task. */
		128,      /* Stack size in words, not bytes. */
		NULL,    /* Parameter passed into the task. */
		1,/* Priority at which the task is created. */
		NULL);      /* Used to pass out the created task's handle. */
  xTaskCreate(getAccelData, "getAccelData", 128, NULL, 1, NULL);
 8000d28:	2300      	movs	r3, #0
 8000d2a:	9301      	str	r3, [sp, #4]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	2300      	movs	r3, #0
 8000d32:	2280      	movs	r2, #128	@ 0x80
 8000d34:	491e      	ldr	r1, [pc, #120]	@ (8000db0 <main+0x12c>)
 8000d36:	481f      	ldr	r0, [pc, #124]	@ (8000db4 <main+0x130>)
 8000d38:	f008 fda4 	bl	8009884 <xTaskCreate>
  xTaskCreate(sendData, "sendData", 128, NULL, 1, NULL);
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	9301      	str	r3, [sp, #4]
 8000d40:	2301      	movs	r3, #1
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	2300      	movs	r3, #0
 8000d46:	2280      	movs	r2, #128	@ 0x80
 8000d48:	491b      	ldr	r1, [pc, #108]	@ (8000db8 <main+0x134>)
 8000d4a:	481c      	ldr	r0, [pc, #112]	@ (8000dbc <main+0x138>)
 8000d4c:	f008 fd9a 	bl	8009884 <xTaskCreate>
  xTaskCreate(GPIO_control, "GPIO_control", 128, (void *)&gpioParams, 2, NULL);
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	2200      	movs	r2, #0
 8000d54:	9201      	str	r2, [sp, #4]
 8000d56:	2202      	movs	r2, #2
 8000d58:	9200      	str	r2, [sp, #0]
 8000d5a:	2280      	movs	r2, #128	@ 0x80
 8000d5c:	4918      	ldr	r1, [pc, #96]	@ (8000dc0 <main+0x13c>)
 8000d5e:	4819      	ldr	r0, [pc, #100]	@ (8000dc4 <main+0x140>)
 8000d60:	f008 fd90 	bl	8009884 <xTaskCreate>
  xTaskCreate(GPIO_control, "debug_tx", 128, NULL, 2, &txHandle);
 8000d64:	4b18      	ldr	r3, [pc, #96]	@ (8000dc8 <main+0x144>)
 8000d66:	9301      	str	r3, [sp, #4]
 8000d68:	2302      	movs	r3, #2
 8000d6a:	9300      	str	r3, [sp, #0]
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	2280      	movs	r2, #128	@ 0x80
 8000d70:	4916      	ldr	r1, [pc, #88]	@ (8000dcc <main+0x148>)
 8000d72:	4814      	ldr	r0, [pc, #80]	@ (8000dc4 <main+0x140>)
 8000d74:	f008 fd86 	bl	8009884 <xTaskCreate>
  xTaskCreate(buttonInterupt, "buttonInterupt", 128, NULL, 1, NULL);
 8000d78:	2300      	movs	r3, #0
 8000d7a:	9301      	str	r3, [sp, #4]
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	2300      	movs	r3, #0
 8000d82:	2280      	movs	r2, #128	@ 0x80
 8000d84:	4912      	ldr	r1, [pc, #72]	@ (8000dd0 <main+0x14c>)
 8000d86:	4813      	ldr	r0, [pc, #76]	@ (8000dd4 <main+0x150>)
 8000d88:	f008 fd7c 	bl	8009884 <xTaskCreate>

  vTaskStartScheduler();
 8000d8c:	f008 ff1c 	bl	8009bc8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <main+0x10c>
 8000d94:	0800e71c 	.word	0x0800e71c
 8000d98:	20000120 	.word	0x20000120
 8000d9c:	20000204 	.word	0x20000204
 8000da0:	40021000 	.word	0x40021000
 8000da4:	2000025c 	.word	0x2000025c
 8000da8:	0800e6c8 	.word	0x0800e6c8
 8000dac:	08000719 	.word	0x08000719
 8000db0:	0800e6d4 	.word	0x0800e6d4
 8000db4:	080007ed 	.word	0x080007ed
 8000db8:	0800e6e4 	.word	0x0800e6e4
 8000dbc:	080008c1 	.word	0x080008c1
 8000dc0:	0800e6f0 	.word	0x0800e6f0
 8000dc4:	080009e9 	.word	0x080009e9
 8000dc8:	200002bc 	.word	0x200002bc
 8000dcc:	0800e700 	.word	0x0800e700
 8000dd0:	0800e70c 	.word	0x0800e70c
 8000dd4:	08000c31 	.word	0x08000c31

08000dd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b094      	sub	sp, #80	@ 0x50
 8000ddc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dde:	f107 0320 	add.w	r3, r7, #32
 8000de2:	2230      	movs	r2, #48	@ 0x30
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f00d fc28 	bl	800e63c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	4b27      	ldr	r3, [pc, #156]	@ (8000ea0 <SystemClock_Config+0xc8>)
 8000e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e04:	4a26      	ldr	r2, [pc, #152]	@ (8000ea0 <SystemClock_Config+0xc8>)
 8000e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0c:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <SystemClock_Config+0xc8>)
 8000e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e18:	2300      	movs	r3, #0
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	4b21      	ldr	r3, [pc, #132]	@ (8000ea4 <SystemClock_Config+0xcc>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a20      	ldr	r2, [pc, #128]	@ (8000ea4 <SystemClock_Config+0xcc>)
 8000e22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea4 <SystemClock_Config+0xcc>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e30:	607b      	str	r3, [r7, #4]
 8000e32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e34:	2301      	movs	r3, #1
 8000e36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e48:	2304      	movs	r3, #4
 8000e4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e4c:	23c0      	movs	r3, #192	@ 0xc0
 8000e4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e50:	2304      	movs	r3, #4
 8000e52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000e54:	2308      	movs	r3, #8
 8000e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e58:	f107 0320 	add.w	r3, r7, #32
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f003 ff87 	bl	8004d70 <HAL_RCC_OscConfig>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e68:	f000 fa84 	bl	8001374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e6c:	230f      	movs	r3, #15
 8000e6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e70:	2302      	movs	r3, #2
 8000e72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e78:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	2103      	movs	r1, #3
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f004 f9e9 	bl	8005260 <HAL_RCC_ClockConfig>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e94:	f000 fa6e 	bl	8001374 <Error_Handler>
  }
}
 8000e98:	bf00      	nop
 8000e9a:	3750      	adds	r7, #80	@ 0x50
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40007000 	.word	0x40007000

08000ea8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000eae:	463b      	mov	r3, r7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
 8000ebc:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8000ec2:	23c8      	movs	r3, #200	@ 0xc8
 8000ec4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8000ec6:	2305      	movs	r3, #5
 8000ec8:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ece:	463b      	mov	r3, r7
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f004 fc03 	bl	80056dc <HAL_RCCEx_PeriphCLKConfig>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8000edc:	f000 fa4a 	bl	8001374 <Error_Handler>
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	3718      	adds	r7, #24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000eee:	4a14      	ldr	r2, [pc, #80]	@ (8000f40 <MX_I2C1_Init+0x58>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000ef2:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000ef4:	4a13      	ldr	r2, [pc, #76]	@ (8000f44 <MX_I2C1_Init+0x5c>)
 8000ef6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8000ef8:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000efa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000efe:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f00:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f06:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f08:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f14:	4b09      	ldr	r3, [pc, #36]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f1a:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f26:	4805      	ldr	r0, [pc, #20]	@ (8000f3c <MX_I2C1_Init+0x54>)
 8000f28:	f001 f80c 	bl	8001f44 <HAL_I2C_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8000f32:	f000 fa1f 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000120 	.word	0x20000120
 8000f40:	40005400 	.word	0x40005400
 8000f44:	00061a80 	.word	0x00061a80

08000f48 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000f4c:	4b12      	ldr	r3, [pc, #72]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f4e:	4a13      	ldr	r2, [pc, #76]	@ (8000f9c <MX_I2S2_Init+0x54>)
 8000f50:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000f52:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f58:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000f60:	4b0d      	ldr	r3, [pc, #52]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <MX_I2S2_Init+0x58>)
 8000f70:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000f78:	4b07      	ldr	r3, [pc, #28]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000f84:	4804      	ldr	r0, [pc, #16]	@ (8000f98 <MX_I2S2_Init+0x50>)
 8000f86:	f002 f801 	bl	8002f8c <HAL_I2S_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8000f90:	f000 f9f0 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000174 	.word	0x20000174
 8000f9c:	40003800 	.word	0x40003800
 8000fa0:	00017700 	.word	0x00017700

08000fa4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000fa8:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000faa:	4a14      	ldr	r2, [pc, #80]	@ (8000ffc <MX_I2S3_Init+0x58>)
 8000fac:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000fae:	4b12      	ldr	r3, [pc, #72]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fb4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000fb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fc8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000fca:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fcc:	4a0c      	ldr	r2, [pc, #48]	@ (8001000 <MX_I2S3_Init+0x5c>)
 8000fce:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000fd6:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_I2S3_Init+0x54>)
 8000fe4:	f001 ffd2 	bl	8002f8c <HAL_I2S_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000fee:	f000 f9c1 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200001bc 	.word	0x200001bc
 8000ffc:	40003c00 	.word	0x40003c00
 8001000:	00017700 	.word	0x00017700

08001004 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001008:	4b17      	ldr	r3, [pc, #92]	@ (8001068 <MX_SPI1_Init+0x64>)
 800100a:	4a18      	ldr	r2, [pc, #96]	@ (800106c <MX_SPI1_Init+0x68>)
 800100c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800100e:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001010:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001014:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001016:	4b14      	ldr	r3, [pc, #80]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <MX_SPI1_Init+0x64>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001024:	2202      	movs	r2, #2
 8001026:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <MX_SPI1_Init+0x64>)
 800102a:	2201      	movs	r2, #1
 800102c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001030:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001034:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001036:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001038:	2218      	movs	r2, #24
 800103a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800103c:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <MX_SPI1_Init+0x64>)
 800103e:	2200      	movs	r2, #0
 8001040:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001042:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001044:	2200      	movs	r2, #0
 8001046:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001048:	4b07      	ldr	r3, [pc, #28]	@ (8001068 <MX_SPI1_Init+0x64>)
 800104a:	2200      	movs	r2, #0
 800104c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001050:	220a      	movs	r2, #10
 8001052:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001054:	4804      	ldr	r0, [pc, #16]	@ (8001068 <MX_SPI1_Init+0x64>)
 8001056:	f004 fc93 	bl	8005980 <HAL_SPI_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001060:	f000 f988 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000204 	.word	0x20000204
 800106c:	40013000 	.word	0x40013000

08001070 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08e      	sub	sp, #56	@ 0x38
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001076:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001084:	f107 0320 	add.w	r3, r7, #32
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800108e:	1d3b      	adds	r3, r7, #4
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
 800109c:	615a      	str	r2, [r3, #20]
 800109e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010a2:	4a3e      	ldr	r2, [pc, #248]	@ (800119c <MX_TIM4_Init+0x12c>)
 80010a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80010a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010a8:	2253      	movs	r2, #83	@ 0x53
 80010aa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80010b2:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010b4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ba:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c0:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010c6:	4834      	ldr	r0, [pc, #208]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010c8:	f005 fa2c 	bl	8006524 <HAL_TIM_Base_Init>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80010d2:	f000 f94f 	bl	8001374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010e0:	4619      	mov	r1, r3
 80010e2:	482d      	ldr	r0, [pc, #180]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010e4:	f005 fde6 	bl	8006cb4 <HAL_TIM_ConfigClockSource>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80010ee:	f000 f941 	bl	8001374 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80010f2:	4829      	ldr	r0, [pc, #164]	@ (8001198 <MX_TIM4_Init+0x128>)
 80010f4:	f005 fb22 	bl	800673c <HAL_TIM_PWM_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80010fe:	f000 f939 	bl	8001374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001102:	2300      	movs	r3, #0
 8001104:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800110a:	f107 0320 	add.w	r3, r7, #32
 800110e:	4619      	mov	r1, r3
 8001110:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_TIM4_Init+0x128>)
 8001112:	f006 f997 	bl	8007444 <HAL_TIMEx_MasterConfigSynchronization>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800111c:	f000 f92a 	bl	8001374 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001120:	2360      	movs	r3, #96	@ 0x60
 8001122:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	2200      	movs	r2, #0
 8001134:	4619      	mov	r1, r3
 8001136:	4818      	ldr	r0, [pc, #96]	@ (8001198 <MX_TIM4_Init+0x128>)
 8001138:	f005 fcfa 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001142:	f000 f917 	bl	8001374 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2204      	movs	r2, #4
 800114a:	4619      	mov	r1, r3
 800114c:	4812      	ldr	r0, [pc, #72]	@ (8001198 <MX_TIM4_Init+0x128>)
 800114e:	f005 fcef 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001158:	f000 f90c 	bl	8001374 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800115c:	1d3b      	adds	r3, r7, #4
 800115e:	2208      	movs	r2, #8
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_TIM4_Init+0x128>)
 8001164:	f005 fce4 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800116e:	f000 f901 	bl	8001374 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	220c      	movs	r2, #12
 8001176:	4619      	mov	r1, r3
 8001178:	4807      	ldr	r0, [pc, #28]	@ (8001198 <MX_TIM4_Init+0x128>)
 800117a:	f005 fcd9 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001184:	f000 f8f6 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001188:	4803      	ldr	r0, [pc, #12]	@ (8001198 <MX_TIM4_Init+0x128>)
 800118a:	f000 faa1 	bl	80016d0 <HAL_TIM_MspPostInit>

}
 800118e:	bf00      	nop
 8001190:	3738      	adds	r7, #56	@ 0x38
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000025c 	.word	0x2000025c
 800119c:	40000800 	.word	0x40000800

080011a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08c      	sub	sp, #48	@ 0x30
 80011a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
 80011ba:	4b60      	ldr	r3, [pc, #384]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	4a5f      	ldr	r2, [pc, #380]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011c0:	f043 0310 	orr.w	r3, r3, #16
 80011c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c6:	4b5d      	ldr	r3, [pc, #372]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	f003 0310 	and.w	r3, r3, #16
 80011ce:	61bb      	str	r3, [r7, #24]
 80011d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	4b59      	ldr	r3, [pc, #356]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	4a58      	ldr	r2, [pc, #352]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011dc:	f043 0304 	orr.w	r3, r3, #4
 80011e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e2:	4b56      	ldr	r3, [pc, #344]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	4b52      	ldr	r3, [pc, #328]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	4a51      	ldr	r2, [pc, #324]	@ (800133c <MX_GPIO_Init+0x19c>)
 80011f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fe:	4b4f      	ldr	r3, [pc, #316]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b4b      	ldr	r3, [pc, #300]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	4a4a      	ldr	r2, [pc, #296]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6313      	str	r3, [r2, #48]	@ 0x30
 800121a:	4b48      	ldr	r3, [pc, #288]	@ (800133c <MX_GPIO_Init+0x19c>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	4b44      	ldr	r3, [pc, #272]	@ (800133c <MX_GPIO_Init+0x19c>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	4a43      	ldr	r2, [pc, #268]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	6313      	str	r3, [r2, #48]	@ 0x30
 8001236:	4b41      	ldr	r3, [pc, #260]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	4b3d      	ldr	r3, [pc, #244]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a3c      	ldr	r2, [pc, #240]	@ (800133c <MX_GPIO_Init+0x19c>)
 800124c:	f043 0308 	orr.w	r3, r3, #8
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	4b3a      	ldr	r3, [pc, #232]	@ (800133c <MX_GPIO_Init+0x19c>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	2108      	movs	r1, #8
 8001262:	4837      	ldr	r0, [pc, #220]	@ (8001340 <MX_GPIO_Init+0x1a0>)
 8001264:	f000 fe3a 	bl	8001edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001268:	2201      	movs	r2, #1
 800126a:	2101      	movs	r1, #1
 800126c:	4835      	ldr	r0, [pc, #212]	@ (8001344 <MX_GPIO_Init+0x1a4>)
 800126e:	f000 fe35 	bl	8001edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	2110      	movs	r1, #16
 8001276:	4834      	ldr	r0, [pc, #208]	@ (8001348 <MX_GPIO_Init+0x1a8>)
 8001278:	f000 fe30 	bl	8001edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 800127c:	2304      	movs	r3, #4
 800127e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001280:	2300      	movs	r3, #0
 8001282:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	4619      	mov	r1, r3
 800128e:	482c      	ldr	r0, [pc, #176]	@ (8001340 <MX_GPIO_Init+0x1a0>)
 8001290:	f000 fc88 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001294:	2308      	movs	r3, #8
 8001296:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001298:	2301      	movs	r3, #1
 800129a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a0:	2302      	movs	r3, #2
 80012a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	4825      	ldr	r0, [pc, #148]	@ (8001340 <MX_GPIO_Init+0x1a0>)
 80012ac:	f000 fc7a 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80012b0:	2332      	movs	r3, #50	@ 0x32
 80012b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012b4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	481e      	ldr	r0, [pc, #120]	@ (8001340 <MX_GPIO_Init+0x1a0>)
 80012c6:	f000 fc6d 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ce:	2301      	movs	r3, #1
 80012d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80012da:	f107 031c 	add.w	r3, r7, #28
 80012de:	4619      	mov	r1, r3
 80012e0:	4818      	ldr	r0, [pc, #96]	@ (8001344 <MX_GPIO_Init+0x1a4>)
 80012e2:	f000 fc5f 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012ea:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 031c 	add.w	r3, r7, #28
 80012f8:	4619      	mov	r1, r3
 80012fa:	4814      	ldr	r0, [pc, #80]	@ (800134c <MX_GPIO_Init+0x1ac>)
 80012fc:	f000 fc52 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8001300:	2310      	movs	r3, #16
 8001302:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8001310:	f107 031c 	add.w	r3, r7, #28
 8001314:	4619      	mov	r1, r3
 8001316:	480c      	ldr	r0, [pc, #48]	@ (8001348 <MX_GPIO_Init+0x1a8>)
 8001318:	f000 fc44 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800131c:	2320      	movs	r3, #32
 800131e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001320:	2300      	movs	r3, #0
 8001322:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001328:	f107 031c 	add.w	r3, r7, #28
 800132c:	4619      	mov	r1, r3
 800132e:	4806      	ldr	r0, [pc, #24]	@ (8001348 <MX_GPIO_Init+0x1a8>)
 8001330:	f000 fc38 	bl	8001ba4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001334:	bf00      	nop
 8001336:	3730      	adds	r7, #48	@ 0x30
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40023800 	.word	0x40023800
 8001340:	40021000 	.word	0x40021000
 8001344:	40020800 	.word	0x40020800
 8001348:	40020c00 	.word	0x40020c00
 800134c:	40020000 	.word	0x40020000

08001350 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d101      	bne.n	8001366 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001362:	f000 faf9 	bl	8001958 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40000c00 	.word	0x40000c00

08001374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001378:	b672      	cpsid	i
}
 800137a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <Error_Handler+0x8>

08001380 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <HAL_MspInit+0x4c>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138e:	4a0f      	ldr	r2, [pc, #60]	@ (80013cc <HAL_MspInit+0x4c>)
 8001390:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001394:	6453      	str	r3, [r2, #68]	@ 0x44
 8001396:	4b0d      	ldr	r3, [pc, #52]	@ (80013cc <HAL_MspInit+0x4c>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_MspInit+0x4c>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013aa:	4a08      	ldr	r2, [pc, #32]	@ (80013cc <HAL_MspInit+0x4c>)
 80013ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <HAL_MspInit+0x4c>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800

080013d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	@ 0x28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a19      	ldr	r2, [pc, #100]	@ (8001454 <HAL_I2C_MspInit+0x84>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d12c      	bne.n	800144c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
 80013f6:	4b18      	ldr	r3, [pc, #96]	@ (8001458 <HAL_I2C_MspInit+0x88>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a17      	ldr	r2, [pc, #92]	@ (8001458 <HAL_I2C_MspInit+0x88>)
 80013fc:	f043 0302 	orr.w	r3, r3, #2
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <HAL_I2C_MspInit+0x88>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800140e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001414:	2312      	movs	r3, #18
 8001416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001418:	2301      	movs	r3, #1
 800141a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001420:	2304      	movs	r3, #4
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	4619      	mov	r1, r3
 800142a:	480c      	ldr	r0, [pc, #48]	@ (800145c <HAL_I2C_MspInit+0x8c>)
 800142c:	f000 fbba 	bl	8001ba4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <HAL_I2C_MspInit+0x88>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001438:	4a07      	ldr	r2, [pc, #28]	@ (8001458 <HAL_I2C_MspInit+0x88>)
 800143a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800143e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <HAL_I2C_MspInit+0x88>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800144c:	bf00      	nop
 800144e:	3728      	adds	r7, #40	@ 0x28
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40005400 	.word	0x40005400
 8001458:	40023800 	.word	0x40023800
 800145c:	40020400 	.word	0x40020400

08001460 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08e      	sub	sp, #56	@ 0x38
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a59      	ldr	r2, [pc, #356]	@ (80015e4 <HAL_I2S_MspInit+0x184>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d15b      	bne.n	800153a <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	623b      	str	r3, [r7, #32]
 8001486:	4b58      	ldr	r3, [pc, #352]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	4a57      	ldr	r2, [pc, #348]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 800148c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
 8001492:	4b55      	ldr	r3, [pc, #340]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800149a:	623b      	str	r3, [r7, #32]
 800149c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
 80014a2:	4b51      	ldr	r3, [pc, #324]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	4a50      	ldr	r2, [pc, #320]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 80014a8:	f043 0304 	orr.w	r3, r3, #4
 80014ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ae:	4b4e      	ldr	r3, [pc, #312]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	61fb      	str	r3, [r7, #28]
 80014b8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	61bb      	str	r3, [r7, #24]
 80014be:	4b4a      	ldr	r3, [pc, #296]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a49      	ldr	r2, [pc, #292]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b47      	ldr	r3, [pc, #284]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	61bb      	str	r3, [r7, #24]
 80014d4:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014d6:	2304      	movs	r3, #4
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014da:	2302      	movs	r3, #2
 80014dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80014e6:	2306      	movs	r3, #6
 80014e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ee:	4619      	mov	r1, r3
 80014f0:	483e      	ldr	r0, [pc, #248]	@ (80015ec <HAL_I2S_MspInit+0x18c>)
 80014f2:	f000 fb57 	bl	8001ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80014f6:	2308      	movs	r3, #8
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2300      	movs	r3, #0
 8001504:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001506:	2305      	movs	r3, #5
 8001508:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800150e:	4619      	mov	r1, r3
 8001510:	4836      	ldr	r0, [pc, #216]	@ (80015ec <HAL_I2S_MspInit+0x18c>)
 8001512:	f000 fb47 	bl	8001ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001516:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151c:	2302      	movs	r3, #2
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2300      	movs	r3, #0
 8001526:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001528:	2305      	movs	r3, #5
 800152a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001530:	4619      	mov	r1, r3
 8001532:	482f      	ldr	r0, [pc, #188]	@ (80015f0 <HAL_I2S_MspInit+0x190>)
 8001534:	f000 fb36 	bl	8001ba4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001538:	e04f      	b.n	80015da <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a2d      	ldr	r2, [pc, #180]	@ (80015f4 <HAL_I2S_MspInit+0x194>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d14a      	bne.n	80015da <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	4b27      	ldr	r3, [pc, #156]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 800154a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154c:	4a26      	ldr	r2, [pc, #152]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 800154e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001552:	6413      	str	r3, [r2, #64]	@ 0x40
 8001554:	4b24      	ldr	r3, [pc, #144]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800155c:	617b      	str	r3, [r7, #20]
 800155e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001560:	2300      	movs	r3, #0
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001568:	4a1f      	ldr	r2, [pc, #124]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001584:	4a18      	ldr	r2, [pc, #96]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 8001586:	f043 0304 	orr.w	r3, r3, #4
 800158a:	6313      	str	r3, [r2, #48]	@ 0x30
 800158c:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <HAL_I2S_MspInit+0x188>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001590:	f003 0304 	and.w	r3, r3, #4
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001598:	2310      	movs	r3, #16
 800159a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015a8:	2306      	movs	r3, #6
 80015aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80015ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b0:	4619      	mov	r1, r3
 80015b2:	4811      	ldr	r0, [pc, #68]	@ (80015f8 <HAL_I2S_MspInit+0x198>)
 80015b4:	f000 faf6 	bl	8001ba4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80015b8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2300      	movs	r3, #0
 80015c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015ca:	2306      	movs	r3, #6
 80015cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d2:	4619      	mov	r1, r3
 80015d4:	4805      	ldr	r0, [pc, #20]	@ (80015ec <HAL_I2S_MspInit+0x18c>)
 80015d6:	f000 fae5 	bl	8001ba4 <HAL_GPIO_Init>
}
 80015da:	bf00      	nop
 80015dc:	3738      	adds	r7, #56	@ 0x38
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40003800 	.word	0x40003800
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40020800 	.word	0x40020800
 80015f0:	40020400 	.word	0x40020400
 80015f4:	40003c00 	.word	0x40003c00
 80015f8:	40020000 	.word	0x40020000

080015fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a19      	ldr	r2, [pc, #100]	@ (8001680 <HAL_SPI_MspInit+0x84>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d12b      	bne.n	8001676 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001628:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800162c:	6453      	str	r3, [r2, #68]	@ 0x44
 800162e:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a10      	ldr	r2, [pc, #64]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b0e      	ldr	r3, [pc, #56]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001656:	23e0      	movs	r3, #224	@ 0xe0
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165a:	2302      	movs	r3, #2
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001662:	2303      	movs	r3, #3
 8001664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001666:	2305      	movs	r3, #5
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	4619      	mov	r1, r3
 8001670:	4805      	ldr	r0, [pc, #20]	@ (8001688 <HAL_SPI_MspInit+0x8c>)
 8001672:	f000 fa97 	bl	8001ba4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	@ 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40013000 	.word	0x40013000
 8001684:	40023800 	.word	0x40023800
 8001688:	40020000 	.word	0x40020000

0800168c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <HAL_TIM_Base_MspInit+0x3c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d10d      	bne.n	80016ba <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <HAL_TIM_Base_MspInit+0x40>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a6:	4a09      	ldr	r2, [pc, #36]	@ (80016cc <HAL_TIM_Base_MspInit+0x40>)
 80016a8:	f043 0304 	orr.w	r3, r3, #4
 80016ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ae:	4b07      	ldr	r3, [pc, #28]	@ (80016cc <HAL_TIM_Base_MspInit+0x40>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	f003 0304 	and.w	r3, r3, #4
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40000800 	.word	0x40000800
 80016cc:	40023800 	.word	0x40023800

080016d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b088      	sub	sp, #32
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a12      	ldr	r2, [pc, #72]	@ (8001738 <HAL_TIM_MspPostInit+0x68>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d11e      	bne.n	8001730 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	4b11      	ldr	r3, [pc, #68]	@ (800173c <HAL_TIM_MspPostInit+0x6c>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a10      	ldr	r2, [pc, #64]	@ (800173c <HAL_TIM_MspPostInit+0x6c>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <HAL_TIM_MspPostInit+0x6c>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800170e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001712:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001714:	2302      	movs	r3, #2
 8001716:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2300      	movs	r3, #0
 800171e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001720:	2302      	movs	r3, #2
 8001722:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	4619      	mov	r1, r3
 800172a:	4805      	ldr	r0, [pc, #20]	@ (8001740 <HAL_TIM_MspPostInit+0x70>)
 800172c:	f000 fa3a 	bl	8001ba4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001730:	bf00      	nop
 8001732:	3720      	adds	r7, #32
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40000800 	.word	0x40000800
 800173c:	40023800 	.word	0x40023800
 8001740:	40020c00 	.word	0x40020c00

08001744 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08e      	sub	sp, #56	@ 0x38
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	4b33      	ldr	r3, [pc, #204]	@ (8001828 <HAL_InitTick+0xe4>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	4a32      	ldr	r2, [pc, #200]	@ (8001828 <HAL_InitTick+0xe4>)
 800175e:	f043 0308 	orr.w	r3, r3, #8
 8001762:	6413      	str	r3, [r2, #64]	@ 0x40
 8001764:	4b30      	ldr	r3, [pc, #192]	@ (8001828 <HAL_InitTick+0xe4>)
 8001766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001770:	f107 0210 	add.w	r2, r7, #16
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	4611      	mov	r1, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f003 ff7c 	bl	8005678 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001786:	2b00      	cmp	r3, #0
 8001788:	d103      	bne.n	8001792 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800178a:	f003 ff61 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 800178e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001790:	e004      	b.n	800179c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001792:	f003 ff5d 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8001796:	4603      	mov	r3, r0
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800179c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800179e:	4a23      	ldr	r2, [pc, #140]	@ (800182c <HAL_InitTick+0xe8>)
 80017a0:	fba2 2303 	umull	r2, r3, r2, r3
 80017a4:	0c9b      	lsrs	r3, r3, #18
 80017a6:	3b01      	subs	r3, #1
 80017a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <HAL_InitTick+0xec>)
 80017ac:	4a21      	ldr	r2, [pc, #132]	@ (8001834 <HAL_InitTick+0xf0>)
 80017ae:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80017b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001830 <HAL_InitTick+0xec>)
 80017b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017b6:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80017b8:	4a1d      	ldr	r2, [pc, #116]	@ (8001830 <HAL_InitTick+0xec>)
 80017ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017bc:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80017be:	4b1c      	ldr	r3, [pc, #112]	@ (8001830 <HAL_InitTick+0xec>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <HAL_InitTick+0xec>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ca:	4b19      	ldr	r3, [pc, #100]	@ (8001830 <HAL_InitTick+0xec>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80017d0:	4817      	ldr	r0, [pc, #92]	@ (8001830 <HAL_InitTick+0xec>)
 80017d2:	f004 fea7 	bl	8006524 <HAL_TIM_Base_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80017dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d11b      	bne.n	800181c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80017e4:	4812      	ldr	r0, [pc, #72]	@ (8001830 <HAL_InitTick+0xec>)
 80017e6:	f004 ff47 	bl	8006678 <HAL_TIM_Base_Start_IT>
 80017ea:	4603      	mov	r3, r0
 80017ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80017f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d111      	bne.n	800181c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80017f8:	2032      	movs	r0, #50	@ 0x32
 80017fa:	f000 f9c5 	bl	8001b88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b0f      	cmp	r3, #15
 8001802:	d808      	bhi.n	8001816 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001804:	2200      	movs	r2, #0
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	2032      	movs	r0, #50	@ 0x32
 800180a:	f000 f9a1 	bl	8001b50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800180e:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <HAL_InitTick+0xf4>)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6013      	str	r3, [r2, #0]
 8001814:	e002      	b.n	800181c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800181c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001820:	4618      	mov	r0, r3
 8001822:	3738      	adds	r7, #56	@ 0x38
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40023800 	.word	0x40023800
 800182c:	431bde83 	.word	0x431bde83
 8001830:	200002c0 	.word	0x200002c0
 8001834:	40000c00 	.word	0x40000c00
 8001838:	20000004 	.word	0x20000004

0800183c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <NMI_Handler+0x4>

08001844 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <HardFault_Handler+0x4>

0800184c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <MemManage_Handler+0x4>

08001854 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <BusFault_Handler+0x4>

0800185c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <UsageFault_Handler+0x4>

08001864 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001878:	4802      	ldr	r0, [pc, #8]	@ (8001884 <TIM5_IRQHandler+0x10>)
 800187a:	f005 f869 	bl	8006950 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200002c0 	.word	0x200002c0

08001888 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800188c:	4802      	ldr	r0, [pc, #8]	@ (8001898 <OTG_FS_IRQHandler+0x10>)
 800188e:	f002 f961 	bl	8003b54 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200145a8 	.word	0x200145a8

0800189c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <SystemInit+0x20>)
 80018a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018a6:	4a05      	ldr	r2, [pc, #20]	@ (80018bc <SystemInit+0x20>)
 80018a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018c4:	f7ff ffea 	bl	800189c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018c8:	480c      	ldr	r0, [pc, #48]	@ (80018fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018ca:	490d      	ldr	r1, [pc, #52]	@ (8001900 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d0:	e002      	b.n	80018d8 <LoopCopyDataInit>

080018d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d6:	3304      	adds	r3, #4

080018d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018dc:	d3f9      	bcc.n	80018d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018de:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018e0:	4c0a      	ldr	r4, [pc, #40]	@ (800190c <LoopFillZerobss+0x22>)
  movs r3, #0
 80018e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e4:	e001      	b.n	80018ea <LoopFillZerobss>

080018e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e8:	3204      	adds	r2, #4

080018ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ec:	d3fb      	bcc.n	80018e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ee:	f00c fead 	bl	800e64c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018f2:	f7ff f9c7 	bl	8000c84 <main>
  bx  lr    
 80018f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001900:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8001904:	0800e7b8 	.word	0x0800e7b8
  ldr r2, =_sbss
 8001908:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 800190c:	20014cac 	.word	0x20014cac

08001910 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001910:	e7fe      	b.n	8001910 <ADC_IRQHandler>
	...

08001914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001918:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <HAL_Init+0x40>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <HAL_Init+0x40>)
 800191e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001922:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001924:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <HAL_Init+0x40>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <HAL_Init+0x40>)
 800192a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800192e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001930:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <HAL_Init+0x40>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a07      	ldr	r2, [pc, #28]	@ (8001954 <HAL_Init+0x40>)
 8001936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800193a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800193c:	2003      	movs	r0, #3
 800193e:	f000 f8fc 	bl	8001b3a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001942:	200f      	movs	r0, #15
 8001944:	f7ff fefe 	bl	8001744 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001948:	f7ff fd1a 	bl	8001380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40023c00 	.word	0x40023c00

08001958 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800195c:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <HAL_IncTick+0x20>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	461a      	mov	r2, r3
 8001962:	4b06      	ldr	r3, [pc, #24]	@ (800197c <HAL_IncTick+0x24>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	4a04      	ldr	r2, [pc, #16]	@ (800197c <HAL_IncTick+0x24>)
 800196a:	6013      	str	r3, [r2, #0]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	20000008 	.word	0x20000008
 800197c:	20000308 	.word	0x20000308

08001980 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  return uwTick;
 8001984:	4b03      	ldr	r3, [pc, #12]	@ (8001994 <HAL_GetTick+0x14>)
 8001986:	681b      	ldr	r3, [r3, #0]
}
 8001988:	4618      	mov	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	20000308 	.word	0x20000308

08001998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019a0:	f7ff ffee 	bl	8001980 <HAL_GetTick>
 80019a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b0:	d005      	beq.n	80019be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019b2:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <HAL_Delay+0x44>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	461a      	mov	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4413      	add	r3, r2
 80019bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019be:	bf00      	nop
 80019c0:	f7ff ffde 	bl	8001980 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d8f7      	bhi.n	80019c0 <HAL_Delay+0x28>
  {
  }
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000008 	.word	0x20000008

080019e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a12:	4a04      	ldr	r2, [pc, #16]	@ (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	60d3      	str	r3, [r2, #12]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a2c:	4b04      	ldr	r3, [pc, #16]	@ (8001a40 <__NVIC_GetPriorityGrouping+0x18>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	f003 0307 	and.w	r3, r3, #7
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db0b      	blt.n	8001a6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	4907      	ldr	r1, [pc, #28]	@ (8001a7c <__NVIC_EnableIRQ+0x38>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	095b      	lsrs	r3, r3, #5
 8001a64:	2001      	movs	r0, #1
 8001a66:	fa00 f202 	lsl.w	r2, r0, r2
 8001a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000e100 	.word	0xe000e100

08001a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	6039      	str	r1, [r7, #0]
 8001a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	db0a      	blt.n	8001aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	490c      	ldr	r1, [pc, #48]	@ (8001acc <__NVIC_SetPriority+0x4c>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	0112      	lsls	r2, r2, #4
 8001aa0:	b2d2      	uxtb	r2, r2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa8:	e00a      	b.n	8001ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4908      	ldr	r1, [pc, #32]	@ (8001ad0 <__NVIC_SetPriority+0x50>)
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	3b04      	subs	r3, #4
 8001ab8:	0112      	lsls	r2, r2, #4
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	440b      	add	r3, r1
 8001abe:	761a      	strb	r2, [r3, #24]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000e100 	.word	0xe000e100
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b089      	sub	sp, #36	@ 0x24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f1c3 0307 	rsb	r3, r3, #7
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	bf28      	it	cs
 8001af2:	2304      	movcs	r3, #4
 8001af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3304      	adds	r3, #4
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d902      	bls.n	8001b04 <NVIC_EncodePriority+0x30>
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3b03      	subs	r3, #3
 8001b02:	e000      	b.n	8001b06 <NVIC_EncodePriority+0x32>
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43da      	mvns	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	401a      	ands	r2, r3
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	fa01 f303 	lsl.w	r3, r1, r3
 8001b26:	43d9      	mvns	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	4313      	orrs	r3, r2
         );
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3724      	adds	r7, #36	@ 0x24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff ff4c 	bl	80019e0 <__NVIC_SetPriorityGrouping>
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
 8001b5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b62:	f7ff ff61 	bl	8001a28 <__NVIC_GetPriorityGrouping>
 8001b66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	68b9      	ldr	r1, [r7, #8]
 8001b6c:	6978      	ldr	r0, [r7, #20]
 8001b6e:	f7ff ffb1 	bl	8001ad4 <NVIC_EncodePriority>
 8001b72:	4602      	mov	r2, r0
 8001b74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b78:	4611      	mov	r1, r2
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff ff80 	bl	8001a80 <__NVIC_SetPriority>
}
 8001b80:	bf00      	nop
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff ff54 	bl	8001a44 <__NVIC_EnableIRQ>
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	@ 0x24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
 8001bbe:	e159      	b.n	8001e74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	f040 8148 	bne.w	8001e6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d005      	beq.n	8001bf6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d130      	bne.n	8001c58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	2203      	movs	r2, #3
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	68da      	ldr	r2, [r3, #12]
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	091b      	lsrs	r3, r3, #4
 8001c42:	f003 0201 	and.w	r2, r3, #1
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0303 	and.w	r3, r3, #3
 8001c60:	2b03      	cmp	r3, #3
 8001c62:	d017      	beq.n	8001c94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	2203      	movs	r2, #3
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d123      	bne.n	8001ce8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	08da      	lsrs	r2, r3, #3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3208      	adds	r2, #8
 8001ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	220f      	movs	r2, #15
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	691a      	ldr	r2, [r3, #16]
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	08da      	lsrs	r2, r3, #3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	3208      	adds	r2, #8
 8001ce2:	69b9      	ldr	r1, [r7, #24]
 8001ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 0203 	and.w	r2, r3, #3
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f000 80a2 	beq.w	8001e6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b57      	ldr	r3, [pc, #348]	@ (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d32:	4a56      	ldr	r2, [pc, #344]	@ (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d3a:	4b54      	ldr	r3, [pc, #336]	@ (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d46:	4a52      	ldr	r2, [pc, #328]	@ (8001e90 <HAL_GPIO_Init+0x2ec>)
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a49      	ldr	r2, [pc, #292]	@ (8001e94 <HAL_GPIO_Init+0x2f0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d019      	beq.n	8001da6 <HAL_GPIO_Init+0x202>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a48      	ldr	r2, [pc, #288]	@ (8001e98 <HAL_GPIO_Init+0x2f4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0x1fe>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a47      	ldr	r2, [pc, #284]	@ (8001e9c <HAL_GPIO_Init+0x2f8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_GPIO_Init+0x1fa>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a46      	ldr	r2, [pc, #280]	@ (8001ea0 <HAL_GPIO_Init+0x2fc>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_Init+0x1f6>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a45      	ldr	r2, [pc, #276]	@ (8001ea4 <HAL_GPIO_Init+0x300>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_GPIO_Init+0x1f2>
 8001d92:	2304      	movs	r3, #4
 8001d94:	e008      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001d96:	2307      	movs	r3, #7
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e004      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e002      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001da2:	2301      	movs	r3, #1
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001da6:	2300      	movs	r3, #0
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	f002 0203 	and.w	r2, r2, #3
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	4093      	lsls	r3, r2
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001db8:	4935      	ldr	r1, [pc, #212]	@ (8001e90 <HAL_GPIO_Init+0x2ec>)
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	089b      	lsrs	r3, r3, #2
 8001dbe:	3302      	adds	r3, #2
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dc6:	4b38      	ldr	r3, [pc, #224]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dea:	4a2f      	ldr	r2, [pc, #188]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001df0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e14:	4a24      	ldr	r2, [pc, #144]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e44:	4b18      	ldr	r3, [pc, #96]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e68:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3301      	adds	r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	2b0f      	cmp	r3, #15
 8001e78:	f67f aea2 	bls.w	8001bc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3724      	adds	r7, #36	@ 0x24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40013800 	.word	0x40013800
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	40020800 	.word	0x40020800
 8001ea0:	40020c00 	.word	0x40020c00
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40013c00 	.word	0x40013c00

08001eac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	887b      	ldrh	r3, [r7, #2]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d002      	beq.n	8001eca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	73fb      	strb	r3, [r7, #15]
 8001ec8:	e001      	b.n	8001ece <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	807b      	strh	r3, [r7, #2]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eec:	787b      	ldrb	r3, [r7, #1]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ef2:	887a      	ldrh	r2, [r7, #2]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ef8:	e003      	b.n	8001f02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001efa:	887b      	ldrh	r3, [r7, #2]
 8001efc:	041a      	lsls	r2, r3, #16
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	619a      	str	r2, [r3, #24]
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b085      	sub	sp, #20
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	460b      	mov	r3, r1
 8001f18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f20:	887a      	ldrh	r2, [r7, #2]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	4013      	ands	r3, r2
 8001f26:	041a      	lsls	r2, r3, #16
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	43d9      	mvns	r1, r3
 8001f2c:	887b      	ldrh	r3, [r7, #2]
 8001f2e:	400b      	ands	r3, r1
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	619a      	str	r2, [r3, #24]
}
 8001f36:	bf00      	nop
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
	...

08001f44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e12b      	b.n	80021ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d106      	bne.n	8001f70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff fa30 	bl	80013d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2224      	movs	r2, #36	@ 0x24
 8001f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 0201 	bic.w	r2, r2, #1
 8001f86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fa6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fa8:	f003 fb52 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8001fac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	4a81      	ldr	r2, [pc, #516]	@ (80021b8 <HAL_I2C_Init+0x274>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d807      	bhi.n	8001fc8 <HAL_I2C_Init+0x84>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4a80      	ldr	r2, [pc, #512]	@ (80021bc <HAL_I2C_Init+0x278>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	bf94      	ite	ls
 8001fc0:	2301      	movls	r3, #1
 8001fc2:	2300      	movhi	r3, #0
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	e006      	b.n	8001fd6 <HAL_I2C_Init+0x92>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4a7d      	ldr	r2, [pc, #500]	@ (80021c0 <HAL_I2C_Init+0x27c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	bf94      	ite	ls
 8001fd0:	2301      	movls	r3, #1
 8001fd2:	2300      	movhi	r3, #0
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e0e7      	b.n	80021ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4a78      	ldr	r2, [pc, #480]	@ (80021c4 <HAL_I2C_Init+0x280>)
 8001fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe6:	0c9b      	lsrs	r3, r3, #18
 8001fe8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	4a6a      	ldr	r2, [pc, #424]	@ (80021b8 <HAL_I2C_Init+0x274>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d802      	bhi.n	8002018 <HAL_I2C_Init+0xd4>
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	3301      	adds	r3, #1
 8002016:	e009      	b.n	800202c <HAL_I2C_Init+0xe8>
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800201e:	fb02 f303 	mul.w	r3, r2, r3
 8002022:	4a69      	ldr	r2, [pc, #420]	@ (80021c8 <HAL_I2C_Init+0x284>)
 8002024:	fba2 2303 	umull	r2, r3, r2, r3
 8002028:	099b      	lsrs	r3, r3, #6
 800202a:	3301      	adds	r3, #1
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	6812      	ldr	r2, [r2, #0]
 8002030:	430b      	orrs	r3, r1
 8002032:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800203e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	495c      	ldr	r1, [pc, #368]	@ (80021b8 <HAL_I2C_Init+0x274>)
 8002048:	428b      	cmp	r3, r1
 800204a:	d819      	bhi.n	8002080 <HAL_I2C_Init+0x13c>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1e59      	subs	r1, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	fbb1 f3f3 	udiv	r3, r1, r3
 800205a:	1c59      	adds	r1, r3, #1
 800205c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002060:	400b      	ands	r3, r1
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00a      	beq.n	800207c <HAL_I2C_Init+0x138>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1e59      	subs	r1, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	fbb1 f3f3 	udiv	r3, r1, r3
 8002074:	3301      	adds	r3, #1
 8002076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800207a:	e051      	b.n	8002120 <HAL_I2C_Init+0x1dc>
 800207c:	2304      	movs	r3, #4
 800207e:	e04f      	b.n	8002120 <HAL_I2C_Init+0x1dc>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d111      	bne.n	80020ac <HAL_I2C_Init+0x168>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	1e58      	subs	r0, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6859      	ldr	r1, [r3, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	440b      	add	r3, r1
 8002096:	fbb0 f3f3 	udiv	r3, r0, r3
 800209a:	3301      	adds	r3, #1
 800209c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bf0c      	ite	eq
 80020a4:	2301      	moveq	r3, #1
 80020a6:	2300      	movne	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	e012      	b.n	80020d2 <HAL_I2C_Init+0x18e>
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	1e58      	subs	r0, r3, #1
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6859      	ldr	r1, [r3, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	0099      	lsls	r1, r3, #2
 80020bc:	440b      	add	r3, r1
 80020be:	fbb0 f3f3 	udiv	r3, r0, r3
 80020c2:	3301      	adds	r3, #1
 80020c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	bf0c      	ite	eq
 80020cc:	2301      	moveq	r3, #1
 80020ce:	2300      	movne	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_I2C_Init+0x196>
 80020d6:	2301      	movs	r3, #1
 80020d8:	e022      	b.n	8002120 <HAL_I2C_Init+0x1dc>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d10e      	bne.n	8002100 <HAL_I2C_Init+0x1bc>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	1e58      	subs	r0, r3, #1
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6859      	ldr	r1, [r3, #4]
 80020ea:	460b      	mov	r3, r1
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	440b      	add	r3, r1
 80020f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80020f4:	3301      	adds	r3, #1
 80020f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020fe:	e00f      	b.n	8002120 <HAL_I2C_Init+0x1dc>
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	1e58      	subs	r0, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6859      	ldr	r1, [r3, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	0099      	lsls	r1, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	fbb0 f3f3 	udiv	r3, r0, r3
 8002116:	3301      	adds	r3, #1
 8002118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800211c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	6809      	ldr	r1, [r1, #0]
 8002124:	4313      	orrs	r3, r2
 8002126:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69da      	ldr	r2, [r3, #28]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800214e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6911      	ldr	r1, [r2, #16]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	68d2      	ldr	r2, [r2, #12]
 800215a:	4311      	orrs	r1, r2
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	430b      	orrs	r3, r1
 8002162:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	695a      	ldr	r2, [r3, #20]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0201 	orr.w	r2, r2, #1
 800218e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2220      	movs	r2, #32
 800219a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	000186a0 	.word	0x000186a0
 80021bc:	001e847f 	.word	0x001e847f
 80021c0:	003d08ff 	.word	0x003d08ff
 80021c4:	431bde83 	.word	0x431bde83
 80021c8:	10624dd3 	.word	0x10624dd3

080021cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b088      	sub	sp, #32
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	4608      	mov	r0, r1
 80021d6:	4611      	mov	r1, r2
 80021d8:	461a      	mov	r2, r3
 80021da:	4603      	mov	r3, r0
 80021dc:	817b      	strh	r3, [r7, #10]
 80021de:	460b      	mov	r3, r1
 80021e0:	813b      	strh	r3, [r7, #8]
 80021e2:	4613      	mov	r3, r2
 80021e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021e6:	f7ff fbcb 	bl	8001980 <HAL_GetTick>
 80021ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b20      	cmp	r3, #32
 80021f6:	f040 80d9 	bne.w	80023ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2319      	movs	r3, #25
 8002200:	2201      	movs	r2, #1
 8002202:	496d      	ldr	r1, [pc, #436]	@ (80023b8 <HAL_I2C_Mem_Write+0x1ec>)
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f000 fc8b 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002210:	2302      	movs	r3, #2
 8002212:	e0cc      	b.n	80023ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800221a:	2b01      	cmp	r3, #1
 800221c:	d101      	bne.n	8002222 <HAL_I2C_Mem_Write+0x56>
 800221e:	2302      	movs	r3, #2
 8002220:	e0c5      	b.n	80023ae <HAL_I2C_Mem_Write+0x1e2>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2201      	movs	r2, #1
 8002226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b01      	cmp	r3, #1
 8002236:	d007      	beq.n	8002248 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0201 	orr.w	r2, r2, #1
 8002246:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002256:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2221      	movs	r2, #33	@ 0x21
 800225c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a3a      	ldr	r2, [r7, #32]
 8002272:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002278:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800227e:	b29a      	uxth	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4a4d      	ldr	r2, [pc, #308]	@ (80023bc <HAL_I2C_Mem_Write+0x1f0>)
 8002288:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800228a:	88f8      	ldrh	r0, [r7, #6]
 800228c:	893a      	ldrh	r2, [r7, #8]
 800228e:	8979      	ldrh	r1, [r7, #10]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	4603      	mov	r3, r0
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 fac2 	bl	8002824 <I2C_RequestMemoryWrite>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d052      	beq.n	800234c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e081      	b.n	80023ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fd50 	bl	8002d54 <I2C_WaitOnTXEFlagUntilTimeout>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00d      	beq.n	80022d6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022be:	2b04      	cmp	r3, #4
 80022c0:	d107      	bne.n	80022d2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e06b      	b.n	80023ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022da:	781a      	ldrb	r2, [r3, #0]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e6:	1c5a      	adds	r2, r3, #1
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	3b01      	subs	r3, #1
 8002300:	b29a      	uxth	r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b04      	cmp	r3, #4
 8002312:	d11b      	bne.n	800234c <HAL_I2C_Mem_Write+0x180>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002318:	2b00      	cmp	r3, #0
 800231a:	d017      	beq.n	800234c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002320:	781a      	ldrb	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002336:	3b01      	subs	r3, #1
 8002338:	b29a      	uxth	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002342:	b29b      	uxth	r3, r3
 8002344:	3b01      	subs	r3, #1
 8002346:	b29a      	uxth	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1aa      	bne.n	80022aa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f000 fd43 	bl	8002de4 <I2C_WaitOnBTFFlagUntilTimeout>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00d      	beq.n	8002380 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002368:	2b04      	cmp	r3, #4
 800236a:	d107      	bne.n	800237c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800237a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e016      	b.n	80023ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800238e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2220      	movs	r2, #32
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	e000      	b.n	80023ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80023ac:	2302      	movs	r3, #2
  }
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	00100002 	.word	0x00100002
 80023bc:	ffff0000 	.word	0xffff0000

080023c0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	@ 0x30
 80023c4:	af02      	add	r7, sp, #8
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	4608      	mov	r0, r1
 80023ca:	4611      	mov	r1, r2
 80023cc:	461a      	mov	r2, r3
 80023ce:	4603      	mov	r3, r0
 80023d0:	817b      	strh	r3, [r7, #10]
 80023d2:	460b      	mov	r3, r1
 80023d4:	813b      	strh	r3, [r7, #8]
 80023d6:	4613      	mov	r3, r2
 80023d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023da:	f7ff fad1 	bl	8001980 <HAL_GetTick>
 80023de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	f040 8214 	bne.w	8002816 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	2319      	movs	r3, #25
 80023f4:	2201      	movs	r2, #1
 80023f6:	497b      	ldr	r1, [pc, #492]	@ (80025e4 <HAL_I2C_Mem_Read+0x224>)
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f000 fb91 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002404:	2302      	movs	r3, #2
 8002406:	e207      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_I2C_Mem_Read+0x56>
 8002412:	2302      	movs	r3, #2
 8002414:	e200      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b01      	cmp	r3, #1
 800242a:	d007      	beq.n	800243c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800244a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2222      	movs	r2, #34	@ 0x22
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2240      	movs	r2, #64	@ 0x40
 8002458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002466:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800246c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002472:	b29a      	uxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4a5b      	ldr	r2, [pc, #364]	@ (80025e8 <HAL_I2C_Mem_Read+0x228>)
 800247c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800247e:	88f8      	ldrh	r0, [r7, #6]
 8002480:	893a      	ldrh	r2, [r7, #8]
 8002482:	8979      	ldrh	r1, [r7, #10]
 8002484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002486:	9301      	str	r3, [sp, #4]
 8002488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	4603      	mov	r3, r0
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 fa5e 	bl	8002950 <I2C_RequestMemoryRead>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e1bc      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d113      	bne.n	80024ce <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	623b      	str	r3, [r7, #32]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	623b      	str	r3, [r7, #32]
 80024ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	e190      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d11b      	bne.n	800250e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	61fb      	str	r3, [r7, #28]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	61fb      	str	r3, [r7, #28]
 80024fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e170      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002512:	2b02      	cmp	r3, #2
 8002514:	d11b      	bne.n	800254e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002524:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002534:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	695b      	ldr	r3, [r3, #20]
 8002540:	61bb      	str	r3, [r7, #24]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	61bb      	str	r3, [r7, #24]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	e150      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002564:	e144      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800256a:	2b03      	cmp	r3, #3
 800256c:	f200 80f1 	bhi.w	8002752 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002574:	2b01      	cmp	r3, #1
 8002576:	d123      	bne.n	80025c0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800257a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 fc79 	bl	8002e74 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e145      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691a      	ldr	r2, [r3, #16]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259e:	1c5a      	adds	r2, r3, #1
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a8:	3b01      	subs	r3, #1
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80025be:	e117      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d14e      	bne.n	8002666 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ce:	2200      	movs	r2, #0
 80025d0:	4906      	ldr	r1, [pc, #24]	@ (80025ec <HAL_I2C_Mem_Read+0x22c>)
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 faa4 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d008      	beq.n	80025f0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e11a      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
 80025e2:	bf00      	nop
 80025e4:	00100002 	.word	0x00100002
 80025e8:	ffff0000 	.word	0xffff0000
 80025ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	691a      	ldr	r2, [r3, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002628:	b29b      	uxth	r3, r3
 800262a:	3b01      	subs	r3, #1
 800262c:	b29a      	uxth	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800264e:	3b01      	subs	r3, #1
 8002650:	b29a      	uxth	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002664:	e0c4      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800266c:	2200      	movs	r2, #0
 800266e:	496c      	ldr	r1, [pc, #432]	@ (8002820 <HAL_I2C_Mem_Read+0x460>)
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fa55 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0cb      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800268e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	691a      	ldr	r2, [r3, #16]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a2:	1c5a      	adds	r2, r3, #1
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b29a      	uxth	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026c8:	2200      	movs	r2, #0
 80026ca:	4955      	ldr	r1, [pc, #340]	@ (8002820 <HAL_I2C_Mem_Read+0x460>)
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f000 fa27 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e09d      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691a      	ldr	r2, [r3, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002708:	3b01      	subs	r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002714:	b29b      	uxth	r3, r3
 8002716:	3b01      	subs	r3, #1
 8002718:	b29a      	uxth	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002746:	b29b      	uxth	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	b29a      	uxth	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002750:	e04e      	b.n	80027f0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002754:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 fb8c 	bl	8002e74 <I2C_WaitOnRXNEFlagUntilTimeout>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e058      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	1c5a      	adds	r2, r3, #1
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002782:	3b01      	subs	r3, #1
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800278e:	b29b      	uxth	r3, r3
 8002790:	3b01      	subs	r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	d124      	bne.n	80027f0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d107      	bne.n	80027be <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027bc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	691a      	ldr	r2, [r3, #16]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d0:	1c5a      	adds	r2, r3, #1
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027da:	3b01      	subs	r3, #1
 80027dc:	b29a      	uxth	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	3b01      	subs	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f47f aeb6 	bne.w	8002566 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2220      	movs	r2, #32
 80027fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	e000      	b.n	8002818 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002816:	2302      	movs	r3, #2
  }
}
 8002818:	4618      	mov	r0, r3
 800281a:	3728      	adds	r7, #40	@ 0x28
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	00010004 	.word	0x00010004

08002824 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af02      	add	r7, sp, #8
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	4608      	mov	r0, r1
 800282e:	4611      	mov	r1, r2
 8002830:	461a      	mov	r2, r3
 8002832:	4603      	mov	r3, r0
 8002834:	817b      	strh	r3, [r7, #10]
 8002836:	460b      	mov	r3, r1
 8002838:	813b      	strh	r3, [r7, #8]
 800283a:	4613      	mov	r3, r2
 800283c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800284c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800284e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	2200      	movs	r2, #0
 8002856:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 f960 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00d      	beq.n	8002882 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002874:	d103      	bne.n	800287e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800287c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e05f      	b.n	8002942 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002882:	897b      	ldrh	r3, [r7, #10]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002890:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	6a3a      	ldr	r2, [r7, #32]
 8002896:	492d      	ldr	r1, [pc, #180]	@ (800294c <I2C_RequestMemoryWrite+0x128>)
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 f9bb 	bl	8002c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e04c      	b.n	8002942 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028c0:	6a39      	ldr	r1, [r7, #32]
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f000 fa46 	bl	8002d54 <I2C_WaitOnTXEFlagUntilTimeout>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00d      	beq.n	80028ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d107      	bne.n	80028e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e02b      	b.n	8002942 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028ea:	88fb      	ldrh	r3, [r7, #6]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d105      	bne.n	80028fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028f0:	893b      	ldrh	r3, [r7, #8]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	611a      	str	r2, [r3, #16]
 80028fa:	e021      	b.n	8002940 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80028fc:	893b      	ldrh	r3, [r7, #8]
 80028fe:	0a1b      	lsrs	r3, r3, #8
 8002900:	b29b      	uxth	r3, r3
 8002902:	b2da      	uxtb	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800290a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800290c:	6a39      	ldr	r1, [r7, #32]
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fa20 	bl	8002d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00d      	beq.n	8002936 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	2b04      	cmp	r3, #4
 8002920:	d107      	bne.n	8002932 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002930:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e005      	b.n	8002942 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002936:	893b      	ldrh	r3, [r7, #8]
 8002938:	b2da      	uxtb	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3718      	adds	r7, #24
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	00010002 	.word	0x00010002

08002950 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b088      	sub	sp, #32
 8002954:	af02      	add	r7, sp, #8
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	4608      	mov	r0, r1
 800295a:	4611      	mov	r1, r2
 800295c:	461a      	mov	r2, r3
 800295e:	4603      	mov	r3, r0
 8002960:	817b      	strh	r3, [r7, #10]
 8002962:	460b      	mov	r3, r1
 8002964:	813b      	strh	r3, [r7, #8]
 8002966:	4613      	mov	r3, r2
 8002968:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002978:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002988:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	2200      	movs	r2, #0
 8002992:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 f8c2 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00d      	beq.n	80029be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029b0:	d103      	bne.n	80029ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e0aa      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029be:	897b      	ldrh	r3, [r7, #10]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	461a      	mov	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80029cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d0:	6a3a      	ldr	r2, [r7, #32]
 80029d2:	4952      	ldr	r1, [pc, #328]	@ (8002b1c <I2C_RequestMemoryRead+0x1cc>)
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f91d 	bl	8002c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e097      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	617b      	str	r3, [r7, #20]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	617b      	str	r3, [r7, #20]
 80029f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029fc:	6a39      	ldr	r1, [r7, #32]
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 f9a8 	bl	8002d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00d      	beq.n	8002a26 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d107      	bne.n	8002a22 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e076      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d105      	bne.n	8002a38 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a2c:	893b      	ldrh	r3, [r7, #8]
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	611a      	str	r2, [r3, #16]
 8002a36:	e021      	b.n	8002a7c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002a38:	893b      	ldrh	r3, [r7, #8]
 8002a3a:	0a1b      	lsrs	r3, r3, #8
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a48:	6a39      	ldr	r1, [r7, #32]
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 f982 	bl	8002d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00d      	beq.n	8002a72 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d107      	bne.n	8002a6e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e050      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a72:	893b      	ldrh	r3, [r7, #8]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a7e:	6a39      	ldr	r1, [r7, #32]
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f967 	bl	8002d54 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d00d      	beq.n	8002aa8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d107      	bne.n	8002aa4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aa2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e035      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ab6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f000 f82b 	bl	8002b20 <I2C_WaitOnFlagUntilTimeout>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00d      	beq.n	8002aec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ade:	d103      	bne.n	8002ae8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e013      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002aec:	897b      	ldrh	r3, [r7, #10]
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afe:	6a3a      	ldr	r2, [r7, #32]
 8002b00:	4906      	ldr	r1, [pc, #24]	@ (8002b1c <I2C_RequestMemoryRead+0x1cc>)
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f886 	bl	8002c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3718      	adds	r7, #24
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	00010002 	.word	0x00010002

08002b20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	603b      	str	r3, [r7, #0]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b30:	e048      	b.n	8002bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b38:	d044      	beq.n	8002bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3a:	f7fe ff21 	bl	8001980 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d302      	bcc.n	8002b50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d139      	bne.n	8002bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	0c1b      	lsrs	r3, r3, #16
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d10d      	bne.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	43da      	mvns	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	4013      	ands	r3, r2
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	461a      	mov	r2, r3
 8002b74:	e00c      	b.n	8002b90 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	4013      	ands	r3, r2
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	bf0c      	ite	eq
 8002b88:	2301      	moveq	r3, #1
 8002b8a:	2300      	movne	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d116      	bne.n	8002bc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	f043 0220 	orr.w	r2, r3, #32
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e023      	b.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	0c1b      	lsrs	r3, r3, #16
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d10d      	bne.n	8002bea <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	43da      	mvns	r2, r3
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	bf0c      	ite	eq
 8002be0:	2301      	moveq	r3, #1
 8002be2:	2300      	movne	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	461a      	mov	r2, r3
 8002be8:	e00c      	b.n	8002c04 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	43da      	mvns	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d093      	beq.n	8002b32 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c22:	e071      	b.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c32:	d123      	bne.n	8002c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c42:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c68:	f043 0204 	orr.w	r2, r3, #4
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e067      	b.n	8002d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c82:	d041      	beq.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c84:	f7fe fe7c 	bl	8001980 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d302      	bcc.n	8002c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d136      	bne.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	0c1b      	lsrs	r3, r3, #16
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d10c      	bne.n	8002cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	43da      	mvns	r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	bf14      	ite	ne
 8002cb6:	2301      	movne	r3, #1
 8002cb8:	2300      	moveq	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	e00b      	b.n	8002cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	43da      	mvns	r2, r3
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	bf14      	ite	ne
 8002cd0:	2301      	movne	r3, #1
 8002cd2:	2300      	moveq	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d016      	beq.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	f043 0220 	orr.w	r2, r3, #32
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e021      	b.n	8002d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	0c1b      	lsrs	r3, r3, #16
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d10c      	bne.n	8002d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	43da      	mvns	r2, r3
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	bf14      	ite	ne
 8002d24:	2301      	movne	r3, #1
 8002d26:	2300      	moveq	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	e00b      	b.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	43da      	mvns	r2, r3
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	4013      	ands	r3, r2
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	bf14      	ite	ne
 8002d3e:	2301      	movne	r3, #1
 8002d40:	2300      	moveq	r3, #0
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f47f af6d 	bne.w	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d60:	e034      	b.n	8002dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 f8e3 	bl	8002f2e <I2C_IsAcknowledgeFailed>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e034      	b.n	8002ddc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d028      	beq.n	8002dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7a:	f7fe fe01 	bl	8001980 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d302      	bcc.n	8002d90 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d11d      	bne.n	8002dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9a:	2b80      	cmp	r3, #128	@ 0x80
 8002d9c:	d016      	beq.n	8002dcc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db8:	f043 0220 	orr.w	r2, r3, #32
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e007      	b.n	8002ddc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dd6:	2b80      	cmp	r3, #128	@ 0x80
 8002dd8:	d1c3      	bne.n	8002d62 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002df0:	e034      	b.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 f89b 	bl	8002f2e <I2C_IsAcknowledgeFailed>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e034      	b.n	8002e6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e08:	d028      	beq.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e0a:	f7fe fdb9 	bl	8001980 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d302      	bcc.n	8002e20 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d11d      	bne.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	f003 0304 	and.w	r3, r3, #4
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d016      	beq.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2220      	movs	r2, #32
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	f043 0220 	orr.w	r2, r3, #32
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e007      	b.n	8002e6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d1c3      	bne.n	8002df2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e80:	e049      	b.n	8002f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	f003 0310 	and.w	r3, r3, #16
 8002e8c:	2b10      	cmp	r3, #16
 8002e8e:	d119      	bne.n	8002ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0210 	mvn.w	r2, #16
 8002e98:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e030      	b.n	8002f26 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ec4:	f7fe fd5c 	bl	8001980 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d302      	bcc.n	8002eda <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d11d      	bne.n	8002f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee4:	2b40      	cmp	r3, #64	@ 0x40
 8002ee6:	d016      	beq.n	8002f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f02:	f043 0220 	orr.w	r2, r3, #32
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e007      	b.n	8002f26 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f20:	2b40      	cmp	r3, #64	@ 0x40
 8002f22:	d1ae      	bne.n	8002e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f44:	d11b      	bne.n	8002f7e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f4e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	f043 0204 	orr.w	r2, r3, #4
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e128      	b.n	80031f0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d109      	bne.n	8002fbe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a90      	ldr	r2, [pc, #576]	@ (80031f8 <HAL_I2S_Init+0x26c>)
 8002fb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7fe fa51 	bl	8001460 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002fd4:	f023 030f 	bic.w	r3, r3, #15
 8002fd8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d060      	beq.n	80030ac <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002ff2:	2310      	movs	r3, #16
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	e001      	b.n	8002ffc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002ff8:	2320      	movs	r3, #32
 8002ffa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	2b20      	cmp	r3, #32
 8003002:	d802      	bhi.n	800300a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800300a:	2001      	movs	r0, #1
 800300c:	f002 fc56 	bl	80058bc <HAL_RCCEx_GetPeriphCLKFreq>
 8003010:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800301a:	d125      	bne.n	8003068 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d010      	beq.n	8003046 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	fbb2 f2f3 	udiv	r2, r2, r3
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	461a      	mov	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003040:	3305      	adds	r3, #5
 8003042:	613b      	str	r3, [r7, #16]
 8003044:	e01f      	b.n	8003086 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	461a      	mov	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003062:	3305      	adds	r3, #5
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	e00e      	b.n	8003086 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	461a      	mov	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	3305      	adds	r3, #5
 8003084:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	4a5c      	ldr	r2, [pc, #368]	@ (80031fc <HAL_I2S_Init+0x270>)
 800308a:	fba2 2303 	umull	r2, r3, r2, r3
 800308e:	08db      	lsrs	r3, r3, #3
 8003090:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	085b      	lsrs	r3, r3, #1
 80030a2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	021b      	lsls	r3, r3, #8
 80030a8:	61bb      	str	r3, [r7, #24]
 80030aa:	e003      	b.n	80030b4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80030ac:	2302      	movs	r3, #2
 80030ae:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d902      	bls.n	80030c0 <HAL_I2S_Init+0x134>
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	2bff      	cmp	r3, #255	@ 0xff
 80030be:	d907      	bls.n	80030d0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c4:	f043 0210 	orr.w	r2, r3, #16
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e08f      	b.n	80031f0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691a      	ldr	r2, [r3, #16]
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	ea42 0103 	orr.w	r1, r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	69fa      	ldr	r2, [r7, #28]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80030ee:	f023 030f 	bic.w	r3, r3, #15
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6851      	ldr	r1, [r2, #4]
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6892      	ldr	r2, [r2, #8]
 80030fa:	4311      	orrs	r1, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	68d2      	ldr	r2, [r2, #12]
 8003100:	4311      	orrs	r1, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6992      	ldr	r2, [r2, #24]
 8003106:	430a      	orrs	r2, r1
 8003108:	431a      	orrs	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003112:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	2b01      	cmp	r3, #1
 800311a:	d161      	bne.n	80031e0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a38      	ldr	r2, [pc, #224]	@ (8003200 <HAL_I2S_Init+0x274>)
 8003120:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a37      	ldr	r2, [pc, #220]	@ (8003204 <HAL_I2S_Init+0x278>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d101      	bne.n	8003130 <HAL_I2S_Init+0x1a4>
 800312c:	4b36      	ldr	r3, [pc, #216]	@ (8003208 <HAL_I2S_Init+0x27c>)
 800312e:	e001      	b.n	8003134 <HAL_I2S_Init+0x1a8>
 8003130:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	4932      	ldr	r1, [pc, #200]	@ (8003204 <HAL_I2S_Init+0x278>)
 800313c:	428a      	cmp	r2, r1
 800313e:	d101      	bne.n	8003144 <HAL_I2S_Init+0x1b8>
 8003140:	4a31      	ldr	r2, [pc, #196]	@ (8003208 <HAL_I2S_Init+0x27c>)
 8003142:	e001      	b.n	8003148 <HAL_I2S_Init+0x1bc>
 8003144:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003148:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800314c:	f023 030f 	bic.w	r3, r3, #15
 8003150:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a2b      	ldr	r2, [pc, #172]	@ (8003204 <HAL_I2S_Init+0x278>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d101      	bne.n	8003160 <HAL_I2S_Init+0x1d4>
 800315c:	4b2a      	ldr	r3, [pc, #168]	@ (8003208 <HAL_I2S_Init+0x27c>)
 800315e:	e001      	b.n	8003164 <HAL_I2S_Init+0x1d8>
 8003160:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003164:	2202      	movs	r2, #2
 8003166:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a25      	ldr	r2, [pc, #148]	@ (8003204 <HAL_I2S_Init+0x278>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d101      	bne.n	8003176 <HAL_I2S_Init+0x1ea>
 8003172:	4b25      	ldr	r3, [pc, #148]	@ (8003208 <HAL_I2S_Init+0x27c>)
 8003174:	e001      	b.n	800317a <HAL_I2S_Init+0x1ee>
 8003176:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003186:	d003      	beq.n	8003190 <HAL_I2S_Init+0x204>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d103      	bne.n	8003198 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003190:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003194:	613b      	str	r3, [r7, #16]
 8003196:	e001      	b.n	800319c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003198:	2300      	movs	r3, #0
 800319a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80031a6:	4313      	orrs	r3, r2
 80031a8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80031b0:	4313      	orrs	r3, r2
 80031b2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80031ba:	4313      	orrs	r3, r2
 80031bc:	b29a      	uxth	r2, r3
 80031be:	897b      	ldrh	r3, [r7, #10]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80031c8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003204 <HAL_I2S_Init+0x278>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d101      	bne.n	80031d8 <HAL_I2S_Init+0x24c>
 80031d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003208 <HAL_I2S_Init+0x27c>)
 80031d6:	e001      	b.n	80031dc <HAL_I2S_Init+0x250>
 80031d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031dc:	897a      	ldrh	r2, [r7, #10]
 80031de:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3720      	adds	r7, #32
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	08003303 	.word	0x08003303
 80031fc:	cccccccd 	.word	0xcccccccd
 8003200:	08003419 	.word	0x08003419
 8003204:	40003800 	.word	0x40003800
 8003208:	40003400 	.word	0x40003400

0800320c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003254:	881a      	ldrh	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	1c9a      	adds	r2, r3, #2
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003278:	b29b      	uxth	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10e      	bne.n	800329c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800328c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f7ff ffb8 	bl	800320c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	b292      	uxth	r2, r2
 80032b8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	1c9a      	adds	r2, r3, #2
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10e      	bne.n	80032fa <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685a      	ldr	r2, [r3, #4]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032ea:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f7ff ff93 	bl	8003220 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b086      	sub	sp, #24
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b04      	cmp	r3, #4
 800331c:	d13a      	bne.n	8003394 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b01      	cmp	r3, #1
 8003326:	d109      	bne.n	800333c <I2S_IRQHandler+0x3a>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003332:	2b40      	cmp	r3, #64	@ 0x40
 8003334:	d102      	bne.n	800333c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff ffb4 	bl	80032a4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003342:	2b40      	cmp	r3, #64	@ 0x40
 8003344:	d126      	bne.n	8003394 <I2S_IRQHandler+0x92>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 0320 	and.w	r3, r3, #32
 8003350:	2b20      	cmp	r3, #32
 8003352:	d11f      	bne.n	8003394 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003362:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003364:	2300      	movs	r3, #0
 8003366:	613b      	str	r3, [r7, #16]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	613b      	str	r3, [r7, #16]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	613b      	str	r3, [r7, #16]
 8003378:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003386:	f043 0202 	orr.w	r2, r3, #2
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff ff50 	bl	8003234 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b03      	cmp	r3, #3
 800339e:	d136      	bne.n	800340e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d109      	bne.n	80033be <I2S_IRQHandler+0xbc>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b4:	2b80      	cmp	r3, #128	@ 0x80
 80033b6:	d102      	bne.n	80033be <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff ff45 	bl	8003248 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f003 0308 	and.w	r3, r3, #8
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d122      	bne.n	800340e <I2S_IRQHandler+0x10c>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 0320 	and.w	r3, r3, #32
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	d11b      	bne.n	800340e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80033e4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003400:	f043 0204 	orr.w	r2, r3, #4
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff ff13 	bl	8003234 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800340e:	bf00      	nop
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a92      	ldr	r2, [pc, #584]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d101      	bne.n	8003436 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003432:	4b92      	ldr	r3, [pc, #584]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003434:	e001      	b.n	800343a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003436:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a8b      	ldr	r2, [pc, #556]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d101      	bne.n	8003454 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003450:	4b8a      	ldr	r3, [pc, #552]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003452:	e001      	b.n	8003458 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003454:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003464:	d004      	beq.n	8003470 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	f040 8099 	bne.w	80035a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b02      	cmp	r3, #2
 8003478:	d107      	bne.n	800348a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f925 	bl	80036d4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	2b01      	cmp	r3, #1
 8003492:	d107      	bne.n	80034a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f9c8 	bl	8003834 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034aa:	2b40      	cmp	r3, #64	@ 0x40
 80034ac:	d13a      	bne.n	8003524 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d035      	beq.n	8003524 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a6e      	ldr	r2, [pc, #440]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d101      	bne.n	80034c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80034c2:	4b6e      	ldr	r3, [pc, #440]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034c4:	e001      	b.n	80034ca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80034c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4969      	ldr	r1, [pc, #420]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034d2:	428b      	cmp	r3, r1
 80034d4:	d101      	bne.n	80034da <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80034d6:	4b69      	ldr	r3, [pc, #420]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034d8:	e001      	b.n	80034de <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80034da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034e2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80034f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034f4:	2300      	movs	r3, #0
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003516:	f043 0202 	orr.w	r2, r3, #2
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f7ff fe88 	bl	8003234 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	f003 0308 	and.w	r3, r3, #8
 800352a:	2b08      	cmp	r3, #8
 800352c:	f040 80c3 	bne.w	80036b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f003 0320 	and.w	r3, r3, #32
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80bd 	beq.w	80036b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800354a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a49      	ldr	r2, [pc, #292]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d101      	bne.n	800355a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003556:	4b49      	ldr	r3, [pc, #292]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003558:	e001      	b.n	800355e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800355a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4944      	ldr	r1, [pc, #272]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003566:	428b      	cmp	r3, r1
 8003568:	d101      	bne.n	800356e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800356a:	4b44      	ldr	r3, [pc, #272]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800356c:	e001      	b.n	8003572 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800356e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003572:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003576:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003578:	2300      	movs	r3, #0
 800357a:	60bb      	str	r3, [r7, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	60bb      	str	r3, [r7, #8]
 8003584:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003592:	f043 0204 	orr.w	r2, r3, #4
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7ff fe4a 	bl	8003234 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80035a0:	e089      	b.n	80036b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d107      	bne.n	80035bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f8be 	bl	8003738 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d107      	bne.n	80035d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d002      	beq.n	80035d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f8fd 	bl	80037d0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035dc:	2b40      	cmp	r3, #64	@ 0x40
 80035de:	d12f      	bne.n	8003640 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d02a      	beq.n	8003640 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80035f8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a1e      	ldr	r2, [pc, #120]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003604:	4b1d      	ldr	r3, [pc, #116]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003606:	e001      	b.n	800360c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003608:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4919      	ldr	r1, [pc, #100]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003614:	428b      	cmp	r3, r1
 8003616:	d101      	bne.n	800361c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003618:	4b18      	ldr	r3, [pc, #96]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800361a:	e001      	b.n	8003620 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800361c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003620:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003624:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003632:	f043 0202 	orr.w	r2, r3, #2
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff fdfa 	bl	8003234 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	2b08      	cmp	r3, #8
 8003648:	d136      	bne.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	f003 0320 	and.w	r3, r3, #32
 8003650:	2b00      	cmp	r3, #0
 8003652:	d031      	beq.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a07      	ldr	r2, [pc, #28]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d101      	bne.n	8003662 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800365e:	4b07      	ldr	r3, [pc, #28]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003660:	e001      	b.n	8003666 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003662:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4902      	ldr	r1, [pc, #8]	@ (8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800366e:	428b      	cmp	r3, r1
 8003670:	d106      	bne.n	8003680 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003672:	4b02      	ldr	r3, [pc, #8]	@ (800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003674:	e006      	b.n	8003684 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003676:	bf00      	nop
 8003678:	40003800 	.word	0x40003800
 800367c:	40003400 	.word	0x40003400
 8003680:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003684:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003688:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003698:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a6:	f043 0204 	orr.w	r2, r3, #4
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff fdc0 	bl	8003234 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036b4:	e000      	b.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036b6:	bf00      	nop
}
 80036b8:	bf00      	nop
 80036ba:	3720      	adds	r7, #32
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e0:	1c99      	adds	r1, r3, #2
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	6251      	str	r1, [r2, #36]	@ 0x24
 80036e6:	881a      	ldrh	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003700:	b29b      	uxth	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d113      	bne.n	800372e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003714:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d106      	bne.n	800372e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f7ff ffc9 	bl	80036c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003744:	1c99      	adds	r1, r3, #2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6251      	str	r1, [r2, #36]	@ 0x24
 800374a:	8819      	ldrh	r1, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a1d      	ldr	r2, [pc, #116]	@ (80037c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d101      	bne.n	800375a <I2SEx_TxISR_I2SExt+0x22>
 8003756:	4b1d      	ldr	r3, [pc, #116]	@ (80037cc <I2SEx_TxISR_I2SExt+0x94>)
 8003758:	e001      	b.n	800375e <I2SEx_TxISR_I2SExt+0x26>
 800375a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800375e:	460a      	mov	r2, r1
 8003760:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d121      	bne.n	80037be <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a12      	ldr	r2, [pc, #72]	@ (80037c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d101      	bne.n	8003788 <I2SEx_TxISR_I2SExt+0x50>
 8003784:	4b11      	ldr	r3, [pc, #68]	@ (80037cc <I2SEx_TxISR_I2SExt+0x94>)
 8003786:	e001      	b.n	800378c <I2SEx_TxISR_I2SExt+0x54>
 8003788:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	490d      	ldr	r1, [pc, #52]	@ (80037c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003794:	428b      	cmp	r3, r1
 8003796:	d101      	bne.n	800379c <I2SEx_TxISR_I2SExt+0x64>
 8003798:	4b0c      	ldr	r3, [pc, #48]	@ (80037cc <I2SEx_TxISR_I2SExt+0x94>)
 800379a:	e001      	b.n	80037a0 <I2SEx_TxISR_I2SExt+0x68>
 800379c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80037a4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d106      	bne.n	80037be <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ff81 	bl	80036c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	40003800 	.word	0x40003800
 80037cc:	40003400 	.word	0x40003400

080037d0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68d8      	ldr	r0, [r3, #12]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e2:	1c99      	adds	r1, r3, #2
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80037e8:	b282      	uxth	r2, r0
 80037ea:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	d113      	bne.n	800382c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003812:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003818:	b29b      	uxth	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d106      	bne.n	800382c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7ff ff4a 	bl	80036c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800382c:	bf00      	nop
 800382e:	3708      	adds	r7, #8
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a20      	ldr	r2, [pc, #128]	@ (80038c4 <I2SEx_RxISR_I2SExt+0x90>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d101      	bne.n	800384a <I2SEx_RxISR_I2SExt+0x16>
 8003846:	4b20      	ldr	r3, [pc, #128]	@ (80038c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003848:	e001      	b.n	800384e <I2SEx_RxISR_I2SExt+0x1a>
 800384a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800384e:	68d8      	ldr	r0, [r3, #12]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003854:	1c99      	adds	r1, r3, #2
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800385a:	b282      	uxth	r2, r0
 800385c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003862:	b29b      	uxth	r3, r3
 8003864:	3b01      	subs	r3, #1
 8003866:	b29a      	uxth	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003870:	b29b      	uxth	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d121      	bne.n	80038ba <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a12      	ldr	r2, [pc, #72]	@ (80038c4 <I2SEx_RxISR_I2SExt+0x90>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d101      	bne.n	8003884 <I2SEx_RxISR_I2SExt+0x50>
 8003880:	4b11      	ldr	r3, [pc, #68]	@ (80038c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003882:	e001      	b.n	8003888 <I2SEx_RxISR_I2SExt+0x54>
 8003884:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	490d      	ldr	r1, [pc, #52]	@ (80038c4 <I2SEx_RxISR_I2SExt+0x90>)
 8003890:	428b      	cmp	r3, r1
 8003892:	d101      	bne.n	8003898 <I2SEx_RxISR_I2SExt+0x64>
 8003894:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003896:	e001      	b.n	800389c <I2SEx_RxISR_I2SExt+0x68>
 8003898:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800389c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80038a0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d106      	bne.n	80038ba <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ff03 	bl	80036c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40003800 	.word	0x40003800
 80038c8:	40003400 	.word	0x40003400

080038cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e101      	b.n	8003ae2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d106      	bne.n	80038fe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f00a fb87 	bl	800e00c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2203      	movs	r2, #3
 8003902:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800390c:	d102      	bne.n	8003914 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f003 ff2c 	bl	8007776 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	7c1a      	ldrb	r2, [r3, #16]
 8003926:	f88d 2000 	strb.w	r2, [sp]
 800392a:	3304      	adds	r3, #4
 800392c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800392e:	f003 fe0b 	bl	8007548 <USB_CoreInit>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2202      	movs	r2, #2
 800393c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0ce      	b.n	8003ae2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2100      	movs	r1, #0
 800394a:	4618      	mov	r0, r3
 800394c:	f003 ff24 	bl	8007798 <USB_SetCurrentMode>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d005      	beq.n	8003962 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2202      	movs	r2, #2
 800395a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e0bf      	b.n	8003ae2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003962:	2300      	movs	r3, #0
 8003964:	73fb      	strb	r3, [r7, #15]
 8003966:	e04a      	b.n	80039fe <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003968:	7bfa      	ldrb	r2, [r7, #15]
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	4613      	mov	r3, r2
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	4413      	add	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	440b      	add	r3, r1
 8003976:	3315      	adds	r3, #21
 8003978:	2201      	movs	r2, #1
 800397a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800397c:	7bfa      	ldrb	r2, [r7, #15]
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4613      	mov	r3, r2
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	4413      	add	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	3314      	adds	r3, #20
 800398c:	7bfa      	ldrb	r2, [r7, #15]
 800398e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003990:	7bfa      	ldrb	r2, [r7, #15]
 8003992:	7bfb      	ldrb	r3, [r7, #15]
 8003994:	b298      	uxth	r0, r3
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	00db      	lsls	r3, r3, #3
 800399c:	4413      	add	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	440b      	add	r3, r1
 80039a2:	332e      	adds	r3, #46	@ 0x2e
 80039a4:	4602      	mov	r2, r0
 80039a6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80039a8:	7bfa      	ldrb	r2, [r7, #15]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	3318      	adds	r3, #24
 80039b8:	2200      	movs	r2, #0
 80039ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80039bc:	7bfa      	ldrb	r2, [r7, #15]
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	4613      	mov	r3, r2
 80039c2:	00db      	lsls	r3, r3, #3
 80039c4:	4413      	add	r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	331c      	adds	r3, #28
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039d0:	7bfa      	ldrb	r2, [r7, #15]
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4413      	add	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	3320      	adds	r3, #32
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039e4:	7bfa      	ldrb	r2, [r7, #15]
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	4613      	mov	r3, r2
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	4413      	add	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	3324      	adds	r3, #36	@ 0x24
 80039f4:	2200      	movs	r2, #0
 80039f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
 80039fa:	3301      	adds	r3, #1
 80039fc:	73fb      	strb	r3, [r7, #15]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	791b      	ldrb	r3, [r3, #4]
 8003a02:	7bfa      	ldrb	r2, [r7, #15]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d3af      	bcc.n	8003968 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a08:	2300      	movs	r3, #0
 8003a0a:	73fb      	strb	r3, [r7, #15]
 8003a0c:	e044      	b.n	8003a98 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a0e:	7bfa      	ldrb	r2, [r7, #15]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	4413      	add	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a24:	7bfa      	ldrb	r2, [r7, #15]
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003a36:	7bfa      	ldrb	r2, [r7, #15]
 8003a38:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a3a:	7bfa      	ldrb	r2, [r7, #15]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4413      	add	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a50:	7bfa      	ldrb	r2, [r7, #15]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4413      	add	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a66:	7bfa      	ldrb	r2, [r7, #15]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a7c:	7bfa      	ldrb	r2, [r7, #15]
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	3301      	adds	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	791b      	ldrb	r3, [r3, #4]
 8003a9c:	7bfa      	ldrb	r2, [r7, #15]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d3b5      	bcc.n	8003a0e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6818      	ldr	r0, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	7c1a      	ldrb	r2, [r3, #16]
 8003aaa:	f88d 2000 	strb.w	r2, [sp]
 8003aae:	3304      	adds	r3, #4
 8003ab0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ab2:	f003 febd 	bl	8007830 <USB_DevInit>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e00c      	b.n	8003ae2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f004 ff07 	bl	80088ee <USB_DevDisconnect>

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b084      	sub	sp, #16
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d101      	bne.n	8003b06 <HAL_PCD_Start+0x1c>
 8003b02:	2302      	movs	r3, #2
 8003b04:	e022      	b.n	8003b4c <HAL_PCD_Start+0x62>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d105      	bne.n	8003b2e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b26:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f003 fe0e 	bl	8007754 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f004 feb5 	bl	80088ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003b54:	b590      	push	{r4, r7, lr}
 8003b56:	b08d      	sub	sp, #52	@ 0x34
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f004 ff73 	bl	8008a56 <USB_GetMode>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f040 848c 	bne.w	8004490 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f004 fed7 	bl	8008930 <USB_ReadInterrupts>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 8482 	beq.w	800448e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	0a1b      	lsrs	r3, r3, #8
 8003b94:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f004 fec4 	bl	8008930 <USB_ReadInterrupts>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d107      	bne.n	8003bc2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695a      	ldr	r2, [r3, #20]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f002 0202 	and.w	r2, r2, #2
 8003bc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f004 feb2 	bl	8008930 <USB_ReadInterrupts>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	f003 0310 	and.w	r3, r3, #16
 8003bd2:	2b10      	cmp	r3, #16
 8003bd4:	d161      	bne.n	8003c9a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699a      	ldr	r2, [r3, #24]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0210 	bic.w	r2, r2, #16
 8003be4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	f003 020f 	and.w	r2, r3, #15
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	4413      	add	r3, r2
 8003c02:	3304      	adds	r3, #4
 8003c04:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	0c5b      	lsrs	r3, r3, #17
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d124      	bne.n	8003c5c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003c18:	4013      	ands	r3, r2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d035      	beq.n	8003c8a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	461a      	mov	r2, r3
 8003c30:	6a38      	ldr	r0, [r7, #32]
 8003c32:	f004 fce9 	bl	8008608 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	68da      	ldr	r2, [r3, #12]
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	091b      	lsrs	r3, r3, #4
 8003c3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c42:	441a      	add	r2, r3
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	695a      	ldr	r2, [r3, #20]
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	091b      	lsrs	r3, r3, #4
 8003c50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c54:	441a      	add	r2, r3
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	615a      	str	r2, [r3, #20]
 8003c5a:	e016      	b.n	8003c8a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	0c5b      	lsrs	r3, r3, #17
 8003c60:	f003 030f 	and.w	r3, r3, #15
 8003c64:	2b06      	cmp	r3, #6
 8003c66:	d110      	bne.n	8003c8a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c6e:	2208      	movs	r2, #8
 8003c70:	4619      	mov	r1, r3
 8003c72:	6a38      	ldr	r0, [r7, #32]
 8003c74:	f004 fcc8 	bl	8008608 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	695a      	ldr	r2, [r3, #20]
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	091b      	lsrs	r3, r3, #4
 8003c80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c84:	441a      	add	r2, r3
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	699a      	ldr	r2, [r3, #24]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f042 0210 	orr.w	r2, r2, #16
 8003c98:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f004 fe46 	bl	8008930 <USB_ReadInterrupts>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003caa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003cae:	f040 80a7 	bne.w	8003e00 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f004 fe4b 	bl	8008956 <USB_ReadDevAllOutEpInterrupt>
 8003cc0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003cc2:	e099      	b.n	8003df8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 808e 	beq.w	8003dec <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	4611      	mov	r1, r2
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f004 fe6f 	bl	80089be <USB_ReadDevOutEPInterrupt>
 8003ce0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00c      	beq.n	8003d06 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003cfe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 fea3 	bl	8004a4c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00c      	beq.n	8003d2a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d12:	015a      	lsls	r2, r3, #5
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	4413      	add	r3, r2
 8003d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	2308      	movs	r3, #8
 8003d20:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003d22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 ff79 	bl	8004c1c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d40:	461a      	mov	r2, r3
 8003d42:	2310      	movs	r3, #16
 8003d44:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d030      	beq.n	8003db2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003d50:	6a3b      	ldr	r3, [r7, #32]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d58:	2b80      	cmp	r3, #128	@ 0x80
 8003d5a:	d109      	bne.n	8003d70 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	69fa      	ldr	r2, [r7, #28]
 8003d66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d6e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4413      	add	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	4413      	add	r3, r2
 8003d82:	3304      	adds	r3, #4
 8003d84:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	78db      	ldrb	r3, [r3, #3]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d108      	bne.n	8003da0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	2200      	movs	r2, #0
 8003d92:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	4619      	mov	r1, r3
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f00a fa40 	bl	800e220 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da2:	015a      	lsls	r2, r3, #5
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dac:	461a      	mov	r2, r3
 8003dae:	2302      	movs	r3, #2
 8003db0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	f003 0320 	and.w	r3, r3, #32
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d008      	beq.n	8003dce <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbe:	015a      	lsls	r2, r3, #5
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dc8:	461a      	mov	r2, r3
 8003dca:	2320      	movs	r3, #32
 8003dcc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d009      	beq.n	8003dec <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dda:	015a      	lsls	r2, r3, #5
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	4413      	add	r3, r2
 8003de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003de4:	461a      	mov	r2, r3
 8003de6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003dea:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	3301      	adds	r3, #1
 8003df0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df4:	085b      	lsrs	r3, r3, #1
 8003df6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f47f af62 	bne.w	8003cc4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f004 fd93 	bl	8008930 <USB_ReadInterrupts>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e14:	f040 80db 	bne.w	8003fce <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f004 fdb4 	bl	800898a <USB_ReadDevAllInEpInterrupt>
 8003e22:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003e28:	e0cd      	b.n	8003fc6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80c2 	beq.w	8003fba <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f004 fdda 	bl	80089fa <USB_ReadDevInEPInterrupt>
 8003e46:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d057      	beq.n	8003f02 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e54:	f003 030f 	and.w	r3, r3, #15
 8003e58:	2201      	movs	r2, #1
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69f9      	ldr	r1, [r7, #28]
 8003e6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e72:	4013      	ands	r3, r2
 8003e74:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e82:	461a      	mov	r2, r3
 8003e84:	2301      	movs	r3, #1
 8003e86:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	799b      	ldrb	r3, [r3, #6]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d132      	bne.n	8003ef6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003e90:	6879      	ldr	r1, [r7, #4]
 8003e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e94:	4613      	mov	r3, r2
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	4413      	add	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	3320      	adds	r3, #32
 8003ea0:	6819      	ldr	r1, [r3, #0]
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	4413      	add	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4403      	add	r3, r0
 8003eb0:	331c      	adds	r3, #28
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4419      	add	r1, r3
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eba:	4613      	mov	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	4413      	add	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4403      	add	r3, r0
 8003ec4:	3320      	adds	r3, #32
 8003ec6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d113      	bne.n	8003ef6 <HAL_PCD_IRQHandler+0x3a2>
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	3324      	adds	r3, #36	@ 0x24
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d108      	bne.n	8003ef6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003eee:	461a      	mov	r2, r3
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	f004 fde1 	bl	8008ab8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	4619      	mov	r1, r3
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f00a f914 	bl	800e12a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d008      	beq.n	8003f1e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	015a      	lsls	r2, r3, #5
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	4413      	add	r3, r2
 8003f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f18:	461a      	mov	r2, r3
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d008      	beq.n	8003f3a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2a:	015a      	lsls	r2, r3, #5
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	4413      	add	r3, r2
 8003f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f34:	461a      	mov	r2, r3
 8003f36:	2310      	movs	r3, #16
 8003f38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	015a      	lsls	r2, r3, #5
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f50:	461a      	mov	r2, r3
 8003f52:	2340      	movs	r3, #64	@ 0x40
 8003f54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d023      	beq.n	8003fa8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003f60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f62:	6a38      	ldr	r0, [r7, #32]
 8003f64:	f003 fdc8 	bl	8007af8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	00db      	lsls	r3, r3, #3
 8003f6e:	4413      	add	r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	3310      	adds	r3, #16
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	4413      	add	r3, r2
 8003f78:	3304      	adds	r3, #4
 8003f7a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	78db      	ldrb	r3, [r3, #3]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d108      	bne.n	8003f96 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	2200      	movs	r2, #0
 8003f88:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	4619      	mov	r1, r3
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f00a f957 	bl	800e244 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	015a      	lsls	r2, r3, #5
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003fb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 fcbd 	bl	8004934 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc2:	085b      	lsrs	r3, r3, #1
 8003fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f47f af2e 	bne.w	8003e2a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f004 fcac 	bl	8008930 <USB_ReadInterrupts>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003fe2:	d122      	bne.n	800402a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	69fa      	ldr	r2, [r7, #28]
 8003fee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ff2:	f023 0301 	bic.w	r3, r3, #1
 8003ff6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d108      	bne.n	8004014 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800400a:	2100      	movs	r1, #0
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 fea3 	bl	8004d58 <HAL_PCDEx_LPM_Callback>
 8004012:	e002      	b.n	800401a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f00a f8f5 	bl	800e204 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	695a      	ldr	r2, [r3, #20]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004028:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f004 fc7e 	bl	8008930 <USB_ReadInterrupts>
 8004034:	4603      	mov	r3, r0
 8004036:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800403a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800403e:	d112      	bne.n	8004066 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b01      	cmp	r3, #1
 800404e:	d102      	bne.n	8004056 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f00a f8b1 	bl	800e1b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	695a      	ldr	r2, [r3, #20]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004064:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f004 fc60 	bl	8008930 <USB_ReadInterrupts>
 8004070:	4603      	mov	r3, r0
 8004072:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800407a:	f040 80b7 	bne.w	80041ec <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	69fa      	ldr	r2, [r7, #28]
 8004088:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800408c:	f023 0301 	bic.w	r3, r3, #1
 8004090:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2110      	movs	r1, #16
 8004098:	4618      	mov	r0, r3
 800409a:	f003 fd2d 	bl	8007af8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800409e:	2300      	movs	r3, #0
 80040a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a2:	e046      	b.n	8004132 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80040a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a6:	015a      	lsls	r2, r3, #5
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	4413      	add	r3, r2
 80040ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040b0:	461a      	mov	r2, r3
 80040b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040b6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80040b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040c8:	0151      	lsls	r1, r2, #5
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	440a      	add	r2, r1
 80040ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80040d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040d6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80040d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040da:	015a      	lsls	r2, r3, #5
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	4413      	add	r3, r2
 80040e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e4:	461a      	mov	r2, r3
 80040e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040ea:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80040ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ee:	015a      	lsls	r2, r3, #5
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	4413      	add	r3, r2
 80040f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040fc:	0151      	lsls	r1, r2, #5
 80040fe:	69fa      	ldr	r2, [r7, #28]
 8004100:	440a      	add	r2, r1
 8004102:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004106:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800410a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800410c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800410e:	015a      	lsls	r2, r3, #5
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	4413      	add	r3, r2
 8004114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800411c:	0151      	lsls	r1, r2, #5
 800411e:	69fa      	ldr	r2, [r7, #28]
 8004120:	440a      	add	r2, r1
 8004122:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004126:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800412a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800412c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800412e:	3301      	adds	r3, #1
 8004130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	791b      	ldrb	r3, [r3, #4]
 8004136:	461a      	mov	r2, r3
 8004138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413a:	4293      	cmp	r3, r2
 800413c:	d3b2      	bcc.n	80040a4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	69fa      	ldr	r2, [r7, #28]
 8004148:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800414c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004150:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	7bdb      	ldrb	r3, [r3, #15]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d016      	beq.n	8004188 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004160:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004164:	69fa      	ldr	r2, [r7, #28]
 8004166:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800416a:	f043 030b 	orr.w	r3, r3, #11
 800416e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004180:	f043 030b 	orr.w	r3, r3, #11
 8004184:	6453      	str	r3, [r2, #68]	@ 0x44
 8004186:	e015      	b.n	80041b4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	69fa      	ldr	r2, [r7, #28]
 8004192:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004196:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800419a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800419e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	69fa      	ldr	r2, [r7, #28]
 80041aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041ae:	f043 030b 	orr.w	r3, r3, #11
 80041b2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	69fa      	ldr	r2, [r7, #28]
 80041be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041c2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80041c6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80041d6:	461a      	mov	r2, r3
 80041d8:	f004 fc6e 	bl	8008ab8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695a      	ldr	r2, [r3, #20]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80041ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f004 fb9d 	bl	8008930 <USB_ReadInterrupts>
 80041f6:	4603      	mov	r3, r0
 80041f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004200:	d123      	bne.n	800424a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f004 fc33 	bl	8008a72 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4618      	mov	r0, r3
 8004212:	f003 fcea 	bl	8007bea <USB_GetDevSpeed>
 8004216:	4603      	mov	r3, r0
 8004218:	461a      	mov	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681c      	ldr	r4, [r3, #0]
 8004222:	f001 fa09 	bl	8005638 <HAL_RCC_GetHCLKFreq>
 8004226:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800422c:	461a      	mov	r2, r3
 800422e:	4620      	mov	r0, r4
 8004230:	f003 f9ee 	bl	8007610 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f009 ffa0 	bl	800e17a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695a      	ldr	r2, [r3, #20]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004248:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f004 fb6e 	bl	8008930 <USB_ReadInterrupts>
 8004254:	4603      	mov	r3, r0
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b08      	cmp	r3, #8
 800425c:	d10a      	bne.n	8004274 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f009 ff7d 	bl	800e15e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	695a      	ldr	r2, [r3, #20]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f002 0208 	and.w	r2, r2, #8
 8004272:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4618      	mov	r0, r3
 800427a:	f004 fb59 	bl	8008930 <USB_ReadInterrupts>
 800427e:	4603      	mov	r3, r0
 8004280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004284:	2b80      	cmp	r3, #128	@ 0x80
 8004286:	d123      	bne.n	80042d0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004294:	2301      	movs	r3, #1
 8004296:	627b      	str	r3, [r7, #36]	@ 0x24
 8004298:	e014      	b.n	80042c4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800429a:	6879      	ldr	r1, [r7, #4]
 800429c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800429e:	4613      	mov	r3, r2
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	4413      	add	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	440b      	add	r3, r1
 80042a8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d105      	bne.n	80042be <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80042b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	4619      	mov	r1, r3
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 fb0a 	bl	80048d2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	3301      	adds	r3, #1
 80042c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	791b      	ldrb	r3, [r3, #4]
 80042c8:	461a      	mov	r2, r3
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d3e4      	bcc.n	800429a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f004 fb2b 	bl	8008930 <USB_ReadInterrupts>
 80042da:	4603      	mov	r3, r0
 80042dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042e4:	d13c      	bne.n	8004360 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042e6:	2301      	movs	r3, #1
 80042e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80042ea:	e02b      	b.n	8004344 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80042ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ee:	015a      	lsls	r2, r3, #5
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	4413      	add	r3, r2
 80042f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004300:	4613      	mov	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	3318      	adds	r3, #24
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d115      	bne.n	800433e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004312:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004314:	2b00      	cmp	r3, #0
 8004316:	da12      	bge.n	800433e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004318:	6879      	ldr	r1, [r7, #4]
 800431a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431c:	4613      	mov	r3, r2
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	4413      	add	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	3317      	adds	r3, #23
 8004328:	2201      	movs	r2, #1
 800432a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800432c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432e:	b2db      	uxtb	r3, r3
 8004330:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004334:	b2db      	uxtb	r3, r3
 8004336:	4619      	mov	r1, r3
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 faca 	bl	80048d2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004340:	3301      	adds	r3, #1
 8004342:	627b      	str	r3, [r7, #36]	@ 0x24
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	791b      	ldrb	r3, [r3, #4]
 8004348:	461a      	mov	r2, r3
 800434a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434c:	4293      	cmp	r3, r2
 800434e:	d3cd      	bcc.n	80042ec <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	695a      	ldr	r2, [r3, #20]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800435e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4618      	mov	r0, r3
 8004366:	f004 fae3 	bl	8008930 <USB_ReadInterrupts>
 800436a:	4603      	mov	r3, r0
 800436c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004370:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004374:	d156      	bne.n	8004424 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004376:	2301      	movs	r3, #1
 8004378:	627b      	str	r3, [r7, #36]	@ 0x24
 800437a:	e045      	b.n	8004408 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	015a      	lsls	r2, r3, #5
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	4413      	add	r3, r2
 8004384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004390:	4613      	mov	r3, r2
 8004392:	00db      	lsls	r3, r3, #3
 8004394:	4413      	add	r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	440b      	add	r3, r1
 800439a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d12e      	bne.n	8004402 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043a4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	da2b      	bge.n	8004402 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80043b6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d121      	bne.n	8004402 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80043be:	6879      	ldr	r1, [r7, #4]
 80043c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c2:	4613      	mov	r3, r2
 80043c4:	00db      	lsls	r3, r3, #3
 80043c6:	4413      	add	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	440b      	add	r3, r1
 80043cc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80043d0:	2201      	movs	r2, #1
 80043d2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80043e0:	6a3b      	ldr	r3, [r7, #32]
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10a      	bne.n	8004402 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	69fa      	ldr	r2, [r7, #28]
 80043f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043fe:	6053      	str	r3, [r2, #4]
            break;
 8004400:	e008      	b.n	8004414 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004404:	3301      	adds	r3, #1
 8004406:	627b      	str	r3, [r7, #36]	@ 0x24
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	791b      	ldrb	r3, [r3, #4]
 800440c:	461a      	mov	r2, r3
 800440e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004410:	4293      	cmp	r3, r2
 8004412:	d3b3      	bcc.n	800437c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	695a      	ldr	r2, [r3, #20]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004422:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4618      	mov	r0, r3
 800442a:	f004 fa81 	bl	8008930 <USB_ReadInterrupts>
 800442e:	4603      	mov	r3, r0
 8004430:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004438:	d10a      	bne.n	8004450 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f009 ff14 	bl	800e268 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695a      	ldr	r2, [r3, #20]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800444e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f004 fa6b 	bl	8008930 <USB_ReadInterrupts>
 800445a:	4603      	mov	r3, r0
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b04      	cmp	r3, #4
 8004462:	d115      	bne.n	8004490 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b00      	cmp	r3, #0
 8004474:	d002      	beq.n	800447c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f009 ff04 	bl	800e284 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6859      	ldr	r1, [r3, #4]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	430a      	orrs	r2, r1
 800448a:	605a      	str	r2, [r3, #4]
 800448c:	e000      	b.n	8004490 <HAL_PCD_IRQHandler+0x93c>
      return;
 800448e:	bf00      	nop
    }
  }
}
 8004490:	3734      	adds	r7, #52	@ 0x34
 8004492:	46bd      	mov	sp, r7
 8004494:	bd90      	pop	{r4, r7, pc}

08004496 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b082      	sub	sp, #8
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
 800449e:	460b      	mov	r3, r1
 80044a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_PCD_SetAddress+0x1a>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e012      	b.n	80044d6 <HAL_PCD_SetAddress+0x40>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	78fa      	ldrb	r2, [r7, #3]
 80044c4:	4611      	mov	r1, r2
 80044c6:	4618      	mov	r0, r3
 80044c8:	f004 f9ca 	bl	8008860 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b084      	sub	sp, #16
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
 80044e6:	4608      	mov	r0, r1
 80044e8:	4611      	mov	r1, r2
 80044ea:	461a      	mov	r2, r3
 80044ec:	4603      	mov	r3, r0
 80044ee:	70fb      	strb	r3, [r7, #3]
 80044f0:	460b      	mov	r3, r1
 80044f2:	803b      	strh	r3, [r7, #0]
 80044f4:	4613      	mov	r3, r2
 80044f6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80044f8:	2300      	movs	r3, #0
 80044fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80044fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004500:	2b00      	cmp	r3, #0
 8004502:	da0f      	bge.n	8004524 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	f003 020f 	and.w	r2, r3, #15
 800450a:	4613      	mov	r3, r2
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	4413      	add	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	3310      	adds	r3, #16
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	4413      	add	r3, r2
 8004518:	3304      	adds	r3, #4
 800451a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2201      	movs	r2, #1
 8004520:	705a      	strb	r2, [r3, #1]
 8004522:	e00f      	b.n	8004544 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004524:	78fb      	ldrb	r3, [r7, #3]
 8004526:	f003 020f 	and.w	r2, r3, #15
 800452a:	4613      	mov	r3, r2
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	4413      	add	r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	3304      	adds	r3, #4
 800453c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	b2da      	uxtb	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004550:	883b      	ldrh	r3, [r7, #0]
 8004552:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	78ba      	ldrb	r2, [r7, #2]
 800455e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	785b      	ldrb	r3, [r3, #1]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d004      	beq.n	8004572 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	461a      	mov	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004572:	78bb      	ldrb	r3, [r7, #2]
 8004574:	2b02      	cmp	r3, #2
 8004576:	d102      	bne.n	800457e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_PCD_EP_Open+0xae>
 8004588:	2302      	movs	r3, #2
 800458a:	e00e      	b.n	80045aa <HAL_PCD_EP_Open+0xcc>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68f9      	ldr	r1, [r7, #12]
 800459a:	4618      	mov	r0, r3
 800459c:	f003 fb4a 	bl	8007c34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80045a8:	7afb      	ldrb	r3, [r7, #11]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b084      	sub	sp, #16
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
 80045ba:	460b      	mov	r3, r1
 80045bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	da0f      	bge.n	80045e6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045c6:	78fb      	ldrb	r3, [r7, #3]
 80045c8:	f003 020f 	and.w	r2, r3, #15
 80045cc:	4613      	mov	r3, r2
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	4413      	add	r3, r2
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	3310      	adds	r3, #16
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	4413      	add	r3, r2
 80045da:	3304      	adds	r3, #4
 80045dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2201      	movs	r2, #1
 80045e2:	705a      	strb	r2, [r3, #1]
 80045e4:	e00f      	b.n	8004606 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045e6:	78fb      	ldrb	r3, [r7, #3]
 80045e8:	f003 020f 	and.w	r2, r3, #15
 80045ec:	4613      	mov	r3, r2
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4413      	add	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	4413      	add	r3, r2
 80045fc:	3304      	adds	r3, #4
 80045fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004606:	78fb      	ldrb	r3, [r7, #3]
 8004608:	f003 030f 	and.w	r3, r3, #15
 800460c:	b2da      	uxtb	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_PCD_EP_Close+0x6e>
 800461c:	2302      	movs	r3, #2
 800461e:	e00e      	b.n	800463e <HAL_PCD_EP_Close+0x8c>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68f9      	ldr	r1, [r7, #12]
 800462e:	4618      	mov	r0, r3
 8004630:	f003 fb88 	bl	8007d44 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b086      	sub	sp, #24
 800464a:	af00      	add	r7, sp, #0
 800464c:	60f8      	str	r0, [r7, #12]
 800464e:	607a      	str	r2, [r7, #4]
 8004650:	603b      	str	r3, [r7, #0]
 8004652:	460b      	mov	r3, r1
 8004654:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004656:	7afb      	ldrb	r3, [r7, #11]
 8004658:	f003 020f 	and.w	r2, r3, #15
 800465c:	4613      	mov	r3, r2
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	4413      	add	r3, r2
 800466c:	3304      	adds	r3, #4
 800466e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	2200      	movs	r2, #0
 8004680:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2200      	movs	r2, #0
 8004686:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004688:	7afb      	ldrb	r3, [r7, #11]
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	b2da      	uxtb	r2, r3
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	799b      	ldrb	r3, [r3, #6]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d102      	bne.n	80046a2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	799b      	ldrb	r3, [r3, #6]
 80046aa:	461a      	mov	r2, r3
 80046ac:	6979      	ldr	r1, [r7, #20]
 80046ae:	f003 fc25 	bl	8007efc <USB_EPStartXfer>

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	460b      	mov	r3, r1
 80046c6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80046c8:	78fb      	ldrb	r3, [r7, #3]
 80046ca:	f003 020f 	and.w	r2, r3, #15
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	4613      	mov	r3, r2
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80046de:	681b      	ldr	r3, [r3, #0]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	607a      	str	r2, [r7, #4]
 80046f6:	603b      	str	r3, [r7, #0]
 80046f8:	460b      	mov	r3, r1
 80046fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046fc:	7afb      	ldrb	r3, [r7, #11]
 80046fe:	f003 020f 	and.w	r2, r3, #15
 8004702:	4613      	mov	r3, r2
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	4413      	add	r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	3310      	adds	r3, #16
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4413      	add	r3, r2
 8004710:	3304      	adds	r3, #4
 8004712:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	2200      	movs	r2, #0
 8004724:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	2201      	movs	r2, #1
 800472a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800472c:	7afb      	ldrb	r3, [r7, #11]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	b2da      	uxtb	r2, r3
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	799b      	ldrb	r3, [r3, #6]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d102      	bne.n	8004746 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6818      	ldr	r0, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	799b      	ldrb	r3, [r3, #6]
 800474e:	461a      	mov	r2, r3
 8004750:	6979      	ldr	r1, [r7, #20]
 8004752:	f003 fbd3 	bl	8007efc <USB_EPStartXfer>

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800476c:	78fb      	ldrb	r3, [r7, #3]
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	7912      	ldrb	r2, [r2, #4]
 8004776:	4293      	cmp	r3, r2
 8004778:	d901      	bls.n	800477e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e04f      	b.n	800481e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800477e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004782:	2b00      	cmp	r3, #0
 8004784:	da0f      	bge.n	80047a6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004786:	78fb      	ldrb	r3, [r7, #3]
 8004788:	f003 020f 	and.w	r2, r3, #15
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	3310      	adds	r3, #16
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	4413      	add	r3, r2
 800479a:	3304      	adds	r3, #4
 800479c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2201      	movs	r2, #1
 80047a2:	705a      	strb	r2, [r3, #1]
 80047a4:	e00d      	b.n	80047c2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	4613      	mov	r3, r2
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	4413      	add	r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	4413      	add	r3, r2
 80047b8:	3304      	adds	r3, #4
 80047ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2201      	movs	r2, #1
 80047c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047c8:	78fb      	ldrb	r3, [r7, #3]
 80047ca:	f003 030f 	and.w	r3, r3, #15
 80047ce:	b2da      	uxtb	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d101      	bne.n	80047e2 <HAL_PCD_EP_SetStall+0x82>
 80047de:	2302      	movs	r3, #2
 80047e0:	e01d      	b.n	800481e <HAL_PCD_EP_SetStall+0xbe>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68f9      	ldr	r1, [r7, #12]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f003 ff61 	bl	80086b8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80047f6:	78fb      	ldrb	r3, [r7, #3]
 80047f8:	f003 030f 	and.w	r3, r3, #15
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d109      	bne.n	8004814 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6818      	ldr	r0, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	7999      	ldrb	r1, [r3, #6]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800480e:	461a      	mov	r2, r3
 8004810:	f004 f952 	bl	8008ab8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b084      	sub	sp, #16
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
 800482e:	460b      	mov	r3, r1
 8004830:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004832:	78fb      	ldrb	r3, [r7, #3]
 8004834:	f003 030f 	and.w	r3, r3, #15
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	7912      	ldrb	r2, [r2, #4]
 800483c:	4293      	cmp	r3, r2
 800483e:	d901      	bls.n	8004844 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e042      	b.n	80048ca <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004844:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004848:	2b00      	cmp	r3, #0
 800484a:	da0f      	bge.n	800486c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800484c:	78fb      	ldrb	r3, [r7, #3]
 800484e:	f003 020f 	and.w	r2, r3, #15
 8004852:	4613      	mov	r3, r2
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	4413      	add	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	3310      	adds	r3, #16
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	4413      	add	r3, r2
 8004860:	3304      	adds	r3, #4
 8004862:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	705a      	strb	r2, [r3, #1]
 800486a:	e00f      	b.n	800488c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	f003 020f 	and.w	r2, r3, #15
 8004872:	4613      	mov	r3, r2
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	4413      	add	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	4413      	add	r3, r2
 8004882:	3304      	adds	r3, #4
 8004884:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004892:	78fb      	ldrb	r3, [r7, #3]
 8004894:	f003 030f 	and.w	r3, r3, #15
 8004898:	b2da      	uxtb	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_PCD_EP_ClrStall+0x86>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e00e      	b.n	80048ca <HAL_PCD_EP_ClrStall+0xa4>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68f9      	ldr	r1, [r7, #12]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f003 ff6a 	bl	8008794 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b084      	sub	sp, #16
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	460b      	mov	r3, r1
 80048dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80048de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	da0c      	bge.n	8004900 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e6:	78fb      	ldrb	r3, [r7, #3]
 80048e8:	f003 020f 	and.w	r2, r3, #15
 80048ec:	4613      	mov	r3, r2
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	3310      	adds	r3, #16
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	3304      	adds	r3, #4
 80048fc:	60fb      	str	r3, [r7, #12]
 80048fe:	e00c      	b.n	800491a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004900:	78fb      	ldrb	r3, [r7, #3]
 8004902:	f003 020f 	and.w	r2, r3, #15
 8004906:	4613      	mov	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	4413      	add	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	4413      	add	r3, r2
 8004916:	3304      	adds	r3, #4
 8004918:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68f9      	ldr	r1, [r7, #12]
 8004920:	4618      	mov	r0, r3
 8004922:	f003 fd89 	bl	8008438 <USB_EPStopXfer>
 8004926:	4603      	mov	r3, r0
 8004928:	72fb      	strb	r3, [r7, #11]

  return ret;
 800492a:	7afb      	ldrb	r3, [r7, #11]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08a      	sub	sp, #40	@ 0x28
 8004938:	af02      	add	r7, sp, #8
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	4613      	mov	r3, r2
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	4413      	add	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	3310      	adds	r3, #16
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	4413      	add	r3, r2
 8004958:	3304      	adds	r3, #4
 800495a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	695a      	ldr	r2, [r3, #20]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	429a      	cmp	r2, r3
 8004966:	d901      	bls.n	800496c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e06b      	b.n	8004a44 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	695b      	ldr	r3, [r3, #20]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	69fa      	ldr	r2, [r7, #28]
 800497e:	429a      	cmp	r2, r3
 8004980:	d902      	bls.n	8004988 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	3303      	adds	r3, #3
 800498c:	089b      	lsrs	r3, r3, #2
 800498e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004990:	e02a      	b.n	80049e8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	691a      	ldr	r2, [r3, #16]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	69fa      	ldr	r2, [r7, #28]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d902      	bls.n	80049ae <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	3303      	adds	r3, #3
 80049b2:	089b      	lsrs	r3, r3, #2
 80049b4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	68d9      	ldr	r1, [r3, #12]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80049c6:	9300      	str	r3, [sp, #0]
 80049c8:	4603      	mov	r3, r0
 80049ca:	6978      	ldr	r0, [r7, #20]
 80049cc:	f003 fdde 	bl	800858c <USB_WritePacket>

    ep->xfer_buff  += len;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	441a      	add	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	695a      	ldr	r2, [r3, #20]
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	441a      	add	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d809      	bhi.n	8004a12 <PCD_WriteEmptyTxFifo+0xde>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	695a      	ldr	r2, [r3, #20]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d203      	bcs.n	8004a12 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1bf      	bne.n	8004992 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	691a      	ldr	r2, [r3, #16]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d811      	bhi.n	8004a42 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	2201      	movs	r2, #1
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	6939      	ldr	r1, [r7, #16]
 8004a3a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a3e:	4013      	ands	r3, r2
 8004a40:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3720      	adds	r7, #32
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b088      	sub	sp, #32
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	333c      	adds	r3, #60	@ 0x3c
 8004a64:	3304      	adds	r3, #4
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	015a      	lsls	r2, r3, #5
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	799b      	ldrb	r3, [r3, #6]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d17b      	bne.n	8004b7a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d015      	beq.n	8004ab8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	4a61      	ldr	r2, [pc, #388]	@ (8004c14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	f240 80b9 	bls.w	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 80b3 	beq.w	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	015a      	lsls	r2, r3, #5
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ab4:	6093      	str	r3, [r2, #8]
 8004ab6:	e0a7      	b.n	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f003 0320 	and.w	r3, r3, #32
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d009      	beq.n	8004ad6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2320      	movs	r3, #32
 8004ad2:	6093      	str	r3, [r2, #8]
 8004ad4:	e098      	b.n	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f040 8093 	bne.w	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8004c14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d90f      	bls.n	8004b0a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00a      	beq.n	8004b0a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b00:	461a      	mov	r2, r3
 8004b02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b06:	6093      	str	r3, [r2, #8]
 8004b08:	e07e      	b.n	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	3304      	adds	r3, #4
 8004b1e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6a1a      	ldr	r2, [r3, #32]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	0159      	lsls	r1, r3, #5
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	440b      	add	r3, r1
 8004b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b36:	1ad2      	subs	r2, r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d114      	bne.n	8004b6c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d109      	bne.n	8004b5e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b54:	461a      	mov	r2, r3
 8004b56:	2101      	movs	r1, #1
 8004b58:	f003 ffae 	bl	8008ab8 <USB_EP0_OutStart>
 8004b5c:	e006      	b.n	8004b6c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	68da      	ldr	r2, [r3, #12]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	441a      	add	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	4619      	mov	r1, r3
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f009 fabe 	bl	800e0f4 <HAL_PCD_DataOutStageCallback>
 8004b78:	e046      	b.n	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	4a26      	ldr	r2, [pc, #152]	@ (8004c18 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d124      	bne.n	8004bcc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00a      	beq.n	8004ba2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	015a      	lsls	r2, r3, #5
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b98:	461a      	mov	r2, r3
 8004b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9e:	6093      	str	r3, [r2, #8]
 8004ba0:	e032      	b.n	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	015a      	lsls	r2, r3, #5
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb8:	461a      	mov	r2, r3
 8004bba:	2320      	movs	r3, #32
 8004bbc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f009 fa95 	bl	800e0f4 <HAL_PCD_DataOutStageCallback>
 8004bca:	e01d      	b.n	8004c08 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d114      	bne.n	8004bfc <PCD_EP_OutXfrComplete_int+0x1b0>
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	4413      	add	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	440b      	add	r3, r1
 8004be0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d108      	bne.n	8004bfc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6818      	ldr	r0, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	f003 ff5e 	bl	8008ab8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	4619      	mov	r1, r3
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f009 fa76 	bl	800e0f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3720      	adds	r7, #32
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	4f54300a 	.word	0x4f54300a
 8004c18:	4f54310a 	.word	0x4f54310a

08004c1c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	333c      	adds	r3, #60	@ 0x3c
 8004c34:	3304      	adds	r3, #4
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	4a15      	ldr	r2, [pc, #84]	@ (8004ca4 <PCD_EP_OutSetupPacket_int+0x88>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d90e      	bls.n	8004c70 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d009      	beq.n	8004c70 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c68:	461a      	mov	r2, r3
 8004c6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c6e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f009 fa2d 	bl	800e0d0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca4 <PCD_EP_OutSetupPacket_int+0x88>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d90c      	bls.n	8004c98 <PCD_EP_OutSetupPacket_int+0x7c>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	799b      	ldrb	r3, [r3, #6]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d108      	bne.n	8004c98 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6818      	ldr	r0, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c90:	461a      	mov	r2, r3
 8004c92:	2101      	movs	r1, #1
 8004c94:	f003 ff10 	bl	8008ab8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3718      	adds	r7, #24
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	4f54300a 	.word	0x4f54300a

08004ca8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	70fb      	strb	r3, [r7, #3]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cbe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004cc0:	78fb      	ldrb	r3, [r7, #3]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d107      	bne.n	8004cd6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004cc6:	883b      	ldrh	r3, [r7, #0]
 8004cc8:	0419      	lsls	r1, r3, #16
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cd4:	e028      	b.n	8004d28 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cdc:	0c1b      	lsrs	r3, r3, #16
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	73fb      	strb	r3, [r7, #15]
 8004ce8:	e00d      	b.n	8004d06 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	3340      	adds	r3, #64	@ 0x40
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	0c1b      	lsrs	r3, r3, #16
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004d00:	7bfb      	ldrb	r3, [r7, #15]
 8004d02:	3301      	adds	r3, #1
 8004d04:	73fb      	strb	r3, [r7, #15]
 8004d06:	7bfa      	ldrb	r2, [r7, #15]
 8004d08:	78fb      	ldrb	r3, [r7, #3]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d3ec      	bcc.n	8004cea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004d10:	883b      	ldrh	r3, [r7, #0]
 8004d12:	0418      	lsls	r0, r3, #16
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6819      	ldr	r1, [r3, #0]
 8004d18:	78fb      	ldrb	r3, [r7, #3]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	4302      	orrs	r2, r0
 8004d20:	3340      	adds	r3, #64	@ 0x40
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	440b      	add	r3, r1
 8004d26:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b083      	sub	sp, #12
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	460b      	mov	r3, r1
 8004d40:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	887a      	ldrh	r2, [r7, #2]
 8004d48:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	460b      	mov	r3, r1
 8004d62:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e267      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d075      	beq.n	8004e7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d8e:	4b88      	ldr	r3, [pc, #544]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	d00c      	beq.n	8004db4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d9a:	4b85      	ldr	r3, [pc, #532]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	d112      	bne.n	8004dcc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004da6:	4b82      	ldr	r3, [pc, #520]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004db2:	d10b      	bne.n	8004dcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004db4:	4b7e      	ldr	r3, [pc, #504]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d05b      	beq.n	8004e78 <HAL_RCC_OscConfig+0x108>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d157      	bne.n	8004e78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e242      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd4:	d106      	bne.n	8004de4 <HAL_RCC_OscConfig+0x74>
 8004dd6:	4b76      	ldr	r3, [pc, #472]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a75      	ldr	r2, [pc, #468]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	e01d      	b.n	8004e20 <HAL_RCC_OscConfig+0xb0>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dec:	d10c      	bne.n	8004e08 <HAL_RCC_OscConfig+0x98>
 8004dee:	4b70      	ldr	r3, [pc, #448]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a6f      	ldr	r2, [pc, #444]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	4b6d      	ldr	r3, [pc, #436]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a6c      	ldr	r2, [pc, #432]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	e00b      	b.n	8004e20 <HAL_RCC_OscConfig+0xb0>
 8004e08:	4b69      	ldr	r3, [pc, #420]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a68      	ldr	r2, [pc, #416]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	4b66      	ldr	r3, [pc, #408]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a65      	ldr	r2, [pc, #404]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d013      	beq.n	8004e50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e28:	f7fc fdaa 	bl	8001980 <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e30:	f7fc fda6 	bl	8001980 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	@ 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e207      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e42:	4b5b      	ldr	r3, [pc, #364]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0xc0>
 8004e4e:	e014      	b.n	8004e7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e50:	f7fc fd96 	bl	8001980 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e58:	f7fc fd92 	bl	8001980 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b64      	cmp	r3, #100	@ 0x64
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e1f3      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6a:	4b51      	ldr	r3, [pc, #324]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f0      	bne.n	8004e58 <HAL_RCC_OscConfig+0xe8>
 8004e76:	e000      	b.n	8004e7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d063      	beq.n	8004f4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e86:	4b4a      	ldr	r3, [pc, #296]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 030c 	and.w	r3, r3, #12
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e92:	4b47      	ldr	r3, [pc, #284]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d11c      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e9e:	4b44      	ldr	r3, [pc, #272]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d116      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eaa:	4b41      	ldr	r3, [pc, #260]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x152>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d001      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e1c7      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4937      	ldr	r1, [pc, #220]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed6:	e03a      	b.n	8004f4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d020      	beq.n	8004f22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ee0:	4b34      	ldr	r3, [pc, #208]	@ (8004fb4 <HAL_RCC_OscConfig+0x244>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee6:	f7fc fd4b 	bl	8001980 <HAL_GetTick>
 8004eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eee:	f7fc fd47 	bl	8001980 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e1a8      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f00:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f0c:	4b28      	ldr	r3, [pc, #160]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4925      	ldr	r1, [pc, #148]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	600b      	str	r3, [r1, #0]
 8004f20:	e015      	b.n	8004f4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f22:	4b24      	ldr	r3, [pc, #144]	@ (8004fb4 <HAL_RCC_OscConfig+0x244>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f28:	f7fc fd2a 	bl	8001980 <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f30:	f7fc fd26 	bl	8001980 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e187      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f42:	4b1b      	ldr	r3, [pc, #108]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f0      	bne.n	8004f30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d036      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d016      	beq.n	8004f90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f62:	4b15      	ldr	r3, [pc, #84]	@ (8004fb8 <HAL_RCC_OscConfig+0x248>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f68:	f7fc fd0a 	bl	8001980 <HAL_GetTick>
 8004f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f6e:	e008      	b.n	8004f82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f70:	f7fc fd06 	bl	8001980 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e167      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f82:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <HAL_RCC_OscConfig+0x240>)
 8004f84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0f0      	beq.n	8004f70 <HAL_RCC_OscConfig+0x200>
 8004f8e:	e01b      	b.n	8004fc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f90:	4b09      	ldr	r3, [pc, #36]	@ (8004fb8 <HAL_RCC_OscConfig+0x248>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f96:	f7fc fcf3 	bl	8001980 <HAL_GetTick>
 8004f9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f9c:	e00e      	b.n	8004fbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f9e:	f7fc fcef 	bl	8001980 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d907      	bls.n	8004fbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e150      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	42470000 	.word	0x42470000
 8004fb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fbc:	4b88      	ldr	r3, [pc, #544]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8004fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1ea      	bne.n	8004f9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0304 	and.w	r3, r3, #4
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f000 8097 	beq.w	8005104 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fda:	4b81      	ldr	r3, [pc, #516]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10f      	bne.n	8005006 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60bb      	str	r3, [r7, #8]
 8004fea:	4b7d      	ldr	r3, [pc, #500]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	4a7c      	ldr	r2, [pc, #496]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8004ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ff6:	4b7a      	ldr	r3, [pc, #488]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ffe:	60bb      	str	r3, [r7, #8]
 8005000:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005002:	2301      	movs	r3, #1
 8005004:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005006:	4b77      	ldr	r3, [pc, #476]	@ (80051e4 <HAL_RCC_OscConfig+0x474>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800500e:	2b00      	cmp	r3, #0
 8005010:	d118      	bne.n	8005044 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005012:	4b74      	ldr	r3, [pc, #464]	@ (80051e4 <HAL_RCC_OscConfig+0x474>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a73      	ldr	r2, [pc, #460]	@ (80051e4 <HAL_RCC_OscConfig+0x474>)
 8005018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800501c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800501e:	f7fc fcaf 	bl	8001980 <HAL_GetTick>
 8005022:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005024:	e008      	b.n	8005038 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005026:	f7fc fcab 	bl	8001980 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e10c      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005038:	4b6a      	ldr	r3, [pc, #424]	@ (80051e4 <HAL_RCC_OscConfig+0x474>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005040:	2b00      	cmp	r3, #0
 8005042:	d0f0      	beq.n	8005026 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d106      	bne.n	800505a <HAL_RCC_OscConfig+0x2ea>
 800504c:	4b64      	ldr	r3, [pc, #400]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 800504e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005050:	4a63      	ldr	r2, [pc, #396]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	6713      	str	r3, [r2, #112]	@ 0x70
 8005058:	e01c      	b.n	8005094 <HAL_RCC_OscConfig+0x324>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	2b05      	cmp	r3, #5
 8005060:	d10c      	bne.n	800507c <HAL_RCC_OscConfig+0x30c>
 8005062:	4b5f      	ldr	r3, [pc, #380]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005066:	4a5e      	ldr	r2, [pc, #376]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005068:	f043 0304 	orr.w	r3, r3, #4
 800506c:	6713      	str	r3, [r2, #112]	@ 0x70
 800506e:	4b5c      	ldr	r3, [pc, #368]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005072:	4a5b      	ldr	r2, [pc, #364]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005074:	f043 0301 	orr.w	r3, r3, #1
 8005078:	6713      	str	r3, [r2, #112]	@ 0x70
 800507a:	e00b      	b.n	8005094 <HAL_RCC_OscConfig+0x324>
 800507c:	4b58      	ldr	r3, [pc, #352]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 800507e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005080:	4a57      	ldr	r2, [pc, #348]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005082:	f023 0301 	bic.w	r3, r3, #1
 8005086:	6713      	str	r3, [r2, #112]	@ 0x70
 8005088:	4b55      	ldr	r3, [pc, #340]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508c:	4a54      	ldr	r2, [pc, #336]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 800508e:	f023 0304 	bic.w	r3, r3, #4
 8005092:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d015      	beq.n	80050c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800509c:	f7fc fc70 	bl	8001980 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a2:	e00a      	b.n	80050ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a4:	f7fc fc6c 	bl	8001980 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e0cb      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ba:	4b49      	ldr	r3, [pc, #292]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 80050bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0ee      	beq.n	80050a4 <HAL_RCC_OscConfig+0x334>
 80050c6:	e014      	b.n	80050f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c8:	f7fc fc5a 	bl	8001980 <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ce:	e00a      	b.n	80050e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d0:	f7fc fc56 	bl	8001980 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e0b5      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050e6:	4b3e      	ldr	r3, [pc, #248]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 80050e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1ee      	bne.n	80050d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050f2:	7dfb      	ldrb	r3, [r7, #23]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d105      	bne.n	8005104 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050f8:	4b39      	ldr	r3, [pc, #228]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 80050fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fc:	4a38      	ldr	r2, [pc, #224]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 80050fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005102:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 80a1 	beq.w	8005250 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800510e:	4b34      	ldr	r3, [pc, #208]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f003 030c 	and.w	r3, r3, #12
 8005116:	2b08      	cmp	r3, #8
 8005118:	d05c      	beq.n	80051d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d141      	bne.n	80051a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005122:	4b31      	ldr	r3, [pc, #196]	@ (80051e8 <HAL_RCC_OscConfig+0x478>)
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005128:	f7fc fc2a 	bl	8001980 <HAL_GetTick>
 800512c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800512e:	e008      	b.n	8005142 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005130:	f7fc fc26 	bl	8001980 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b02      	cmp	r3, #2
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e087      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005142:	4b27      	ldr	r3, [pc, #156]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1f0      	bne.n	8005130 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	69da      	ldr	r2, [r3, #28]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515c:	019b      	lsls	r3, r3, #6
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005164:	085b      	lsrs	r3, r3, #1
 8005166:	3b01      	subs	r3, #1
 8005168:	041b      	lsls	r3, r3, #16
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005170:	061b      	lsls	r3, r3, #24
 8005172:	491b      	ldr	r1, [pc, #108]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 8005174:	4313      	orrs	r3, r2
 8005176:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005178:	4b1b      	ldr	r3, [pc, #108]	@ (80051e8 <HAL_RCC_OscConfig+0x478>)
 800517a:	2201      	movs	r2, #1
 800517c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517e:	f7fc fbff 	bl	8001980 <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005184:	e008      	b.n	8005198 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005186:	f7fc fbfb 	bl	8001980 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d901      	bls.n	8005198 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e05c      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005198:	4b11      	ldr	r3, [pc, #68]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d0f0      	beq.n	8005186 <HAL_RCC_OscConfig+0x416>
 80051a4:	e054      	b.n	8005250 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051a6:	4b10      	ldr	r3, [pc, #64]	@ (80051e8 <HAL_RCC_OscConfig+0x478>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ac:	f7fc fbe8 	bl	8001980 <HAL_GetTick>
 80051b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b4:	f7fc fbe4 	bl	8001980 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e045      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c6:	4b06      	ldr	r3, [pc, #24]	@ (80051e0 <HAL_RCC_OscConfig+0x470>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1f0      	bne.n	80051b4 <HAL_RCC_OscConfig+0x444>
 80051d2:	e03d      	b.n	8005250 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d107      	bne.n	80051ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e038      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
 80051e0:	40023800 	.word	0x40023800
 80051e4:	40007000 	.word	0x40007000
 80051e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051ec:	4b1b      	ldr	r3, [pc, #108]	@ (800525c <HAL_RCC_OscConfig+0x4ec>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d028      	beq.n	800524c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005204:	429a      	cmp	r2, r3
 8005206:	d121      	bne.n	800524c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005212:	429a      	cmp	r2, r3
 8005214:	d11a      	bne.n	800524c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800521c:	4013      	ands	r3, r2
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005222:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005224:	4293      	cmp	r3, r2
 8005226:	d111      	bne.n	800524c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	3b01      	subs	r3, #1
 8005236:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005238:	429a      	cmp	r2, r3
 800523a:	d107      	bne.n	800524c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005246:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d001      	beq.n	8005250 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e000      	b.n	8005252 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40023800 	.word	0x40023800

08005260 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d101      	bne.n	8005274 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e0cc      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005274:	4b68      	ldr	r3, [pc, #416]	@ (8005418 <HAL_RCC_ClockConfig+0x1b8>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0307 	and.w	r3, r3, #7
 800527c:	683a      	ldr	r2, [r7, #0]
 800527e:	429a      	cmp	r2, r3
 8005280:	d90c      	bls.n	800529c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005282:	4b65      	ldr	r3, [pc, #404]	@ (8005418 <HAL_RCC_ClockConfig+0x1b8>)
 8005284:	683a      	ldr	r2, [r7, #0]
 8005286:	b2d2      	uxtb	r2, r2
 8005288:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800528a:	4b63      	ldr	r3, [pc, #396]	@ (8005418 <HAL_RCC_ClockConfig+0x1b8>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	429a      	cmp	r2, r3
 8005296:	d001      	beq.n	800529c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e0b8      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d020      	beq.n	80052ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0304 	and.w	r3, r3, #4
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d005      	beq.n	80052c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052b4:	4b59      	ldr	r3, [pc, #356]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	4a58      	ldr	r2, [pc, #352]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80052ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0308 	and.w	r3, r3, #8
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d005      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052cc:	4b53      	ldr	r3, [pc, #332]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	4a52      	ldr	r2, [pc, #328]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80052d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052d8:	4b50      	ldr	r3, [pc, #320]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	494d      	ldr	r1, [pc, #308]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d044      	beq.n	8005380 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d107      	bne.n	800530e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052fe:	4b47      	ldr	r3, [pc, #284]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d119      	bne.n	800533e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e07f      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2b02      	cmp	r3, #2
 8005314:	d003      	beq.n	800531e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800531a:	2b03      	cmp	r3, #3
 800531c:	d107      	bne.n	800532e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800531e:	4b3f      	ldr	r3, [pc, #252]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d109      	bne.n	800533e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e06f      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800532e:	4b3b      	ldr	r3, [pc, #236]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d101      	bne.n	800533e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e067      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800533e:	4b37      	ldr	r3, [pc, #220]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f023 0203 	bic.w	r2, r3, #3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	4934      	ldr	r1, [pc, #208]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 800534c:	4313      	orrs	r3, r2
 800534e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005350:	f7fc fb16 	bl	8001980 <HAL_GetTick>
 8005354:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005356:	e00a      	b.n	800536e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005358:	f7fc fb12 	bl	8001980 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005366:	4293      	cmp	r3, r2
 8005368:	d901      	bls.n	800536e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e04f      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800536e:	4b2b      	ldr	r3, [pc, #172]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f003 020c 	and.w	r2, r3, #12
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	429a      	cmp	r2, r3
 800537e:	d1eb      	bne.n	8005358 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005380:	4b25      	ldr	r3, [pc, #148]	@ (8005418 <HAL_RCC_ClockConfig+0x1b8>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d20c      	bcs.n	80053a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800538e:	4b22      	ldr	r3, [pc, #136]	@ (8005418 <HAL_RCC_ClockConfig+0x1b8>)
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005396:	4b20      	ldr	r3, [pc, #128]	@ (8005418 <HAL_RCC_ClockConfig+0x1b8>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d001      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e032      	b.n	800540e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d008      	beq.n	80053c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053b4:	4b19      	ldr	r3, [pc, #100]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	4916      	ldr	r1, [pc, #88]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0308 	and.w	r3, r3, #8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d009      	beq.n	80053e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053d2:	4b12      	ldr	r3, [pc, #72]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	490e      	ldr	r1, [pc, #56]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053e6:	f000 f821 	bl	800542c <HAL_RCC_GetSysClockFreq>
 80053ea:	4602      	mov	r2, r0
 80053ec:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <HAL_RCC_ClockConfig+0x1bc>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	091b      	lsrs	r3, r3, #4
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	490a      	ldr	r1, [pc, #40]	@ (8005420 <HAL_RCC_ClockConfig+0x1c0>)
 80053f8:	5ccb      	ldrb	r3, [r1, r3]
 80053fa:	fa22 f303 	lsr.w	r3, r2, r3
 80053fe:	4a09      	ldr	r2, [pc, #36]	@ (8005424 <HAL_RCC_ClockConfig+0x1c4>)
 8005400:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005402:	4b09      	ldr	r3, [pc, #36]	@ (8005428 <HAL_RCC_ClockConfig+0x1c8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f7fc f99c 	bl	8001744 <HAL_InitTick>

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	40023c00 	.word	0x40023c00
 800541c:	40023800 	.word	0x40023800
 8005420:	0800e790 	.word	0x0800e790
 8005424:	20000000 	.word	0x20000000
 8005428:	20000004 	.word	0x20000004

0800542c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800542c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005430:	b094      	sub	sp, #80	@ 0x50
 8005432:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005434:	2300      	movs	r3, #0
 8005436:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005438:	2300      	movs	r3, #0
 800543a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800543c:	2300      	movs	r3, #0
 800543e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005440:	2300      	movs	r3, #0
 8005442:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005444:	4b79      	ldr	r3, [pc, #484]	@ (800562c <HAL_RCC_GetSysClockFreq+0x200>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 030c 	and.w	r3, r3, #12
 800544c:	2b08      	cmp	r3, #8
 800544e:	d00d      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0x40>
 8005450:	2b08      	cmp	r3, #8
 8005452:	f200 80e1 	bhi.w	8005618 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005456:	2b00      	cmp	r3, #0
 8005458:	d002      	beq.n	8005460 <HAL_RCC_GetSysClockFreq+0x34>
 800545a:	2b04      	cmp	r3, #4
 800545c:	d003      	beq.n	8005466 <HAL_RCC_GetSysClockFreq+0x3a>
 800545e:	e0db      	b.n	8005618 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005460:	4b73      	ldr	r3, [pc, #460]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x204>)
 8005462:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005464:	e0db      	b.n	800561e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005466:	4b73      	ldr	r3, [pc, #460]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x208>)
 8005468:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800546a:	e0d8      	b.n	800561e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800546c:	4b6f      	ldr	r3, [pc, #444]	@ (800562c <HAL_RCC_GetSysClockFreq+0x200>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005474:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005476:	4b6d      	ldr	r3, [pc, #436]	@ (800562c <HAL_RCC_GetSysClockFreq+0x200>)
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d063      	beq.n	800554a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005482:	4b6a      	ldr	r3, [pc, #424]	@ (800562c <HAL_RCC_GetSysClockFreq+0x200>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	099b      	lsrs	r3, r3, #6
 8005488:	2200      	movs	r2, #0
 800548a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800548c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800548e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005490:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005494:	633b      	str	r3, [r7, #48]	@ 0x30
 8005496:	2300      	movs	r3, #0
 8005498:	637b      	str	r3, [r7, #52]	@ 0x34
 800549a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800549e:	4622      	mov	r2, r4
 80054a0:	462b      	mov	r3, r5
 80054a2:	f04f 0000 	mov.w	r0, #0
 80054a6:	f04f 0100 	mov.w	r1, #0
 80054aa:	0159      	lsls	r1, r3, #5
 80054ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054b0:	0150      	lsls	r0, r2, #5
 80054b2:	4602      	mov	r2, r0
 80054b4:	460b      	mov	r3, r1
 80054b6:	4621      	mov	r1, r4
 80054b8:	1a51      	subs	r1, r2, r1
 80054ba:	6139      	str	r1, [r7, #16]
 80054bc:	4629      	mov	r1, r5
 80054be:	eb63 0301 	sbc.w	r3, r3, r1
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	f04f 0200 	mov.w	r2, #0
 80054c8:	f04f 0300 	mov.w	r3, #0
 80054cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054d0:	4659      	mov	r1, fp
 80054d2:	018b      	lsls	r3, r1, #6
 80054d4:	4651      	mov	r1, sl
 80054d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054da:	4651      	mov	r1, sl
 80054dc:	018a      	lsls	r2, r1, #6
 80054de:	4651      	mov	r1, sl
 80054e0:	ebb2 0801 	subs.w	r8, r2, r1
 80054e4:	4659      	mov	r1, fp
 80054e6:	eb63 0901 	sbc.w	r9, r3, r1
 80054ea:	f04f 0200 	mov.w	r2, #0
 80054ee:	f04f 0300 	mov.w	r3, #0
 80054f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054fe:	4690      	mov	r8, r2
 8005500:	4699      	mov	r9, r3
 8005502:	4623      	mov	r3, r4
 8005504:	eb18 0303 	adds.w	r3, r8, r3
 8005508:	60bb      	str	r3, [r7, #8]
 800550a:	462b      	mov	r3, r5
 800550c:	eb49 0303 	adc.w	r3, r9, r3
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	f04f 0200 	mov.w	r2, #0
 8005516:	f04f 0300 	mov.w	r3, #0
 800551a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800551e:	4629      	mov	r1, r5
 8005520:	024b      	lsls	r3, r1, #9
 8005522:	4621      	mov	r1, r4
 8005524:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005528:	4621      	mov	r1, r4
 800552a:	024a      	lsls	r2, r1, #9
 800552c:	4610      	mov	r0, r2
 800552e:	4619      	mov	r1, r3
 8005530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005532:	2200      	movs	r2, #0
 8005534:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005536:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005538:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800553c:	f7fa fe58 	bl	80001f0 <__aeabi_uldivmod>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4613      	mov	r3, r2
 8005546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005548:	e058      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800554a:	4b38      	ldr	r3, [pc, #224]	@ (800562c <HAL_RCC_GetSysClockFreq+0x200>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	099b      	lsrs	r3, r3, #6
 8005550:	2200      	movs	r2, #0
 8005552:	4618      	mov	r0, r3
 8005554:	4611      	mov	r1, r2
 8005556:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800555a:	623b      	str	r3, [r7, #32]
 800555c:	2300      	movs	r3, #0
 800555e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005560:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005564:	4642      	mov	r2, r8
 8005566:	464b      	mov	r3, r9
 8005568:	f04f 0000 	mov.w	r0, #0
 800556c:	f04f 0100 	mov.w	r1, #0
 8005570:	0159      	lsls	r1, r3, #5
 8005572:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005576:	0150      	lsls	r0, r2, #5
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	4641      	mov	r1, r8
 800557e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005582:	4649      	mov	r1, r9
 8005584:	eb63 0b01 	sbc.w	fp, r3, r1
 8005588:	f04f 0200 	mov.w	r2, #0
 800558c:	f04f 0300 	mov.w	r3, #0
 8005590:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005594:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005598:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800559c:	ebb2 040a 	subs.w	r4, r2, sl
 80055a0:	eb63 050b 	sbc.w	r5, r3, fp
 80055a4:	f04f 0200 	mov.w	r2, #0
 80055a8:	f04f 0300 	mov.w	r3, #0
 80055ac:	00eb      	lsls	r3, r5, #3
 80055ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055b2:	00e2      	lsls	r2, r4, #3
 80055b4:	4614      	mov	r4, r2
 80055b6:	461d      	mov	r5, r3
 80055b8:	4643      	mov	r3, r8
 80055ba:	18e3      	adds	r3, r4, r3
 80055bc:	603b      	str	r3, [r7, #0]
 80055be:	464b      	mov	r3, r9
 80055c0:	eb45 0303 	adc.w	r3, r5, r3
 80055c4:	607b      	str	r3, [r7, #4]
 80055c6:	f04f 0200 	mov.w	r2, #0
 80055ca:	f04f 0300 	mov.w	r3, #0
 80055ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055d2:	4629      	mov	r1, r5
 80055d4:	028b      	lsls	r3, r1, #10
 80055d6:	4621      	mov	r1, r4
 80055d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055dc:	4621      	mov	r1, r4
 80055de:	028a      	lsls	r2, r1, #10
 80055e0:	4610      	mov	r0, r2
 80055e2:	4619      	mov	r1, r3
 80055e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055e6:	2200      	movs	r2, #0
 80055e8:	61bb      	str	r3, [r7, #24]
 80055ea:	61fa      	str	r2, [r7, #28]
 80055ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055f0:	f7fa fdfe 	bl	80001f0 <__aeabi_uldivmod>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4613      	mov	r3, r2
 80055fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80055fc:	4b0b      	ldr	r3, [pc, #44]	@ (800562c <HAL_RCC_GetSysClockFreq+0x200>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	0c1b      	lsrs	r3, r3, #16
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	3301      	adds	r3, #1
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800560c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800560e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005610:	fbb2 f3f3 	udiv	r3, r2, r3
 8005614:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005616:	e002      	b.n	800561e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005618:	4b05      	ldr	r3, [pc, #20]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x204>)
 800561a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800561c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800561e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005620:	4618      	mov	r0, r3
 8005622:	3750      	adds	r7, #80	@ 0x50
 8005624:	46bd      	mov	sp, r7
 8005626:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800562a:	bf00      	nop
 800562c:	40023800 	.word	0x40023800
 8005630:	00f42400 	.word	0x00f42400
 8005634:	007a1200 	.word	0x007a1200

08005638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005638:	b480      	push	{r7}
 800563a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800563c:	4b03      	ldr	r3, [pc, #12]	@ (800564c <HAL_RCC_GetHCLKFreq+0x14>)
 800563e:	681b      	ldr	r3, [r3, #0]
}
 8005640:	4618      	mov	r0, r3
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	20000000 	.word	0x20000000

08005650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005654:	f7ff fff0 	bl	8005638 <HAL_RCC_GetHCLKFreq>
 8005658:	4602      	mov	r2, r0
 800565a:	4b05      	ldr	r3, [pc, #20]	@ (8005670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	0a9b      	lsrs	r3, r3, #10
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	4903      	ldr	r1, [pc, #12]	@ (8005674 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005666:	5ccb      	ldrb	r3, [r1, r3]
 8005668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800566c:	4618      	mov	r0, r3
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40023800 	.word	0x40023800
 8005674:	0800e7a0 	.word	0x0800e7a0

08005678 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	220f      	movs	r2, #15
 8005686:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005688:	4b12      	ldr	r3, [pc, #72]	@ (80056d4 <HAL_RCC_GetClockConfig+0x5c>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f003 0203 	and.w	r2, r3, #3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005694:	4b0f      	ldr	r3, [pc, #60]	@ (80056d4 <HAL_RCC_GetClockConfig+0x5c>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80056a0:	4b0c      	ldr	r3, [pc, #48]	@ (80056d4 <HAL_RCC_GetClockConfig+0x5c>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80056ac:	4b09      	ldr	r3, [pc, #36]	@ (80056d4 <HAL_RCC_GetClockConfig+0x5c>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	08db      	lsrs	r3, r3, #3
 80056b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80056ba:	4b07      	ldr	r3, [pc, #28]	@ (80056d8 <HAL_RCC_GetClockConfig+0x60>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0207 	and.w	r2, r3, #7
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	601a      	str	r2, [r3, #0]
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	40023800 	.word	0x40023800
 80056d8:	40023c00 	.word	0x40023c00

080056dc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d105      	bne.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005700:	2b00      	cmp	r3, #0
 8005702:	d038      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005704:	4b68      	ldr	r3, [pc, #416]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005706:	2200      	movs	r2, #0
 8005708:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800570a:	f7fc f939 	bl	8001980 <HAL_GetTick>
 800570e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005710:	e008      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005712:	f7fc f935 	bl	8001980 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b02      	cmp	r3, #2
 800571e:	d901      	bls.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e0bd      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005724:	4b61      	ldr	r3, [pc, #388]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1f0      	bne.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	019b      	lsls	r3, r3, #6
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	071b      	lsls	r3, r3, #28
 8005742:	495a      	ldr	r1, [pc, #360]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005744:	4313      	orrs	r3, r2
 8005746:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800574a:	4b57      	ldr	r3, [pc, #348]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800574c:	2201      	movs	r2, #1
 800574e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005750:	f7fc f916 	bl	8001980 <HAL_GetTick>
 8005754:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005756:	e008      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005758:	f7fc f912 	bl	8001980 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e09a      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800576a:	4b50      	ldr	r3, [pc, #320]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d0f0      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 8083 	beq.w	800588a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005784:	2300      	movs	r3, #0
 8005786:	60fb      	str	r3, [r7, #12]
 8005788:	4b48      	ldr	r3, [pc, #288]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800578a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578c:	4a47      	ldr	r2, [pc, #284]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800578e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005792:	6413      	str	r3, [r2, #64]	@ 0x40
 8005794:	4b45      	ldr	r3, [pc, #276]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057a0:	4b43      	ldr	r3, [pc, #268]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a42      	ldr	r2, [pc, #264]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057aa:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057ac:	f7fc f8e8 	bl	8001980 <HAL_GetTick>
 80057b0:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b4:	f7fc f8e4 	bl	8001980 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e06c      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80057c6:	4b3a      	ldr	r3, [pc, #232]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057d2:	4b36      	ldr	r3, [pc, #216]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057da:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d02f      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d028      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057f0:	4b2e      	ldr	r3, [pc, #184]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057f8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057fa:	4b2e      	ldr	r3, [pc, #184]	@ (80058b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80057fc:	2201      	movs	r2, #1
 80057fe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005800:	4b2c      	ldr	r3, [pc, #176]	@ (80058b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005802:	2200      	movs	r2, #0
 8005804:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005806:	4a29      	ldr	r2, [pc, #164]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800580c:	4b27      	ldr	r3, [pc, #156]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800580e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b01      	cmp	r3, #1
 8005816:	d114      	bne.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005818:	f7fc f8b2 	bl	8001980 <HAL_GetTick>
 800581c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800581e:	e00a      	b.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005820:	f7fc f8ae 	bl	8001980 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800582e:	4293      	cmp	r3, r2
 8005830:	d901      	bls.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e034      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005836:	4b1d      	ldr	r3, [pc, #116]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d0ee      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800584a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800584e:	d10d      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005850:	4b16      	ldr	r3, [pc, #88]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005864:	4911      	ldr	r1, [pc, #68]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005866:	4313      	orrs	r3, r2
 8005868:	608b      	str	r3, [r1, #8]
 800586a:	e005      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800586c:	4b0f      	ldr	r3, [pc, #60]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	4a0e      	ldr	r2, [pc, #56]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005872:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005876:	6093      	str	r3, [r2, #8]
 8005878:	4b0c      	ldr	r3, [pc, #48]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800587a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005884:	4909      	ldr	r1, [pc, #36]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005886:	4313      	orrs	r3, r2
 8005888:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0308 	and.w	r3, r3, #8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	7d1a      	ldrb	r2, [r3, #20]
 800589a:	4b07      	ldr	r3, [pc, #28]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800589c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3718      	adds	r7, #24
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	42470068 	.word	0x42470068
 80058ac:	40023800 	.word	0x40023800
 80058b0:	40007000 	.word	0x40007000
 80058b4:	42470e40 	.word	0x42470e40
 80058b8:	424711e0 	.word	0x424711e0

080058bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80058bc:	b480      	push	{r7}
 80058be:	b087      	sub	sp, #28
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80058c8:	2300      	movs	r3, #0
 80058ca:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80058d0:	2300      	movs	r3, #0
 80058d2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d141      	bne.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80058da:	4b25      	ldr	r3, [pc, #148]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058e2:	60fb      	str	r3, [r7, #12]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d006      	beq.n	80058f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058f0:	d131      	bne.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80058f2:	4b20      	ldr	r3, [pc, #128]	@ (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80058f4:	617b      	str	r3, [r7, #20]
          break;
 80058f6:	e031      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80058f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005904:	d109      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005906:	4b1a      	ldr	r3, [pc, #104]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005908:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800590c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005910:	4a19      	ldr	r2, [pc, #100]	@ (8005978 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005912:	fbb2 f3f3 	udiv	r3, r2, r3
 8005916:	613b      	str	r3, [r7, #16]
 8005918:	e008      	b.n	800592c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800591a:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800591c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005920:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005924:	4a15      	ldr	r2, [pc, #84]	@ (800597c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8005926:	fbb2 f3f3 	udiv	r3, r2, r3
 800592a:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800592c:	4b10      	ldr	r3, [pc, #64]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800592e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005932:	099b      	lsrs	r3, r3, #6
 8005934:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	fb02 f303 	mul.w	r3, r2, r3
 800593e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005940:	4b0b      	ldr	r3, [pc, #44]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005946:	0f1b      	lsrs	r3, r3, #28
 8005948:	f003 0307 	and.w	r3, r3, #7
 800594c:	68ba      	ldr	r2, [r7, #8]
 800594e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005952:	617b      	str	r3, [r7, #20]
          break;
 8005954:	e002      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
          break;
 800595a:	bf00      	nop
        }
      }
      break;
 800595c:	e000      	b.n	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 800595e:	bf00      	nop
    }
  }
  return frequency;
 8005960:	697b      	ldr	r3, [r7, #20]
}
 8005962:	4618      	mov	r0, r3
 8005964:	371c      	adds	r7, #28
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	40023800 	.word	0x40023800
 8005974:	00bb8000 	.word	0x00bb8000
 8005978:	007a1200 	.word	0x007a1200
 800597c:	00f42400 	.word	0x00f42400

08005980 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e07b      	b.n	8005a8a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005996:	2b00      	cmp	r3, #0
 8005998:	d108      	bne.n	80059ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059a2:	d009      	beq.n	80059b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	61da      	str	r2, [r3, #28]
 80059aa:	e005      	b.n	80059b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d106      	bne.n	80059d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7fb fe12 	bl	80015fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a00:	431a      	orrs	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	431a      	orrs	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3c:	ea42 0103 	orr.w	r1, r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	0c1b      	lsrs	r3, r3, #16
 8005a56:	f003 0104 	and.w	r1, r3, #4
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	f003 0210 	and.w	r2, r3, #16
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69da      	ldr	r2, [r3, #28]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a78:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b088      	sub	sp, #32
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	603b      	str	r3, [r7, #0]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aa2:	f7fb ff6d 	bl	8001980 <HAL_GetTick>
 8005aa6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005aa8:	88fb      	ldrh	r3, [r7, #6]
 8005aaa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d001      	beq.n	8005abc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e12a      	b.n	8005d12 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <HAL_SPI_Transmit+0x36>
 8005ac2:	88fb      	ldrh	r3, [r7, #6]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d101      	bne.n	8005acc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e122      	b.n	8005d12 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_SPI_Transmit+0x48>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e11b      	b.n	8005d12 <HAL_SPI_Transmit+0x280>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2203      	movs	r2, #3
 8005ae6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	68ba      	ldr	r2, [r7, #8]
 8005af4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	88fa      	ldrh	r2, [r7, #6]
 8005afa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	88fa      	ldrh	r2, [r7, #6]
 8005b00:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b28:	d10f      	bne.n	8005b4a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b54:	2b40      	cmp	r3, #64	@ 0x40
 8005b56:	d007      	beq.n	8005b68 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b70:	d152      	bne.n	8005c18 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <HAL_SPI_Transmit+0xee>
 8005b7a:	8b7b      	ldrh	r3, [r7, #26]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d145      	bne.n	8005c0c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b84:	881a      	ldrh	r2, [r3, #0]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b90:	1c9a      	adds	r2, r3, #2
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ba4:	e032      	b.n	8005c0c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d112      	bne.n	8005bda <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb8:	881a      	ldrh	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc4:	1c9a      	adds	r2, r3, #2
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005bd8:	e018      	b.n	8005c0c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bda:	f7fb fed1 	bl	8001980 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d803      	bhi.n	8005bf2 <HAL_SPI_Transmit+0x160>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf0:	d102      	bne.n	8005bf8 <HAL_SPI_Transmit+0x166>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d109      	bne.n	8005c0c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	e082      	b.n	8005d12 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1c7      	bne.n	8005ba6 <HAL_SPI_Transmit+0x114>
 8005c16:	e053      	b.n	8005cc0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d002      	beq.n	8005c26 <HAL_SPI_Transmit+0x194>
 8005c20:	8b7b      	ldrh	r3, [r7, #26]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d147      	bne.n	8005cb6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	330c      	adds	r3, #12
 8005c30:	7812      	ldrb	r2, [r2, #0]
 8005c32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c4c:	e033      	b.n	8005cb6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 0302 	and.w	r3, r3, #2
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d113      	bne.n	8005c84 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	330c      	adds	r3, #12
 8005c66:	7812      	ldrb	r2, [r2, #0]
 8005c68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c82:	e018      	b.n	8005cb6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c84:	f7fb fe7c 	bl	8001980 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d803      	bhi.n	8005c9c <HAL_SPI_Transmit+0x20a>
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9a:	d102      	bne.n	8005ca2 <HAL_SPI_Transmit+0x210>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d109      	bne.n	8005cb6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e02d      	b.n	8005d12 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1c6      	bne.n	8005c4e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cc0:	69fa      	ldr	r2, [r7, #28]
 8005cc2:	6839      	ldr	r1, [r7, #0]
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 fbd9 	bl	800647c <SPI_EndRxTxTransaction>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10a      	bne.n	8005cf4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e000      	b.n	8005d12 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005d10:	2300      	movs	r3, #0
  }
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3720      	adds	r7, #32
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b088      	sub	sp, #32
 8005d1e:	af02      	add	r7, sp, #8
 8005d20:	60f8      	str	r0, [r7, #12]
 8005d22:	60b9      	str	r1, [r7, #8]
 8005d24:	603b      	str	r3, [r7, #0]
 8005d26:	4613      	mov	r3, r2
 8005d28:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d001      	beq.n	8005d3a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005d36:	2302      	movs	r3, #2
 8005d38:	e104      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d42:	d112      	bne.n	8005d6a <HAL_SPI_Receive+0x50>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d10e      	bne.n	8005d6a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2204      	movs	r2, #4
 8005d50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005d54:	88fa      	ldrh	r2, [r7, #6]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	68b9      	ldr	r1, [r7, #8]
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f8f3 	bl	8005f4c <HAL_SPI_TransmitReceive>
 8005d66:	4603      	mov	r3, r0
 8005d68:	e0ec      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d6a:	f7fb fe09 	bl	8001980 <HAL_GetTick>
 8005d6e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <HAL_SPI_Receive+0x62>
 8005d76:	88fb      	ldrh	r3, [r7, #6]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e0e1      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d101      	bne.n	8005d8e <HAL_SPI_Receive+0x74>
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	e0da      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2204      	movs	r2, #4
 8005d9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	88fa      	ldrh	r2, [r7, #6]
 8005dae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	88fa      	ldrh	r2, [r7, #6]
 8005db4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ddc:	d10f      	bne.n	8005dfe <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005dfc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e08:	2b40      	cmp	r3, #64	@ 0x40
 8005e0a:	d007      	beq.n	8005e1c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e1a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d170      	bne.n	8005f06 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005e24:	e035      	b.n	8005e92 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d115      	bne.n	8005e60 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f103 020c 	add.w	r2, r3, #12
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e40:	7812      	ldrb	r2, [r2, #0]
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4a:	1c5a      	adds	r2, r3, #1
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	3b01      	subs	r3, #1
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e5e:	e018      	b.n	8005e92 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e60:	f7fb fd8e 	bl	8001980 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d803      	bhi.n	8005e78 <HAL_SPI_Receive+0x15e>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e76:	d102      	bne.n	8005e7e <HAL_SPI_Receive+0x164>
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d109      	bne.n	8005e92 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e058      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1c4      	bne.n	8005e26 <HAL_SPI_Receive+0x10c>
 8005e9c:	e038      	b.n	8005f10 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d113      	bne.n	8005ed4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68da      	ldr	r2, [r3, #12]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb6:	b292      	uxth	r2, r2
 8005eb8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ebe:	1c9a      	adds	r2, r3, #2
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ed2:	e018      	b.n	8005f06 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ed4:	f7fb fd54 	bl	8001980 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d803      	bhi.n	8005eec <HAL_SPI_Receive+0x1d2>
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eea:	d102      	bne.n	8005ef2 <HAL_SPI_Receive+0x1d8>
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d109      	bne.n	8005f06 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e01e      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1c6      	bne.n	8005e9e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	6839      	ldr	r1, [r7, #0]
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 fa4b 	bl	80063b0 <SPI_EndRxTransaction>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d002      	beq.n	8005f26 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2220      	movs	r2, #32
 8005f24:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e000      	b.n	8005f44 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005f42:	2300      	movs	r3, #0
  }
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3718      	adds	r7, #24
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b08a      	sub	sp, #40	@ 0x28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
 8005f58:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f5e:	f7fb fd0f 	bl	8001980 <HAL_GetTick>
 8005f62:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f6a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005f72:	887b      	ldrh	r3, [r7, #2]
 8005f74:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f76:	7ffb      	ldrb	r3, [r7, #31]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d00c      	beq.n	8005f96 <HAL_SPI_TransmitReceive+0x4a>
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f82:	d106      	bne.n	8005f92 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d102      	bne.n	8005f92 <HAL_SPI_TransmitReceive+0x46>
 8005f8c:	7ffb      	ldrb	r3, [r7, #31]
 8005f8e:	2b04      	cmp	r3, #4
 8005f90:	d001      	beq.n	8005f96 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005f92:	2302      	movs	r3, #2
 8005f94:	e17f      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d005      	beq.n	8005fa8 <HAL_SPI_TransmitReceive+0x5c>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d002      	beq.n	8005fa8 <HAL_SPI_TransmitReceive+0x5c>
 8005fa2:	887b      	ldrh	r3, [r7, #2]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e174      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d101      	bne.n	8005fba <HAL_SPI_TransmitReceive+0x6e>
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	e16d      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b04      	cmp	r3, #4
 8005fcc:	d003      	beq.n	8005fd6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2205      	movs	r2, #5
 8005fd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	887a      	ldrh	r2, [r7, #2]
 8005fe6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	887a      	ldrh	r2, [r7, #2]
 8005fec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	887a      	ldrh	r2, [r7, #2]
 8005ff8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	887a      	ldrh	r2, [r7, #2]
 8005ffe:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006016:	2b40      	cmp	r3, #64	@ 0x40
 8006018:	d007      	beq.n	800602a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006028:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006032:	d17e      	bne.n	8006132 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <HAL_SPI_TransmitReceive+0xf6>
 800603c:	8afb      	ldrh	r3, [r7, #22]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d16c      	bne.n	800611c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006046:	881a      	ldrh	r2, [r3, #0]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006052:	1c9a      	adds	r2, r3, #2
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29a      	uxth	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006066:	e059      	b.n	800611c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	2b02      	cmp	r3, #2
 8006074:	d11b      	bne.n	80060ae <HAL_SPI_TransmitReceive+0x162>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800607a:	b29b      	uxth	r3, r3
 800607c:	2b00      	cmp	r3, #0
 800607e:	d016      	beq.n	80060ae <HAL_SPI_TransmitReceive+0x162>
 8006080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006082:	2b01      	cmp	r3, #1
 8006084:	d113      	bne.n	80060ae <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800608a:	881a      	ldrh	r2, [r3, #0]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006096:	1c9a      	adds	r2, r3, #2
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	3b01      	subs	r3, #1
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060aa:	2300      	movs	r3, #0
 80060ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d119      	bne.n	80060f0 <HAL_SPI_TransmitReceive+0x1a4>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d014      	beq.n	80060f0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68da      	ldr	r2, [r3, #12]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d0:	b292      	uxth	r2, r2
 80060d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d8:	1c9a      	adds	r2, r3, #2
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	3b01      	subs	r3, #1
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060ec:	2301      	movs	r3, #1
 80060ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80060f0:	f7fb fc46 	bl	8001980 <HAL_GetTick>
 80060f4:	4602      	mov	r2, r0
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d80d      	bhi.n	800611c <HAL_SPI_TransmitReceive+0x1d0>
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006106:	d009      	beq.n	800611c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e0bc      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1a0      	bne.n	8006068 <HAL_SPI_TransmitReceive+0x11c>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800612a:	b29b      	uxth	r3, r3
 800612c:	2b00      	cmp	r3, #0
 800612e:	d19b      	bne.n	8006068 <HAL_SPI_TransmitReceive+0x11c>
 8006130:	e082      	b.n	8006238 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d002      	beq.n	8006140 <HAL_SPI_TransmitReceive+0x1f4>
 800613a:	8afb      	ldrh	r3, [r7, #22]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d171      	bne.n	8006224 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	330c      	adds	r3, #12
 800614a:	7812      	ldrb	r2, [r2, #0]
 800614c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800615c:	b29b      	uxth	r3, r3
 800615e:	3b01      	subs	r3, #1
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006166:	e05d      	b.n	8006224 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b02      	cmp	r3, #2
 8006174:	d11c      	bne.n	80061b0 <HAL_SPI_TransmitReceive+0x264>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d017      	beq.n	80061b0 <HAL_SPI_TransmitReceive+0x264>
 8006180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006182:	2b01      	cmp	r3, #1
 8006184:	d114      	bne.n	80061b0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	330c      	adds	r3, #12
 8006190:	7812      	ldrb	r2, [r2, #0]
 8006192:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006198:	1c5a      	adds	r2, r3, #1
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	3b01      	subs	r3, #1
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d119      	bne.n	80061f2 <HAL_SPI_TransmitReceive+0x2a6>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d014      	beq.n	80061f2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68da      	ldr	r2, [r3, #12]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d2:	b2d2      	uxtb	r2, r2
 80061d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061da:	1c5a      	adds	r2, r3, #1
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	3b01      	subs	r3, #1
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061ee:	2301      	movs	r3, #1
 80061f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061f2:	f7fb fbc5 	bl	8001980 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061fe:	429a      	cmp	r2, r3
 8006200:	d803      	bhi.n	800620a <HAL_SPI_TransmitReceive+0x2be>
 8006202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006208:	d102      	bne.n	8006210 <HAL_SPI_TransmitReceive+0x2c4>
 800620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620c:	2b00      	cmp	r3, #0
 800620e:	d109      	bne.n	8006224 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e038      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d19c      	bne.n	8006168 <HAL_SPI_TransmitReceive+0x21c>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006232:	b29b      	uxth	r3, r3
 8006234:	2b00      	cmp	r3, #0
 8006236:	d197      	bne.n	8006168 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006238:	6a3a      	ldr	r2, [r7, #32]
 800623a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f000 f91d 	bl	800647c <SPI_EndRxTxTransaction>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2220      	movs	r2, #32
 800624c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e01d      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10a      	bne.n	8006278 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006262:	2300      	movs	r3, #0
 8006264:	613b      	str	r3, [r7, #16]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	613b      	str	r3, [r7, #16]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	613b      	str	r3, [r7, #16]
 8006276:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e000      	b.n	8006296 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006294:	2300      	movs	r3, #0
  }
}
 8006296:	4618      	mov	r0, r3
 8006298:	3728      	adds	r7, #40	@ 0x28
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
	...

080062a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b088      	sub	sp, #32
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	603b      	str	r3, [r7, #0]
 80062ac:	4613      	mov	r3, r2
 80062ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80062b0:	f7fb fb66 	bl	8001980 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b8:	1a9b      	subs	r3, r3, r2
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	4413      	add	r3, r2
 80062be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062c0:	f7fb fb5e 	bl	8001980 <HAL_GetTick>
 80062c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062c6:	4b39      	ldr	r3, [pc, #228]	@ (80063ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	015b      	lsls	r3, r3, #5
 80062cc:	0d1b      	lsrs	r3, r3, #20
 80062ce:	69fa      	ldr	r2, [r7, #28]
 80062d0:	fb02 f303 	mul.w	r3, r2, r3
 80062d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062d6:	e054      	b.n	8006382 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062de:	d050      	beq.n	8006382 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062e0:	f7fb fb4e 	bl	8001980 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	69fa      	ldr	r2, [r7, #28]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d902      	bls.n	80062f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d13d      	bne.n	8006372 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006304:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800630e:	d111      	bne.n	8006334 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006318:	d004      	beq.n	8006324 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006322:	d107      	bne.n	8006334 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006332:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006338:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800633c:	d10f      	bne.n	800635e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800635c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e017      	b.n	80063a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006378:	2300      	movs	r3, #0
 800637a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	3b01      	subs	r3, #1
 8006380:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	4013      	ands	r3, r2
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	429a      	cmp	r2, r3
 8006390:	bf0c      	ite	eq
 8006392:	2301      	moveq	r3, #1
 8006394:	2300      	movne	r3, #0
 8006396:	b2db      	uxtb	r3, r3
 8006398:	461a      	mov	r2, r3
 800639a:	79fb      	ldrb	r3, [r7, #7]
 800639c:	429a      	cmp	r2, r3
 800639e:	d19b      	bne.n	80062d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3720      	adds	r7, #32
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	20000000 	.word	0x20000000

080063b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af02      	add	r7, sp, #8
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063c4:	d111      	bne.n	80063ea <SPI_EndRxTransaction+0x3a>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063ce:	d004      	beq.n	80063da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063d8:	d107      	bne.n	80063ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063f2:	d12a      	bne.n	800644a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063fc:	d012      	beq.n	8006424 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	2200      	movs	r2, #0
 8006406:	2180      	movs	r1, #128	@ 0x80
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f7ff ff49 	bl	80062a0 <SPI_WaitFlagStateUntilTimeout>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d02d      	beq.n	8006470 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006418:	f043 0220 	orr.w	r2, r3, #32
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e026      	b.n	8006472 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	9300      	str	r3, [sp, #0]
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2200      	movs	r2, #0
 800642c:	2101      	movs	r1, #1
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	f7ff ff36 	bl	80062a0 <SPI_WaitFlagStateUntilTimeout>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d01a      	beq.n	8006470 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643e:	f043 0220 	orr.w	r2, r3, #32
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e013      	b.n	8006472 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2200      	movs	r2, #0
 8006452:	2101      	movs	r1, #1
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f7ff ff23 	bl	80062a0 <SPI_WaitFlagStateUntilTimeout>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d007      	beq.n	8006470 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006464:	f043 0220 	orr.w	r2, r3, #32
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e000      	b.n	8006472 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
	...

0800647c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b088      	sub	sp, #32
 8006480:	af02      	add	r7, sp, #8
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	2201      	movs	r2, #1
 8006490:	2102      	movs	r1, #2
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f7ff ff04 	bl	80062a0 <SPI_WaitFlagStateUntilTimeout>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d007      	beq.n	80064ae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a2:	f043 0220 	orr.w	r2, r3, #32
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e032      	b.n	8006514 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80064ae:	4b1b      	ldr	r3, [pc, #108]	@ (800651c <SPI_EndRxTxTransaction+0xa0>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a1b      	ldr	r2, [pc, #108]	@ (8006520 <SPI_EndRxTxTransaction+0xa4>)
 80064b4:	fba2 2303 	umull	r2, r3, r2, r3
 80064b8:	0d5b      	lsrs	r3, r3, #21
 80064ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80064be:	fb02 f303 	mul.w	r3, r2, r3
 80064c2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064cc:	d112      	bne.n	80064f4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	9300      	str	r3, [sp, #0]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	2200      	movs	r2, #0
 80064d6:	2180      	movs	r1, #128	@ 0x80
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f7ff fee1 	bl	80062a0 <SPI_WaitFlagStateUntilTimeout>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d016      	beq.n	8006512 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e8:	f043 0220 	orr.w	r2, r3, #32
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e00f      	b.n	8006514 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00a      	beq.n	8006510 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	3b01      	subs	r3, #1
 80064fe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800650a:	2b80      	cmp	r3, #128	@ 0x80
 800650c:	d0f2      	beq.n	80064f4 <SPI_EndRxTxTransaction+0x78>
 800650e:	e000      	b.n	8006512 <SPI_EndRxTxTransaction+0x96>
        break;
 8006510:	bf00      	nop
  }

  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3718      	adds	r7, #24
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	20000000 	.word	0x20000000
 8006520:	165e9f81 	.word	0x165e9f81

08006524 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e041      	b.n	80065ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d106      	bne.n	8006550 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fb f89e 	bl	800168c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3304      	adds	r3, #4
 8006560:	4619      	mov	r1, r3
 8006562:	4610      	mov	r0, r2
 8006564:	f000 fc96 	bl	8006e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
	...

080065c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b085      	sub	sp, #20
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d001      	beq.n	80065dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e03c      	b.n	8006656 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2202      	movs	r2, #2
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006664 <HAL_TIM_Base_Start+0xa0>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d018      	beq.n	8006620 <HAL_TIM_Base_Start+0x5c>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f6:	d013      	beq.n	8006620 <HAL_TIM_Base_Start+0x5c>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006668 <HAL_TIM_Base_Start+0xa4>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00e      	beq.n	8006620 <HAL_TIM_Base_Start+0x5c>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a19      	ldr	r2, [pc, #100]	@ (800666c <HAL_TIM_Base_Start+0xa8>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d009      	beq.n	8006620 <HAL_TIM_Base_Start+0x5c>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a17      	ldr	r2, [pc, #92]	@ (8006670 <HAL_TIM_Base_Start+0xac>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d004      	beq.n	8006620 <HAL_TIM_Base_Start+0x5c>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a16      	ldr	r2, [pc, #88]	@ (8006674 <HAL_TIM_Base_Start+0xb0>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d111      	bne.n	8006644 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f003 0307 	and.w	r3, r3, #7
 800662a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2b06      	cmp	r3, #6
 8006630:	d010      	beq.n	8006654 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0201 	orr.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006642:	e007      	b.n	8006654 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	40010000 	.word	0x40010000
 8006668:	40000400 	.word	0x40000400
 800666c:	40000800 	.word	0x40000800
 8006670:	40000c00 	.word	0x40000c00
 8006674:	40014000 	.word	0x40014000

08006678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006678:	b480      	push	{r7}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b01      	cmp	r3, #1
 800668a:	d001      	beq.n	8006690 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e044      	b.n	800671a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2202      	movs	r2, #2
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68da      	ldr	r2, [r3, #12]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f042 0201 	orr.w	r2, r2, #1
 80066a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006728 <HAL_TIM_Base_Start_IT+0xb0>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d018      	beq.n	80066e4 <HAL_TIM_Base_Start_IT+0x6c>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ba:	d013      	beq.n	80066e4 <HAL_TIM_Base_Start_IT+0x6c>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a1a      	ldr	r2, [pc, #104]	@ (800672c <HAL_TIM_Base_Start_IT+0xb4>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d00e      	beq.n	80066e4 <HAL_TIM_Base_Start_IT+0x6c>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a19      	ldr	r2, [pc, #100]	@ (8006730 <HAL_TIM_Base_Start_IT+0xb8>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d009      	beq.n	80066e4 <HAL_TIM_Base_Start_IT+0x6c>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a17      	ldr	r2, [pc, #92]	@ (8006734 <HAL_TIM_Base_Start_IT+0xbc>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d004      	beq.n	80066e4 <HAL_TIM_Base_Start_IT+0x6c>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a16      	ldr	r2, [pc, #88]	@ (8006738 <HAL_TIM_Base_Start_IT+0xc0>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d111      	bne.n	8006708 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2b06      	cmp	r3, #6
 80066f4:	d010      	beq.n	8006718 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f042 0201 	orr.w	r2, r2, #1
 8006704:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006706:	e007      	b.n	8006718 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f042 0201 	orr.w	r2, r2, #1
 8006716:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	40010000 	.word	0x40010000
 800672c:	40000400 	.word	0x40000400
 8006730:	40000800 	.word	0x40000800
 8006734:	40000c00 	.word	0x40000c00
 8006738:	40014000 	.word	0x40014000

0800673c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e041      	b.n	80067d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d106      	bne.n	8006768 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f839 	bl	80067da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	3304      	adds	r3, #4
 8006778:	4619      	mov	r1, r3
 800677a:	4610      	mov	r0, r2
 800677c:	f000 fb8a 	bl	8006e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3708      	adds	r7, #8
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr
	...

080067f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d109      	bne.n	8006814 <HAL_TIM_PWM_Start+0x24>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b01      	cmp	r3, #1
 800680a:	bf14      	ite	ne
 800680c:	2301      	movne	r3, #1
 800680e:	2300      	moveq	r3, #0
 8006810:	b2db      	uxtb	r3, r3
 8006812:	e022      	b.n	800685a <HAL_TIM_PWM_Start+0x6a>
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b04      	cmp	r3, #4
 8006818:	d109      	bne.n	800682e <HAL_TIM_PWM_Start+0x3e>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b01      	cmp	r3, #1
 8006824:	bf14      	ite	ne
 8006826:	2301      	movne	r3, #1
 8006828:	2300      	moveq	r3, #0
 800682a:	b2db      	uxtb	r3, r3
 800682c:	e015      	b.n	800685a <HAL_TIM_PWM_Start+0x6a>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b08      	cmp	r3, #8
 8006832:	d109      	bne.n	8006848 <HAL_TIM_PWM_Start+0x58>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b01      	cmp	r3, #1
 800683e:	bf14      	ite	ne
 8006840:	2301      	movne	r3, #1
 8006842:	2300      	moveq	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	e008      	b.n	800685a <HAL_TIM_PWM_Start+0x6a>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b01      	cmp	r3, #1
 8006852:	bf14      	ite	ne
 8006854:	2301      	movne	r3, #1
 8006856:	2300      	moveq	r3, #0
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e068      	b.n	8006934 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d104      	bne.n	8006872 <HAL_TIM_PWM_Start+0x82>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006870:	e013      	b.n	800689a <HAL_TIM_PWM_Start+0xaa>
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b04      	cmp	r3, #4
 8006876:	d104      	bne.n	8006882 <HAL_TIM_PWM_Start+0x92>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006880:	e00b      	b.n	800689a <HAL_TIM_PWM_Start+0xaa>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b08      	cmp	r3, #8
 8006886:	d104      	bne.n	8006892 <HAL_TIM_PWM_Start+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006890:	e003      	b.n	800689a <HAL_TIM_PWM_Start+0xaa>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2202      	movs	r2, #2
 8006896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2201      	movs	r2, #1
 80068a0:	6839      	ldr	r1, [r7, #0]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fda8 	bl	80073f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a23      	ldr	r2, [pc, #140]	@ (800693c <HAL_TIM_PWM_Start+0x14c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d107      	bne.n	80068c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a1d      	ldr	r2, [pc, #116]	@ (800693c <HAL_TIM_PWM_Start+0x14c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d018      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d4:	d013      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a19      	ldr	r2, [pc, #100]	@ (8006940 <HAL_TIM_PWM_Start+0x150>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d00e      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a17      	ldr	r2, [pc, #92]	@ (8006944 <HAL_TIM_PWM_Start+0x154>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d009      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a16      	ldr	r2, [pc, #88]	@ (8006948 <HAL_TIM_PWM_Start+0x158>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d004      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a14      	ldr	r2, [pc, #80]	@ (800694c <HAL_TIM_PWM_Start+0x15c>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d111      	bne.n	8006922 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	f003 0307 	and.w	r3, r3, #7
 8006908:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2b06      	cmp	r3, #6
 800690e:	d010      	beq.n	8006932 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f042 0201 	orr.w	r2, r2, #1
 800691e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006920:	e007      	b.n	8006932 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f042 0201 	orr.w	r2, r2, #1
 8006930:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	40010000 	.word	0x40010000
 8006940:	40000400 	.word	0x40000400
 8006944:	40000800 	.word	0x40000800
 8006948:	40000c00 	.word	0x40000c00
 800694c:	40014000 	.word	0x40014000

08006950 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d020      	beq.n	80069b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f003 0302 	and.w	r3, r3, #2
 8006978:	2b00      	cmp	r3, #0
 800697a:	d01b      	beq.n	80069b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f06f 0202 	mvn.w	r2, #2
 8006984:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	f003 0303 	and.w	r3, r3, #3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d003      	beq.n	80069a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fa5b 	bl	8006e56 <HAL_TIM_IC_CaptureCallback>
 80069a0:	e005      	b.n	80069ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 fa4d 	bl	8006e42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 fa5e 	bl	8006e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f003 0304 	and.w	r3, r3, #4
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d020      	beq.n	8006a00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f003 0304 	and.w	r3, r3, #4
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01b      	beq.n	8006a00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f06f 0204 	mvn.w	r2, #4
 80069d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2202      	movs	r2, #2
 80069d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f000 fa35 	bl	8006e56 <HAL_TIM_IC_CaptureCallback>
 80069ec:	e005      	b.n	80069fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fa27 	bl	8006e42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 fa38 	bl	8006e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f003 0308 	and.w	r3, r3, #8
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d020      	beq.n	8006a4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d01b      	beq.n	8006a4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0208 	mvn.w	r2, #8
 8006a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2204      	movs	r2, #4
 8006a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	f003 0303 	and.w	r3, r3, #3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d003      	beq.n	8006a3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fa0f 	bl	8006e56 <HAL_TIM_IC_CaptureCallback>
 8006a38:	e005      	b.n	8006a46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fa01 	bl	8006e42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fa12 	bl	8006e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	f003 0310 	and.w	r3, r3, #16
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d020      	beq.n	8006a98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f003 0310 	and.w	r3, r3, #16
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d01b      	beq.n	8006a98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f06f 0210 	mvn.w	r2, #16
 8006a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2208      	movs	r2, #8
 8006a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d003      	beq.n	8006a86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 f9e9 	bl	8006e56 <HAL_TIM_IC_CaptureCallback>
 8006a84:	e005      	b.n	8006a92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f9db 	bl	8006e42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 f9ec 	bl	8006e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f003 0301 	and.w	r3, r3, #1
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00c      	beq.n	8006abc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f003 0301 	and.w	r3, r3, #1
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d007      	beq.n	8006abc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f06f 0201 	mvn.w	r2, #1
 8006ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7fa fc4a 	bl	8001350 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00c      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d007      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fd2a 	bl	8007534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00c      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 f9bd 	bl	8006e7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	f003 0320 	and.w	r3, r3, #32
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00c      	beq.n	8006b28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f003 0320 	and.w	r3, r3, #32
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d007      	beq.n	8006b28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f06f 0220 	mvn.w	r2, #32
 8006b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 fcfc 	bl	8007520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b28:	bf00      	nop
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d101      	bne.n	8006b4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	e0ae      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2b0c      	cmp	r3, #12
 8006b5a:	f200 809f 	bhi.w	8006c9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b64:	08006b99 	.word	0x08006b99
 8006b68:	08006c9d 	.word	0x08006c9d
 8006b6c:	08006c9d 	.word	0x08006c9d
 8006b70:	08006c9d 	.word	0x08006c9d
 8006b74:	08006bd9 	.word	0x08006bd9
 8006b78:	08006c9d 	.word	0x08006c9d
 8006b7c:	08006c9d 	.word	0x08006c9d
 8006b80:	08006c9d 	.word	0x08006c9d
 8006b84:	08006c1b 	.word	0x08006c1b
 8006b88:	08006c9d 	.word	0x08006c9d
 8006b8c:	08006c9d 	.word	0x08006c9d
 8006b90:	08006c9d 	.word	0x08006c9d
 8006b94:	08006c5b 	.word	0x08006c5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68b9      	ldr	r1, [r7, #8]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f000 fa04 	bl	8006fac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	699a      	ldr	r2, [r3, #24]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f042 0208 	orr.w	r2, r2, #8
 8006bb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	699a      	ldr	r2, [r3, #24]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f022 0204 	bic.w	r2, r2, #4
 8006bc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	6999      	ldr	r1, [r3, #24]
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	691a      	ldr	r2, [r3, #16]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	619a      	str	r2, [r3, #24]
      break;
 8006bd6:	e064      	b.n	8006ca2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68b9      	ldr	r1, [r7, #8]
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 fa4a 	bl	8007078 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	699a      	ldr	r2, [r3, #24]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699a      	ldr	r2, [r3, #24]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	6999      	ldr	r1, [r3, #24]
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	021a      	lsls	r2, r3, #8
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	619a      	str	r2, [r3, #24]
      break;
 8006c18:	e043      	b.n	8006ca2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68b9      	ldr	r1, [r7, #8]
 8006c20:	4618      	mov	r0, r3
 8006c22:	f000 fa95 	bl	8007150 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	69da      	ldr	r2, [r3, #28]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f042 0208 	orr.w	r2, r2, #8
 8006c34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	69da      	ldr	r2, [r3, #28]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f022 0204 	bic.w	r2, r2, #4
 8006c44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	69d9      	ldr	r1, [r3, #28]
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	691a      	ldr	r2, [r3, #16]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	61da      	str	r2, [r3, #28]
      break;
 8006c58:	e023      	b.n	8006ca2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68b9      	ldr	r1, [r7, #8]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f000 fadf 	bl	8007224 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	69da      	ldr	r2, [r3, #28]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69da      	ldr	r2, [r3, #28]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	69d9      	ldr	r1, [r3, #28]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	021a      	lsls	r2, r3, #8
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	61da      	str	r2, [r3, #28]
      break;
 8006c9a:	e002      	b.n	8006ca2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	75fb      	strb	r3, [r7, #23]
      break;
 8006ca0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006caa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3718      	adds	r7, #24
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_TIM_ConfigClockSource+0x1c>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e0b4      	b.n	8006e3a <HAL_TIM_ConfigClockSource+0x186>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006cee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cf6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d08:	d03e      	beq.n	8006d88 <HAL_TIM_ConfigClockSource+0xd4>
 8006d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d0e:	f200 8087 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d16:	f000 8086 	beq.w	8006e26 <HAL_TIM_ConfigClockSource+0x172>
 8006d1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d1e:	d87f      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d20:	2b70      	cmp	r3, #112	@ 0x70
 8006d22:	d01a      	beq.n	8006d5a <HAL_TIM_ConfigClockSource+0xa6>
 8006d24:	2b70      	cmp	r3, #112	@ 0x70
 8006d26:	d87b      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d28:	2b60      	cmp	r3, #96	@ 0x60
 8006d2a:	d050      	beq.n	8006dce <HAL_TIM_ConfigClockSource+0x11a>
 8006d2c:	2b60      	cmp	r3, #96	@ 0x60
 8006d2e:	d877      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d30:	2b50      	cmp	r3, #80	@ 0x50
 8006d32:	d03c      	beq.n	8006dae <HAL_TIM_ConfigClockSource+0xfa>
 8006d34:	2b50      	cmp	r3, #80	@ 0x50
 8006d36:	d873      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d38:	2b40      	cmp	r3, #64	@ 0x40
 8006d3a:	d058      	beq.n	8006dee <HAL_TIM_ConfigClockSource+0x13a>
 8006d3c:	2b40      	cmp	r3, #64	@ 0x40
 8006d3e:	d86f      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d40:	2b30      	cmp	r3, #48	@ 0x30
 8006d42:	d064      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x15a>
 8006d44:	2b30      	cmp	r3, #48	@ 0x30
 8006d46:	d86b      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d48:	2b20      	cmp	r3, #32
 8006d4a:	d060      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x15a>
 8006d4c:	2b20      	cmp	r3, #32
 8006d4e:	d867      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d05c      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x15a>
 8006d54:	2b10      	cmp	r3, #16
 8006d56:	d05a      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x15a>
 8006d58:	e062      	b.n	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d6a:	f000 fb25 	bl	80073b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006d7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	609a      	str	r2, [r3, #8]
      break;
 8006d86:	e04f      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d98:	f000 fb0e 	bl	80073b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689a      	ldr	r2, [r3, #8]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006daa:	609a      	str	r2, [r3, #8]
      break;
 8006dac:	e03c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dba:	461a      	mov	r2, r3
 8006dbc:	f000 fa82 	bl	80072c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2150      	movs	r1, #80	@ 0x50
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f000 fadb 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 8006dcc:	e02c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dda:	461a      	mov	r2, r3
 8006ddc:	f000 faa1 	bl	8007322 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2160      	movs	r1, #96	@ 0x60
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 facb 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 8006dec:	e01c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f000 fa62 	bl	80072c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2140      	movs	r1, #64	@ 0x40
 8006e06:	4618      	mov	r0, r3
 8006e08:	f000 fabb 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 8006e0c:	e00c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4619      	mov	r1, r3
 8006e18:	4610      	mov	r0, r2
 8006e1a:	f000 fab2 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 8006e1e:	e003      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	73fb      	strb	r3, [r7, #15]
      break;
 8006e24:	e000      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b083      	sub	sp, #12
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e56:	b480      	push	{r7}
 8006e58:	b083      	sub	sp, #12
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e5e:	bf00      	nop
 8006e60:	370c      	adds	r7, #12
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	b083      	sub	sp, #12
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e72:	bf00      	nop
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e7e:	b480      	push	{r7}
 8006e80:	b083      	sub	sp, #12
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e86:	bf00      	nop
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
	...

08006e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a3a      	ldr	r2, [pc, #232]	@ (8006f90 <TIM_Base_SetConfig+0xfc>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d00f      	beq.n	8006ecc <TIM_Base_SetConfig+0x38>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eb2:	d00b      	beq.n	8006ecc <TIM_Base_SetConfig+0x38>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4a37      	ldr	r2, [pc, #220]	@ (8006f94 <TIM_Base_SetConfig+0x100>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d007      	beq.n	8006ecc <TIM_Base_SetConfig+0x38>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a36      	ldr	r2, [pc, #216]	@ (8006f98 <TIM_Base_SetConfig+0x104>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d003      	beq.n	8006ecc <TIM_Base_SetConfig+0x38>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a35      	ldr	r2, [pc, #212]	@ (8006f9c <TIM_Base_SetConfig+0x108>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d108      	bne.n	8006ede <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a2b      	ldr	r2, [pc, #172]	@ (8006f90 <TIM_Base_SetConfig+0xfc>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d01b      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eec:	d017      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a28      	ldr	r2, [pc, #160]	@ (8006f94 <TIM_Base_SetConfig+0x100>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d013      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a27      	ldr	r2, [pc, #156]	@ (8006f98 <TIM_Base_SetConfig+0x104>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d00f      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a26      	ldr	r2, [pc, #152]	@ (8006f9c <TIM_Base_SetConfig+0x108>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d00b      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a25      	ldr	r2, [pc, #148]	@ (8006fa0 <TIM_Base_SetConfig+0x10c>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d007      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a24      	ldr	r2, [pc, #144]	@ (8006fa4 <TIM_Base_SetConfig+0x110>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d003      	beq.n	8006f1e <TIM_Base_SetConfig+0x8a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a23      	ldr	r2, [pc, #140]	@ (8006fa8 <TIM_Base_SetConfig+0x114>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d108      	bne.n	8006f30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a0e      	ldr	r2, [pc, #56]	@ (8006f90 <TIM_Base_SetConfig+0xfc>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d103      	bne.n	8006f64 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	691a      	ldr	r2, [r3, #16]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d105      	bne.n	8006f82 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	f023 0201 	bic.w	r2, r3, #1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	611a      	str	r2, [r3, #16]
  }
}
 8006f82:	bf00      	nop
 8006f84:	3714      	adds	r7, #20
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	40010000 	.word	0x40010000
 8006f94:	40000400 	.word	0x40000400
 8006f98:	40000800 	.word	0x40000800
 8006f9c:	40000c00 	.word	0x40000c00
 8006fa0:	40014000 	.word	0x40014000
 8006fa4:	40014400 	.word	0x40014400
 8006fa8:	40014800 	.word	0x40014800

08006fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b087      	sub	sp, #28
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a1b      	ldr	r3, [r3, #32]
 8006fba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	f023 0201 	bic.w	r2, r3, #1
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f023 0303 	bic.w	r3, r3, #3
 8006fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	f023 0302 	bic.w	r3, r3, #2
 8006ff4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a1c      	ldr	r2, [pc, #112]	@ (8007074 <TIM_OC1_SetConfig+0xc8>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d10c      	bne.n	8007022 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f023 0308 	bic.w	r3, r3, #8
 800700e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	4313      	orrs	r3, r2
 8007018:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f023 0304 	bic.w	r3, r3, #4
 8007020:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a13      	ldr	r2, [pc, #76]	@ (8007074 <TIM_OC1_SetConfig+0xc8>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d111      	bne.n	800704e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007030:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007038:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	693a      	ldr	r2, [r7, #16]
 8007040:	4313      	orrs	r3, r2
 8007042:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	693a      	ldr	r2, [r7, #16]
 800704a:	4313      	orrs	r3, r2
 800704c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	693a      	ldr	r2, [r7, #16]
 8007052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	685a      	ldr	r2, [r3, #4]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	621a      	str	r2, [r3, #32]
}
 8007068:	bf00      	nop
 800706a:	371c      	adds	r7, #28
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr
 8007074:	40010000 	.word	0x40010000

08007078 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a1b      	ldr	r3, [r3, #32]
 800708c:	f023 0210 	bic.w	r2, r3, #16
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	021b      	lsls	r3, r3, #8
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f023 0320 	bic.w	r3, r3, #32
 80070c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	011b      	lsls	r3, r3, #4
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a1e      	ldr	r2, [pc, #120]	@ (800714c <TIM_OC2_SetConfig+0xd4>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d10d      	bne.n	80070f4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	011b      	lsls	r3, r3, #4
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a15      	ldr	r2, [pc, #84]	@ (800714c <TIM_OC2_SetConfig+0xd4>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d113      	bne.n	8007124 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007102:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800710a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	693a      	ldr	r2, [r7, #16]
 8007114:	4313      	orrs	r3, r2
 8007116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	699b      	ldr	r3, [r3, #24]
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	4313      	orrs	r3, r2
 8007122:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	621a      	str	r2, [r3, #32]
}
 800713e:	bf00      	nop
 8007140:	371c      	adds	r7, #28
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	40010000 	.word	0x40010000

08007150 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007150:	b480      	push	{r7}
 8007152:	b087      	sub	sp, #28
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800717e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f023 0303 	bic.w	r3, r3, #3
 8007186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	4313      	orrs	r3, r2
 8007190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007198:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	021b      	lsls	r3, r3, #8
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007220 <TIM_OC3_SetConfig+0xd0>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d10d      	bne.n	80071ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80071b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	021b      	lsls	r3, r3, #8
 80071bc:	697a      	ldr	r2, [r7, #20]
 80071be:	4313      	orrs	r3, r2
 80071c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80071c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a14      	ldr	r2, [pc, #80]	@ (8007220 <TIM_OC3_SetConfig+0xd0>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d113      	bne.n	80071fa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	011b      	lsls	r3, r3, #4
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	011b      	lsls	r3, r3, #4
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	693a      	ldr	r2, [r7, #16]
 80071fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	697a      	ldr	r2, [r7, #20]
 8007212:	621a      	str	r2, [r3, #32]
}
 8007214:	bf00      	nop
 8007216:	371c      	adds	r7, #28
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr
 8007220:	40010000 	.word	0x40010000

08007224 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a1b      	ldr	r3, [r3, #32]
 8007238:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	69db      	ldr	r3, [r3, #28]
 800724a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800725a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	021b      	lsls	r3, r3, #8
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	4313      	orrs	r3, r2
 8007266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800726e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	031b      	lsls	r3, r3, #12
 8007276:	693a      	ldr	r2, [r7, #16]
 8007278:	4313      	orrs	r3, r2
 800727a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a10      	ldr	r2, [pc, #64]	@ (80072c0 <TIM_OC4_SetConfig+0x9c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d109      	bne.n	8007298 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800728a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	019b      	lsls	r3, r3, #6
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	4313      	orrs	r3, r2
 8007296:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	697a      	ldr	r2, [r7, #20]
 800729c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68fa      	ldr	r2, [r7, #12]
 80072a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685a      	ldr	r2, [r3, #4]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	621a      	str	r2, [r3, #32]
}
 80072b2:	bf00      	nop
 80072b4:	371c      	adds	r7, #28
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	40010000 	.word	0x40010000

080072c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6a1b      	ldr	r3, [r3, #32]
 80072d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	f023 0201 	bic.w	r2, r3, #1
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	011b      	lsls	r3, r3, #4
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	f023 030a 	bic.w	r3, r3, #10
 8007300:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	4313      	orrs	r3, r2
 8007308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	621a      	str	r2, [r3, #32]
}
 8007316:	bf00      	nop
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr

08007322 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007322:	b480      	push	{r7}
 8007324:	b087      	sub	sp, #28
 8007326:	af00      	add	r7, sp, #0
 8007328:	60f8      	str	r0, [r7, #12]
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	f023 0210 	bic.w	r2, r3, #16
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800734c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	031b      	lsls	r3, r3, #12
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	4313      	orrs	r3, r2
 8007356:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800735e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	697a      	ldr	r2, [r7, #20]
 8007366:	4313      	orrs	r3, r2
 8007368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	621a      	str	r2, [r3, #32]
}
 8007376:	bf00      	nop
 8007378:	371c      	adds	r7, #28
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007382:	b480      	push	{r7}
 8007384:	b085      	sub	sp, #20
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
 800738a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007398:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4313      	orrs	r3, r2
 80073a0:	f043 0307 	orr.w	r3, r3, #7
 80073a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	609a      	str	r2, [r3, #8]
}
 80073ac:	bf00      	nop
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80073d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	021a      	lsls	r2, r3, #8
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	431a      	orrs	r2, r3
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4313      	orrs	r3, r2
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	609a      	str	r2, [r3, #8]
}
 80073ec:	bf00      	nop
 80073ee:	371c      	adds	r7, #28
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b087      	sub	sp, #28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	f003 031f 	and.w	r3, r3, #31
 800740a:	2201      	movs	r2, #1
 800740c:	fa02 f303 	lsl.w	r3, r2, r3
 8007410:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6a1a      	ldr	r2, [r3, #32]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	43db      	mvns	r3, r3
 800741a:	401a      	ands	r2, r3
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6a1a      	ldr	r2, [r3, #32]
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f003 031f 	and.w	r3, r3, #31
 800742a:	6879      	ldr	r1, [r7, #4]
 800742c:	fa01 f303 	lsl.w	r3, r1, r3
 8007430:	431a      	orrs	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	621a      	str	r2, [r3, #32]
}
 8007436:	bf00      	nop
 8007438:	371c      	adds	r7, #28
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
	...

08007444 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007454:	2b01      	cmp	r3, #1
 8007456:	d101      	bne.n	800745c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007458:	2302      	movs	r3, #2
 800745a:	e050      	b.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2202      	movs	r2, #2
 8007468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007482:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	4313      	orrs	r3, r2
 800748c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a1c      	ldr	r2, [pc, #112]	@ (800750c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d018      	beq.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074a8:	d013      	beq.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a18      	ldr	r2, [pc, #96]	@ (8007510 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d00e      	beq.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a16      	ldr	r2, [pc, #88]	@ (8007514 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d009      	beq.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a15      	ldr	r2, [pc, #84]	@ (8007518 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d004      	beq.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a13      	ldr	r2, [pc, #76]	@ (800751c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d10c      	bne.n	80074ec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	68ba      	ldr	r2, [r7, #8]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3714      	adds	r7, #20
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr
 800750a:	bf00      	nop
 800750c:	40010000 	.word	0x40010000
 8007510:	40000400 	.word	0x40000400
 8007514:	40000800 	.word	0x40000800
 8007518:	40000c00 	.word	0x40000c00
 800751c:	40014000 	.word	0x40014000

08007520 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007548:	b084      	sub	sp, #16
 800754a:	b580      	push	{r7, lr}
 800754c:	b084      	sub	sp, #16
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
 8007552:	f107 001c 	add.w	r0, r7, #28
 8007556:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800755a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800755e:	2b01      	cmp	r3, #1
 8007560:	d123      	bne.n	80075aa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007566:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007576:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800758a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800758e:	2b01      	cmp	r3, #1
 8007590:	d105      	bne.n	800759e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f001 fae8 	bl	8008b74 <USB_CoreReset>
 80075a4:	4603      	mov	r3, r0
 80075a6:	73fb      	strb	r3, [r7, #15]
 80075a8:	e01b      	b.n	80075e2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f001 fadc 	bl	8008b74 <USB_CoreReset>
 80075bc:	4603      	mov	r3, r0
 80075be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80075c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d106      	bne.n	80075d6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80075d4:	e005      	b.n	80075e2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80075e2:	7fbb      	ldrb	r3, [r7, #30]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d10b      	bne.n	8007600 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f043 0206 	orr.w	r2, r3, #6
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f043 0220 	orr.w	r2, r3, #32
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007600:	7bfb      	ldrb	r3, [r7, #15]
}
 8007602:	4618      	mov	r0, r3
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800760c:	b004      	add	sp, #16
 800760e:	4770      	bx	lr

08007610 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	4613      	mov	r3, r2
 800761c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800761e:	79fb      	ldrb	r3, [r7, #7]
 8007620:	2b02      	cmp	r3, #2
 8007622:	d165      	bne.n	80076f0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	4a41      	ldr	r2, [pc, #260]	@ (800772c <USB_SetTurnaroundTime+0x11c>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d906      	bls.n	800763a <USB_SetTurnaroundTime+0x2a>
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4a40      	ldr	r2, [pc, #256]	@ (8007730 <USB_SetTurnaroundTime+0x120>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d202      	bcs.n	800763a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007634:	230f      	movs	r3, #15
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	e062      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	4a3c      	ldr	r2, [pc, #240]	@ (8007730 <USB_SetTurnaroundTime+0x120>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d306      	bcc.n	8007650 <USB_SetTurnaroundTime+0x40>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	4a3b      	ldr	r2, [pc, #236]	@ (8007734 <USB_SetTurnaroundTime+0x124>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d202      	bcs.n	8007650 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800764a:	230e      	movs	r3, #14
 800764c:	617b      	str	r3, [r7, #20]
 800764e:	e057      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4a38      	ldr	r2, [pc, #224]	@ (8007734 <USB_SetTurnaroundTime+0x124>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d306      	bcc.n	8007666 <USB_SetTurnaroundTime+0x56>
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4a37      	ldr	r2, [pc, #220]	@ (8007738 <USB_SetTurnaroundTime+0x128>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d202      	bcs.n	8007666 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007660:	230d      	movs	r3, #13
 8007662:	617b      	str	r3, [r7, #20]
 8007664:	e04c      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	4a33      	ldr	r2, [pc, #204]	@ (8007738 <USB_SetTurnaroundTime+0x128>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d306      	bcc.n	800767c <USB_SetTurnaroundTime+0x6c>
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	4a32      	ldr	r2, [pc, #200]	@ (800773c <USB_SetTurnaroundTime+0x12c>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d802      	bhi.n	800767c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007676:	230c      	movs	r3, #12
 8007678:	617b      	str	r3, [r7, #20]
 800767a:	e041      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	4a2f      	ldr	r2, [pc, #188]	@ (800773c <USB_SetTurnaroundTime+0x12c>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d906      	bls.n	8007692 <USB_SetTurnaroundTime+0x82>
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	4a2e      	ldr	r2, [pc, #184]	@ (8007740 <USB_SetTurnaroundTime+0x130>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d802      	bhi.n	8007692 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800768c:	230b      	movs	r3, #11
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	e036      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	4a2a      	ldr	r2, [pc, #168]	@ (8007740 <USB_SetTurnaroundTime+0x130>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d906      	bls.n	80076a8 <USB_SetTurnaroundTime+0x98>
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	4a29      	ldr	r2, [pc, #164]	@ (8007744 <USB_SetTurnaroundTime+0x134>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d802      	bhi.n	80076a8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80076a2:	230a      	movs	r3, #10
 80076a4:	617b      	str	r3, [r7, #20]
 80076a6:	e02b      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	4a26      	ldr	r2, [pc, #152]	@ (8007744 <USB_SetTurnaroundTime+0x134>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d906      	bls.n	80076be <USB_SetTurnaroundTime+0xae>
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	4a25      	ldr	r2, [pc, #148]	@ (8007748 <USB_SetTurnaroundTime+0x138>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d202      	bcs.n	80076be <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076b8:	2309      	movs	r3, #9
 80076ba:	617b      	str	r3, [r7, #20]
 80076bc:	e020      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	4a21      	ldr	r2, [pc, #132]	@ (8007748 <USB_SetTurnaroundTime+0x138>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d306      	bcc.n	80076d4 <USB_SetTurnaroundTime+0xc4>
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	4a20      	ldr	r2, [pc, #128]	@ (800774c <USB_SetTurnaroundTime+0x13c>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d802      	bhi.n	80076d4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076ce:	2308      	movs	r3, #8
 80076d0:	617b      	str	r3, [r7, #20]
 80076d2:	e015      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	4a1d      	ldr	r2, [pc, #116]	@ (800774c <USB_SetTurnaroundTime+0x13c>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d906      	bls.n	80076ea <USB_SetTurnaroundTime+0xda>
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4a1c      	ldr	r2, [pc, #112]	@ (8007750 <USB_SetTurnaroundTime+0x140>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d202      	bcs.n	80076ea <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076e4:	2307      	movs	r3, #7
 80076e6:	617b      	str	r3, [r7, #20]
 80076e8:	e00a      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076ea:	2306      	movs	r3, #6
 80076ec:	617b      	str	r3, [r7, #20]
 80076ee:	e007      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076f0:	79fb      	ldrb	r3, [r7, #7]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d102      	bne.n	80076fc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076f6:	2309      	movs	r3, #9
 80076f8:	617b      	str	r3, [r7, #20]
 80076fa:	e001      	b.n	8007700 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80076fc:	2309      	movs	r3, #9
 80076fe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	029b      	lsls	r3, r3, #10
 8007714:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007718:	431a      	orrs	r2, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	371c      	adds	r7, #28
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr
 800772c:	00d8acbf 	.word	0x00d8acbf
 8007730:	00e4e1c0 	.word	0x00e4e1c0
 8007734:	00f42400 	.word	0x00f42400
 8007738:	01067380 	.word	0x01067380
 800773c:	011a499f 	.word	0x011a499f
 8007740:	01312cff 	.word	0x01312cff
 8007744:	014ca43f 	.word	0x014ca43f
 8007748:	016e3600 	.word	0x016e3600
 800774c:	01a6ab1f 	.word	0x01a6ab1f
 8007750:	01e84800 	.word	0x01e84800

08007754 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f043 0201 	orr.w	r2, r3, #1
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	370c      	adds	r7, #12
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr

08007776 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007776:	b480      	push	{r7}
 8007778:	b083      	sub	sp, #12
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	f023 0201 	bic.w	r2, r3, #1
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	460b      	mov	r3, r1
 80077a2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80077a4:	2300      	movs	r3, #0
 80077a6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077b4:	78fb      	ldrb	r3, [r7, #3]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d115      	bne.n	80077e6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077c6:	200a      	movs	r0, #10
 80077c8:	f7fa f8e6 	bl	8001998 <HAL_Delay>
      ms += 10U;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	330a      	adds	r3, #10
 80077d0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f001 f93f 	bl	8008a56 <USB_GetMode>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d01e      	beq.n	800781c <USB_SetCurrentMode+0x84>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2bc7      	cmp	r3, #199	@ 0xc7
 80077e2:	d9f0      	bls.n	80077c6 <USB_SetCurrentMode+0x2e>
 80077e4:	e01a      	b.n	800781c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077e6:	78fb      	ldrb	r3, [r7, #3]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d115      	bne.n	8007818 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077f8:	200a      	movs	r0, #10
 80077fa:	f7fa f8cd 	bl	8001998 <HAL_Delay>
      ms += 10U;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	330a      	adds	r3, #10
 8007802:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f001 f926 	bl	8008a56 <USB_GetMode>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d005      	beq.n	800781c <USB_SetCurrentMode+0x84>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2bc7      	cmp	r3, #199	@ 0xc7
 8007814:	d9f0      	bls.n	80077f8 <USB_SetCurrentMode+0x60>
 8007816:	e001      	b.n	800781c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e005      	b.n	8007828 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2bc8      	cmp	r3, #200	@ 0xc8
 8007820:	d101      	bne.n	8007826 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e000      	b.n	8007828 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007826:	2300      	movs	r3, #0
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007830:	b084      	sub	sp, #16
 8007832:	b580      	push	{r7, lr}
 8007834:	b086      	sub	sp, #24
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800783e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007842:	2300      	movs	r3, #0
 8007844:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800784a:	2300      	movs	r3, #0
 800784c:	613b      	str	r3, [r7, #16]
 800784e:	e009      	b.n	8007864 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007850:	687a      	ldr	r2, [r7, #4]
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	3340      	adds	r3, #64	@ 0x40
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	2200      	movs	r2, #0
 800785c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	3301      	adds	r3, #1
 8007862:	613b      	str	r3, [r7, #16]
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	2b0e      	cmp	r3, #14
 8007868:	d9f2      	bls.n	8007850 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800786a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800786e:	2b00      	cmp	r3, #0
 8007870:	d11c      	bne.n	80078ac <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007880:	f043 0302 	orr.w	r3, r3, #2
 8007884:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007896:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	639a      	str	r2, [r3, #56]	@ 0x38
 80078aa:	e00b      	b.n	80078c4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078bc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078ca:	461a      	mov	r2, r3
 80078cc:	2300      	movs	r3, #0
 80078ce:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d10d      	bne.n	80078f4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d104      	bne.n	80078ea <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078e0:	2100      	movs	r1, #0
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 f968 	bl	8007bb8 <USB_SetDevSpeed>
 80078e8:	e008      	b.n	80078fc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078ea:	2101      	movs	r1, #1
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 f963 	bl	8007bb8 <USB_SetDevSpeed>
 80078f2:	e003      	b.n	80078fc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078f4:	2103      	movs	r1, #3
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f95e 	bl	8007bb8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078fc:	2110      	movs	r1, #16
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f8fa 	bl	8007af8 <USB_FlushTxFifo>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d001      	beq.n	800790e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f924 	bl	8007b5c <USB_FlushRxFifo>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007924:	461a      	mov	r2, r3
 8007926:	2300      	movs	r3, #0
 8007928:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007930:	461a      	mov	r2, r3
 8007932:	2300      	movs	r3, #0
 8007934:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800793c:	461a      	mov	r2, r3
 800793e:	2300      	movs	r3, #0
 8007940:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007942:	2300      	movs	r3, #0
 8007944:	613b      	str	r3, [r7, #16]
 8007946:	e043      	b.n	80079d0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	015a      	lsls	r2, r3, #5
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	4413      	add	r3, r2
 8007950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800795a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800795e:	d118      	bne.n	8007992 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10a      	bne.n	800797c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	015a      	lsls	r2, r3, #5
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	4413      	add	r3, r2
 800796e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007972:	461a      	mov	r2, r3
 8007974:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007978:	6013      	str	r3, [r2, #0]
 800797a:	e013      	b.n	80079a4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	015a      	lsls	r2, r3, #5
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	4413      	add	r3, r2
 8007984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007988:	461a      	mov	r2, r3
 800798a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	e008      	b.n	80079a4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	4413      	add	r3, r2
 800799a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800799e:	461a      	mov	r2, r3
 80079a0:	2300      	movs	r3, #0
 80079a2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	015a      	lsls	r2, r3, #5
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b0:	461a      	mov	r2, r3
 80079b2:	2300      	movs	r3, #0
 80079b4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	015a      	lsls	r2, r3, #5
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	4413      	add	r3, r2
 80079be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079c2:	461a      	mov	r2, r3
 80079c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80079c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	3301      	adds	r3, #1
 80079ce:	613b      	str	r3, [r7, #16]
 80079d0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079d4:	461a      	mov	r2, r3
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	4293      	cmp	r3, r2
 80079da:	d3b5      	bcc.n	8007948 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079dc:	2300      	movs	r3, #0
 80079de:	613b      	str	r3, [r7, #16]
 80079e0:	e043      	b.n	8007a6a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	015a      	lsls	r2, r3, #5
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	4413      	add	r3, r2
 80079ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079f8:	d118      	bne.n	8007a2c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10a      	bne.n	8007a16 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	015a      	lsls	r2, r3, #5
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a12:	6013      	str	r3, [r2, #0]
 8007a14:	e013      	b.n	8007a3e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	015a      	lsls	r2, r3, #5
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a22:	461a      	mov	r2, r3
 8007a24:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	e008      	b.n	8007a3e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a38:	461a      	mov	r2, r3
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	015a      	lsls	r2, r3, #5
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4413      	add	r3, r2
 8007a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	015a      	lsls	r2, r3, #5
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4413      	add	r3, r2
 8007a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a62:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	3301      	adds	r3, #1
 8007a68:	613b      	str	r3, [r7, #16]
 8007a6a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a6e:	461a      	mov	r2, r3
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d3b5      	bcc.n	80079e2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a7c:	691b      	ldr	r3, [r3, #16]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a88:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007a96:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d105      	bne.n	8007aac <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	f043 0210 	orr.w	r2, r3, #16
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	699a      	ldr	r2, [r3, #24]
 8007ab0:	4b10      	ldr	r3, [pc, #64]	@ (8007af4 <USB_DevInit+0x2c4>)
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ab8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d005      	beq.n	8007acc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	f043 0208 	orr.w	r2, r3, #8
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007acc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d107      	bne.n	8007ae4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007adc:	f043 0304 	orr.w	r3, r3, #4
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3718      	adds	r7, #24
 8007aea:	46bd      	mov	sp, r7
 8007aec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007af0:	b004      	add	sp, #16
 8007af2:	4770      	bx	lr
 8007af4:	803c3800 	.word	0x803c3800

08007af8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b12:	d901      	bls.n	8007b18 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e01b      	b.n	8007b50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	daf2      	bge.n	8007b06 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	019b      	lsls	r3, r3, #6
 8007b28:	f043 0220 	orr.w	r2, r3, #32
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	3301      	adds	r3, #1
 8007b34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b3c:	d901      	bls.n	8007b42 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e006      	b.n	8007b50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	691b      	ldr	r3, [r3, #16]
 8007b46:	f003 0320 	and.w	r3, r3, #32
 8007b4a:	2b20      	cmp	r3, #32
 8007b4c:	d0f0      	beq.n	8007b30 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b64:	2300      	movs	r3, #0
 8007b66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b74:	d901      	bls.n	8007b7a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e018      	b.n	8007bac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	daf2      	bge.n	8007b68 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b82:	2300      	movs	r3, #0
 8007b84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2210      	movs	r2, #16
 8007b8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b98:	d901      	bls.n	8007b9e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b9a:	2303      	movs	r3, #3
 8007b9c:	e006      	b.n	8007bac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	691b      	ldr	r3, [r3, #16]
 8007ba2:	f003 0310 	and.w	r3, r3, #16
 8007ba6:	2b10      	cmp	r3, #16
 8007ba8:	d0f0      	beq.n	8007b8c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3714      	adds	r7, #20
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b085      	sub	sp, #20
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	78fb      	ldrb	r3, [r7, #3]
 8007bd2:	68f9      	ldr	r1, [r7, #12]
 8007bd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3714      	adds	r7, #20
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bea:	b480      	push	{r7}
 8007bec:	b087      	sub	sp, #28
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f003 0306 	and.w	r3, r3, #6
 8007c02:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d102      	bne.n	8007c10 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	75fb      	strb	r3, [r7, #23]
 8007c0e:	e00a      	b.n	8007c26 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d002      	beq.n	8007c1c <USB_GetDevSpeed+0x32>
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2b06      	cmp	r3, #6
 8007c1a:	d102      	bne.n	8007c22 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	75fb      	strb	r3, [r7, #23]
 8007c20:	e001      	b.n	8007c26 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c22:	230f      	movs	r3, #15
 8007c24:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	371c      	adds	r7, #28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b085      	sub	sp, #20
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	785b      	ldrb	r3, [r3, #1]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d13a      	bne.n	8007cc6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c56:	69da      	ldr	r2, [r3, #28]
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	f003 030f 	and.w	r3, r3, #15
 8007c60:	2101      	movs	r1, #1
 8007c62:	fa01 f303 	lsl.w	r3, r1, r3
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	68f9      	ldr	r1, [r7, #12]
 8007c6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	015a      	lsls	r2, r3, #5
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4413      	add	r3, r2
 8007c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d155      	bne.n	8007d34 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	015a      	lsls	r2, r3, #5
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	791b      	ldrb	r3, [r3, #4]
 8007ca2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ca4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	059b      	lsls	r3, r3, #22
 8007caa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007cac:	4313      	orrs	r3, r2
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	0151      	lsls	r1, r2, #5
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	440a      	add	r2, r1
 8007cb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cc2:	6013      	str	r3, [r2, #0]
 8007cc4:	e036      	b.n	8007d34 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ccc:	69da      	ldr	r2, [r3, #28]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	f003 030f 	and.w	r3, r3, #15
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cdc:	041b      	lsls	r3, r3, #16
 8007cde:	68f9      	ldr	r1, [r7, #12]
 8007ce0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	015a      	lsls	r2, r3, #5
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	4413      	add	r3, r2
 8007cf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d11a      	bne.n	8007d34 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	015a      	lsls	r2, r3, #5
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	4413      	add	r3, r2
 8007d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	791b      	ldrb	r3, [r3, #4]
 8007d18:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d1a:	430b      	orrs	r3, r1
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	0151      	lsls	r1, r2, #5
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	440a      	add	r2, r1
 8007d26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d32:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
	...

08007d44 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	785b      	ldrb	r3, [r3, #1]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d161      	bne.n	8007e24 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d76:	d11f      	bne.n	8007db8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	015a      	lsls	r2, r3, #5
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	4413      	add	r3, r2
 8007d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	0151      	lsls	r1, r2, #5
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	440a      	add	r2, r1
 8007d8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d92:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d96:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	015a      	lsls	r2, r3, #5
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4413      	add	r3, r2
 8007da0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	0151      	lsls	r1, r2, #5
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	440a      	add	r2, r1
 8007dae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007db2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007db6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	f003 030f 	and.w	r3, r3, #15
 8007dc8:	2101      	movs	r1, #1
 8007dca:	fa01 f303 	lsl.w	r3, r1, r3
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	43db      	mvns	r3, r3
 8007dd2:	68f9      	ldr	r1, [r7, #12]
 8007dd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dd8:	4013      	ands	r3, r2
 8007dda:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007de2:	69da      	ldr	r2, [r3, #28]
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	f003 030f 	and.w	r3, r3, #15
 8007dec:	2101      	movs	r1, #1
 8007dee:	fa01 f303 	lsl.w	r3, r1, r3
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	43db      	mvns	r3, r3
 8007df6:	68f9      	ldr	r1, [r7, #12]
 8007df8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	0159      	lsls	r1, r3, #5
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	440b      	add	r3, r1
 8007e16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e1a:	4619      	mov	r1, r3
 8007e1c:	4b35      	ldr	r3, [pc, #212]	@ (8007ef4 <USB_DeactivateEndpoint+0x1b0>)
 8007e1e:	4013      	ands	r3, r2
 8007e20:	600b      	str	r3, [r1, #0]
 8007e22:	e060      	b.n	8007ee6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e3a:	d11f      	bne.n	8007e7c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	0151      	lsls	r1, r2, #5
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	440a      	add	r2, r1
 8007e52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e5a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	015a      	lsls	r2, r3, #5
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4413      	add	r3, r2
 8007e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	0151      	lsls	r1, r2, #5
 8007e6e:	68fa      	ldr	r2, [r7, #12]
 8007e70:	440a      	add	r2, r1
 8007e72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	f003 030f 	and.w	r3, r3, #15
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e92:	041b      	lsls	r3, r3, #16
 8007e94:	43db      	mvns	r3, r3
 8007e96:	68f9      	ldr	r1, [r7, #12]
 8007e98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ea6:	69da      	ldr	r2, [r3, #28]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	781b      	ldrb	r3, [r3, #0]
 8007eac:	f003 030f 	and.w	r3, r3, #15
 8007eb0:	2101      	movs	r1, #1
 8007eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8007eb6:	041b      	lsls	r3, r3, #16
 8007eb8:	43db      	mvns	r3, r3
 8007eba:	68f9      	ldr	r1, [r7, #12]
 8007ebc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	0159      	lsls	r1, r3, #5
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	440b      	add	r3, r1
 8007eda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ede:	4619      	mov	r1, r3
 8007ee0:	4b05      	ldr	r3, [pc, #20]	@ (8007ef8 <USB_DeactivateEndpoint+0x1b4>)
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3714      	adds	r7, #20
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	ec337800 	.word	0xec337800
 8007ef8:	eff37800 	.word	0xeff37800

08007efc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b08a      	sub	sp, #40	@ 0x28
 8007f00:	af02      	add	r7, sp, #8
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	4613      	mov	r3, r2
 8007f08:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	785b      	ldrb	r3, [r3, #1]
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	f040 817f 	bne.w	800821c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d132      	bne.n	8007f8c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f32:	691b      	ldr	r3, [r3, #16]
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	0151      	lsls	r1, r2, #5
 8007f38:	69fa      	ldr	r2, [r7, #28]
 8007f3a:	440a      	add	r2, r1
 8007f3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f40:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007f44:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007f48:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	015a      	lsls	r2, r3, #5
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	4413      	add	r3, r2
 8007f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	69ba      	ldr	r2, [r7, #24]
 8007f5a:	0151      	lsls	r1, r2, #5
 8007f5c:	69fa      	ldr	r2, [r7, #28]
 8007f5e:	440a      	add	r2, r1
 8007f60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007f68:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	015a      	lsls	r2, r3, #5
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	4413      	add	r3, r2
 8007f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	69ba      	ldr	r2, [r7, #24]
 8007f7a:	0151      	lsls	r1, r2, #5
 8007f7c:	69fa      	ldr	r2, [r7, #28]
 8007f7e:	440a      	add	r2, r1
 8007f80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f84:	0cdb      	lsrs	r3, r3, #19
 8007f86:	04db      	lsls	r3, r3, #19
 8007f88:	6113      	str	r3, [r2, #16]
 8007f8a:	e097      	b.n	80080bc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f8c:	69bb      	ldr	r3, [r7, #24]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	0151      	lsls	r1, r2, #5
 8007f9e:	69fa      	ldr	r2, [r7, #28]
 8007fa0:	440a      	add	r2, r1
 8007fa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fa6:	0cdb      	lsrs	r3, r3, #19
 8007fa8:	04db      	lsls	r3, r3, #19
 8007faa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fac:	69bb      	ldr	r3, [r7, #24]
 8007fae:	015a      	lsls	r2, r3, #5
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	69ba      	ldr	r2, [r7, #24]
 8007fbc:	0151      	lsls	r1, r2, #5
 8007fbe:	69fa      	ldr	r2, [r7, #28]
 8007fc0:	440a      	add	r2, r1
 8007fc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fc6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007fca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007fce:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d11a      	bne.n	800800c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	691a      	ldr	r2, [r3, #16]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d903      	bls.n	8007fea <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	689a      	ldr	r2, [r3, #8]
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	015a      	lsls	r2, r3, #5
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ff6:	691b      	ldr	r3, [r3, #16]
 8007ff8:	69ba      	ldr	r2, [r7, #24]
 8007ffa:	0151      	lsls	r1, r2, #5
 8007ffc:	69fa      	ldr	r2, [r7, #28]
 8007ffe:	440a      	add	r2, r1
 8008000:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008004:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008008:	6113      	str	r3, [r2, #16]
 800800a:	e044      	b.n	8008096 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	691a      	ldr	r2, [r3, #16]
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	4413      	add	r3, r2
 8008016:	1e5a      	subs	r2, r3, #1
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008020:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	4413      	add	r3, r2
 800802a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800802e:	691a      	ldr	r2, [r3, #16]
 8008030:	8afb      	ldrh	r3, [r7, #22]
 8008032:	04d9      	lsls	r1, r3, #19
 8008034:	4ba4      	ldr	r3, [pc, #656]	@ (80082c8 <USB_EPStartXfer+0x3cc>)
 8008036:	400b      	ands	r3, r1
 8008038:	69b9      	ldr	r1, [r7, #24]
 800803a:	0148      	lsls	r0, r1, #5
 800803c:	69f9      	ldr	r1, [r7, #28]
 800803e:	4401      	add	r1, r0
 8008040:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008044:	4313      	orrs	r3, r2
 8008046:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	791b      	ldrb	r3, [r3, #4]
 800804c:	2b01      	cmp	r3, #1
 800804e:	d122      	bne.n	8008096 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	015a      	lsls	r2, r3, #5
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	4413      	add	r3, r2
 8008058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	69fa      	ldr	r2, [r7, #28]
 8008064:	440a      	add	r2, r1
 8008066:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800806a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800806e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	4413      	add	r3, r2
 8008078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800807c:	691a      	ldr	r2, [r3, #16]
 800807e:	8afb      	ldrh	r3, [r7, #22]
 8008080:	075b      	lsls	r3, r3, #29
 8008082:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008086:	69b9      	ldr	r1, [r7, #24]
 8008088:	0148      	lsls	r0, r1, #5
 800808a:	69f9      	ldr	r1, [r7, #28]
 800808c:	4401      	add	r1, r0
 800808e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008092:	4313      	orrs	r3, r2
 8008094:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	015a      	lsls	r2, r3, #5
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	4413      	add	r3, r2
 800809e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080a2:	691a      	ldr	r2, [r3, #16]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080ac:	69b9      	ldr	r1, [r7, #24]
 80080ae:	0148      	lsls	r0, r1, #5
 80080b0:	69f9      	ldr	r1, [r7, #28]
 80080b2:	4401      	add	r1, r0
 80080b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80080b8:	4313      	orrs	r3, r2
 80080ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80080bc:	79fb      	ldrb	r3, [r7, #7]
 80080be:	2b01      	cmp	r3, #1
 80080c0:	d14b      	bne.n	800815a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	69db      	ldr	r3, [r3, #28]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d009      	beq.n	80080de <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	015a      	lsls	r2, r3, #5
 80080ce:	69fb      	ldr	r3, [r7, #28]
 80080d0:	4413      	add	r3, r2
 80080d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080d6:	461a      	mov	r2, r3
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	69db      	ldr	r3, [r3, #28]
 80080dc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	791b      	ldrb	r3, [r3, #4]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d128      	bne.n	8008138 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d110      	bne.n	8008118 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	015a      	lsls	r2, r3, #5
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	4413      	add	r3, r2
 80080fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	69ba      	ldr	r2, [r7, #24]
 8008106:	0151      	lsls	r1, r2, #5
 8008108:	69fa      	ldr	r2, [r7, #28]
 800810a:	440a      	add	r2, r1
 800810c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008110:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008114:	6013      	str	r3, [r2, #0]
 8008116:	e00f      	b.n	8008138 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	4413      	add	r3, r2
 8008120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	0151      	lsls	r1, r2, #5
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	440a      	add	r2, r1
 800812e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008136:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	015a      	lsls	r2, r3, #5
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	4413      	add	r3, r2
 8008140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	0151      	lsls	r1, r2, #5
 800814a:	69fa      	ldr	r2, [r7, #28]
 800814c:	440a      	add	r2, r1
 800814e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008152:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008156:	6013      	str	r3, [r2, #0]
 8008158:	e166      	b.n	8008428 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	015a      	lsls	r2, r3, #5
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	4413      	add	r3, r2
 8008162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	69ba      	ldr	r2, [r7, #24]
 800816a:	0151      	lsls	r1, r2, #5
 800816c:	69fa      	ldr	r2, [r7, #28]
 800816e:	440a      	add	r2, r1
 8008170:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008174:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008178:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	791b      	ldrb	r3, [r3, #4]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d015      	beq.n	80081ae <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	2b00      	cmp	r3, #0
 8008188:	f000 814e 	beq.w	8008428 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	f003 030f 	and.w	r3, r3, #15
 800819c:	2101      	movs	r1, #1
 800819e:	fa01 f303 	lsl.w	r3, r1, r3
 80081a2:	69f9      	ldr	r1, [r7, #28]
 80081a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081a8:	4313      	orrs	r3, r2
 80081aa:	634b      	str	r3, [r1, #52]	@ 0x34
 80081ac:	e13c      	b.n	8008428 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d110      	bne.n	80081e0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	69ba      	ldr	r2, [r7, #24]
 80081ce:	0151      	lsls	r1, r2, #5
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	440a      	add	r2, r1
 80081d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081dc:	6013      	str	r3, [r2, #0]
 80081de:	e00f      	b.n	8008200 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	015a      	lsls	r2, r3, #5
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	4413      	add	r3, r2
 80081e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	69ba      	ldr	r2, [r7, #24]
 80081f0:	0151      	lsls	r1, r2, #5
 80081f2:	69fa      	ldr	r2, [r7, #28]
 80081f4:	440a      	add	r2, r1
 80081f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081fe:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	68d9      	ldr	r1, [r3, #12]
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	781a      	ldrb	r2, [r3, #0]
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	b298      	uxth	r0, r3
 800820e:	79fb      	ldrb	r3, [r7, #7]
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	4603      	mov	r3, r0
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f000 f9b9 	bl	800858c <USB_WritePacket>
 800821a:	e105      	b.n	8008428 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	4413      	add	r3, r2
 8008224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	69ba      	ldr	r2, [r7, #24]
 800822c:	0151      	lsls	r1, r2, #5
 800822e:	69fa      	ldr	r2, [r7, #28]
 8008230:	440a      	add	r2, r1
 8008232:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008236:	0cdb      	lsrs	r3, r3, #19
 8008238:	04db      	lsls	r3, r3, #19
 800823a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	69ba      	ldr	r2, [r7, #24]
 800824c:	0151      	lsls	r1, r2, #5
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	440a      	add	r2, r1
 8008252:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008256:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800825a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800825e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d132      	bne.n	80082cc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d003      	beq.n	8008276 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	689a      	ldr	r2, [r3, #8]
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	689a      	ldr	r2, [r3, #8]
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	4413      	add	r3, r2
 8008286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800828a:	691a      	ldr	r2, [r3, #16]
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008294:	69b9      	ldr	r1, [r7, #24]
 8008296:	0148      	lsls	r0, r1, #5
 8008298:	69f9      	ldr	r1, [r7, #28]
 800829a:	4401      	add	r1, r0
 800829c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082a0:	4313      	orrs	r3, r2
 80082a2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	69ba      	ldr	r2, [r7, #24]
 80082b4:	0151      	lsls	r1, r2, #5
 80082b6:	69fa      	ldr	r2, [r7, #28]
 80082b8:	440a      	add	r2, r1
 80082ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80082c2:	6113      	str	r3, [r2, #16]
 80082c4:	e062      	b.n	800838c <USB_EPStartXfer+0x490>
 80082c6:	bf00      	nop
 80082c8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d123      	bne.n	800831c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e0:	691a      	ldr	r2, [r3, #16]
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082ea:	69b9      	ldr	r1, [r7, #24]
 80082ec:	0148      	lsls	r0, r1, #5
 80082ee:	69f9      	ldr	r1, [r7, #28]
 80082f0:	4401      	add	r1, r0
 80082f2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082f6:	4313      	orrs	r3, r2
 80082f8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	4413      	add	r3, r2
 8008302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	0151      	lsls	r1, r2, #5
 800830c:	69fa      	ldr	r2, [r7, #28]
 800830e:	440a      	add	r2, r1
 8008310:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008314:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008318:	6113      	str	r3, [r2, #16]
 800831a:	e037      	b.n	800838c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	691a      	ldr	r2, [r3, #16]
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	4413      	add	r3, r2
 8008326:	1e5a      	subs	r2, r3, #1
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008330:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	8afa      	ldrh	r2, [r7, #22]
 8008338:	fb03 f202 	mul.w	r2, r3, r2
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008340:	69bb      	ldr	r3, [r7, #24]
 8008342:	015a      	lsls	r2, r3, #5
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	4413      	add	r3, r2
 8008348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800834c:	691a      	ldr	r2, [r3, #16]
 800834e:	8afb      	ldrh	r3, [r7, #22]
 8008350:	04d9      	lsls	r1, r3, #19
 8008352:	4b38      	ldr	r3, [pc, #224]	@ (8008434 <USB_EPStartXfer+0x538>)
 8008354:	400b      	ands	r3, r1
 8008356:	69b9      	ldr	r1, [r7, #24]
 8008358:	0148      	lsls	r0, r1, #5
 800835a:	69f9      	ldr	r1, [r7, #28]
 800835c:	4401      	add	r1, r0
 800835e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008362:	4313      	orrs	r3, r2
 8008364:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	4413      	add	r3, r2
 800836e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008372:	691a      	ldr	r2, [r3, #16]
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	6a1b      	ldr	r3, [r3, #32]
 8008378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800837c:	69b9      	ldr	r1, [r7, #24]
 800837e:	0148      	lsls	r0, r1, #5
 8008380:	69f9      	ldr	r1, [r7, #28]
 8008382:	4401      	add	r1, r0
 8008384:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008388:	4313      	orrs	r3, r2
 800838a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800838c:	79fb      	ldrb	r3, [r7, #7]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d10d      	bne.n	80083ae <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d009      	beq.n	80083ae <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	68d9      	ldr	r1, [r3, #12]
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	015a      	lsls	r2, r3, #5
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	4413      	add	r3, r2
 80083a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083aa:	460a      	mov	r2, r1
 80083ac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	791b      	ldrb	r3, [r3, #4]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d128      	bne.n	8008408 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d110      	bne.n	80083e8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69ba      	ldr	r2, [r7, #24]
 80083d6:	0151      	lsls	r1, r2, #5
 80083d8:	69fa      	ldr	r2, [r7, #28]
 80083da:	440a      	add	r2, r1
 80083dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	e00f      	b.n	8008408 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	015a      	lsls	r2, r3, #5
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	4413      	add	r3, r2
 80083f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69ba      	ldr	r2, [r7, #24]
 80083f8:	0151      	lsls	r1, r2, #5
 80083fa:	69fa      	ldr	r2, [r7, #28]
 80083fc:	440a      	add	r2, r1
 80083fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008406:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	015a      	lsls	r2, r3, #5
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	4413      	add	r3, r2
 8008410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	69ba      	ldr	r2, [r7, #24]
 8008418:	0151      	lsls	r1, r2, #5
 800841a:	69fa      	ldr	r2, [r7, #28]
 800841c:	440a      	add	r2, r1
 800841e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008422:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008426:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	3720      	adds	r7, #32
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	1ff80000 	.word	0x1ff80000

08008438 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008442:	2300      	movs	r3, #0
 8008444:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008446:	2300      	movs	r3, #0
 8008448:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	785b      	ldrb	r3, [r3, #1]
 8008452:	2b01      	cmp	r3, #1
 8008454:	d14a      	bne.n	80084ec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	015a      	lsls	r2, r3, #5
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	4413      	add	r3, r2
 8008460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800846a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800846e:	f040 8086 	bne.w	800857e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	015a      	lsls	r2, r3, #5
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	4413      	add	r3, r2
 800847c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	7812      	ldrb	r2, [r2, #0]
 8008486:	0151      	lsls	r1, r2, #5
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	440a      	add	r2, r1
 800848c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008490:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008494:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	683a      	ldr	r2, [r7, #0]
 80084a8:	7812      	ldrb	r2, [r2, #0]
 80084aa:	0151      	lsls	r1, r2, #5
 80084ac:	693a      	ldr	r2, [r7, #16]
 80084ae:	440a      	add	r2, r1
 80084b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	3301      	adds	r3, #1
 80084be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d902      	bls.n	80084d0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	75fb      	strb	r3, [r7, #23]
          break;
 80084ce:	e056      	b.n	800857e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	015a      	lsls	r2, r3, #5
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	4413      	add	r3, r2
 80084da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084e8:	d0e7      	beq.n	80084ba <USB_EPStopXfer+0x82>
 80084ea:	e048      	b.n	800857e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008500:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008504:	d13b      	bne.n	800857e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	015a      	lsls	r2, r3, #5
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	4413      	add	r3, r2
 8008510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	7812      	ldrb	r2, [r2, #0]
 800851a:	0151      	lsls	r1, r2, #5
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	440a      	add	r2, r1
 8008520:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008524:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008528:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	7812      	ldrb	r2, [r2, #0]
 800853e:	0151      	lsls	r1, r2, #5
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	440a      	add	r2, r1
 8008544:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008548:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800854c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	3301      	adds	r3, #1
 8008552:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f242 7210 	movw	r2, #10000	@ 0x2710
 800855a:	4293      	cmp	r3, r2
 800855c:	d902      	bls.n	8008564 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	75fb      	strb	r3, [r7, #23]
          break;
 8008562:	e00c      	b.n	800857e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	015a      	lsls	r2, r3, #5
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	4413      	add	r3, r2
 800856e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008578:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800857c:	d0e7      	beq.n	800854e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800857e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008580:	4618      	mov	r0, r3
 8008582:	371c      	adds	r7, #28
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800858c:	b480      	push	{r7}
 800858e:	b089      	sub	sp, #36	@ 0x24
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	4611      	mov	r1, r2
 8008598:	461a      	mov	r2, r3
 800859a:	460b      	mov	r3, r1
 800859c:	71fb      	strb	r3, [r7, #7]
 800859e:	4613      	mov	r3, r2
 80085a0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80085aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d123      	bne.n	80085fa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80085b2:	88bb      	ldrh	r3, [r7, #4]
 80085b4:	3303      	adds	r3, #3
 80085b6:	089b      	lsrs	r3, r3, #2
 80085b8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80085ba:	2300      	movs	r3, #0
 80085bc:	61bb      	str	r3, [r7, #24]
 80085be:	e018      	b.n	80085f2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80085c0:	79fb      	ldrb	r3, [r7, #7]
 80085c2:	031a      	lsls	r2, r3, #12
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	4413      	add	r3, r2
 80085c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085cc:	461a      	mov	r2, r3
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	3301      	adds	r3, #1
 80085d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	3301      	adds	r3, #1
 80085de:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	3301      	adds	r3, #1
 80085e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	3301      	adds	r3, #1
 80085ea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	3301      	adds	r3, #1
 80085f0:	61bb      	str	r3, [r7, #24]
 80085f2:	69ba      	ldr	r2, [r7, #24]
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d3e2      	bcc.n	80085c0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3724      	adds	r7, #36	@ 0x24
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008608:	b480      	push	{r7}
 800860a:	b08b      	sub	sp, #44	@ 0x2c
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	4613      	mov	r3, r2
 8008614:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800861e:	88fb      	ldrh	r3, [r7, #6]
 8008620:	089b      	lsrs	r3, r3, #2
 8008622:	b29b      	uxth	r3, r3
 8008624:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008626:	88fb      	ldrh	r3, [r7, #6]
 8008628:	f003 0303 	and.w	r3, r3, #3
 800862c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800862e:	2300      	movs	r3, #0
 8008630:	623b      	str	r3, [r7, #32]
 8008632:	e014      	b.n	800865e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008642:	3301      	adds	r3, #1
 8008644:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008648:	3301      	adds	r3, #1
 800864a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800864c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864e:	3301      	adds	r3, #1
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	3301      	adds	r3, #1
 8008656:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008658:	6a3b      	ldr	r3, [r7, #32]
 800865a:	3301      	adds	r3, #1
 800865c:	623b      	str	r3, [r7, #32]
 800865e:	6a3a      	ldr	r2, [r7, #32]
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	429a      	cmp	r2, r3
 8008664:	d3e6      	bcc.n	8008634 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008666:	8bfb      	ldrh	r3, [r7, #30]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d01e      	beq.n	80086aa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800866c:	2300      	movs	r3, #0
 800866e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008676:	461a      	mov	r2, r3
 8008678:	f107 0310 	add.w	r3, r7, #16
 800867c:	6812      	ldr	r2, [r2, #0]
 800867e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	6a3b      	ldr	r3, [r7, #32]
 8008684:	b2db      	uxtb	r3, r3
 8008686:	00db      	lsls	r3, r3, #3
 8008688:	fa22 f303 	lsr.w	r3, r2, r3
 800868c:	b2da      	uxtb	r2, r3
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	701a      	strb	r2, [r3, #0]
      i++;
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	3301      	adds	r3, #1
 8008696:	623b      	str	r3, [r7, #32]
      pDest++;
 8008698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869a:	3301      	adds	r3, #1
 800869c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800869e:	8bfb      	ldrh	r3, [r7, #30]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80086a4:	8bfb      	ldrh	r3, [r7, #30]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1ea      	bne.n	8008680 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80086aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	372c      	adds	r7, #44	@ 0x2c
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	785b      	ldrb	r3, [r3, #1]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d12c      	bne.n	800872e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	db12      	blt.n	800870c <USB_EPSetStall+0x54>
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00f      	beq.n	800870c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	0151      	lsls	r1, r2, #5
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	440a      	add	r2, r1
 8008702:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008706:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800870a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	4413      	add	r3, r2
 8008714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	440a      	add	r2, r1
 8008722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008726:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800872a:	6013      	str	r3, [r2, #0]
 800872c:	e02b      	b.n	8008786 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	015a      	lsls	r2, r3, #5
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	4413      	add	r3, r2
 8008736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	db12      	blt.n	8008766 <USB_EPSetStall+0xae>
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d00f      	beq.n	8008766 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	015a      	lsls	r2, r3, #5
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	4413      	add	r3, r2
 800874e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	68ba      	ldr	r2, [r7, #8]
 8008756:	0151      	lsls	r1, r2, #5
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	440a      	add	r2, r1
 800875c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008760:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008764:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	015a      	lsls	r2, r3, #5
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	4413      	add	r3, r2
 800876e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	0151      	lsls	r1, r2, #5
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	440a      	add	r2, r1
 800877c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008780:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008784:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3714      	adds	r7, #20
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	785b      	ldrb	r3, [r3, #1]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d128      	bne.n	8008802 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	0151      	lsls	r1, r2, #5
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	440a      	add	r2, r1
 80087c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80087ce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	791b      	ldrb	r3, [r3, #4]
 80087d4:	2b03      	cmp	r3, #3
 80087d6:	d003      	beq.n	80087e0 <USB_EPClearStall+0x4c>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	791b      	ldrb	r3, [r3, #4]
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d138      	bne.n	8008852 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	015a      	lsls	r2, r3, #5
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	4413      	add	r3, r2
 80087e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	0151      	lsls	r1, r2, #5
 80087f2:	68fa      	ldr	r2, [r7, #12]
 80087f4:	440a      	add	r2, r1
 80087f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087fe:	6013      	str	r3, [r2, #0]
 8008800:	e027      	b.n	8008852 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	015a      	lsls	r2, r3, #5
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	4413      	add	r3, r2
 800880a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68ba      	ldr	r2, [r7, #8]
 8008812:	0151      	lsls	r1, r2, #5
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	440a      	add	r2, r1
 8008818:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800881c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008820:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	791b      	ldrb	r3, [r3, #4]
 8008826:	2b03      	cmp	r3, #3
 8008828:	d003      	beq.n	8008832 <USB_EPClearStall+0x9e>
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	791b      	ldrb	r3, [r3, #4]
 800882e:	2b02      	cmp	r3, #2
 8008830:	d10f      	bne.n	8008852 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	015a      	lsls	r2, r3, #5
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4413      	add	r3, r2
 800883a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	0151      	lsls	r1, r2, #5
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	440a      	add	r2, r1
 8008848:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800884c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008850:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008852:	2300      	movs	r3, #0
}
 8008854:	4618      	mov	r0, r3
 8008856:	3714      	adds	r7, #20
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008860:	b480      	push	{r7}
 8008862:	b085      	sub	sp, #20
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	460b      	mov	r3, r1
 800886a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800887e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008882:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	78fb      	ldrb	r3, [r7, #3]
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008894:	68f9      	ldr	r1, [r7, #12]
 8008896:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800889a:	4313      	orrs	r3, r2
 800889c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3714      	adds	r7, #20
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80088c6:	f023 0303 	bic.w	r3, r3, #3
 80088ca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088da:	f023 0302 	bic.w	r3, r3, #2
 80088de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3714      	adds	r7, #20
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr

080088ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80088ee:	b480      	push	{r7}
 80088f0:	b085      	sub	sp, #20
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008908:	f023 0303 	bic.w	r3, r3, #3
 800890c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800891c:	f043 0302 	orr.w	r3, r3, #2
 8008920:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	4013      	ands	r3, r2
 8008946:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008948:	68fb      	ldr	r3, [r7, #12]
}
 800894a:	4618      	mov	r0, r3
 800894c:	3714      	adds	r7, #20
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008956:	b480      	push	{r7}
 8008958:	b085      	sub	sp, #20
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	4013      	ands	r3, r2
 8008978:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	0c1b      	lsrs	r3, r3, #16
}
 800897e:	4618      	mov	r0, r3
 8008980:	3714      	adds	r7, #20
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr

0800898a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800898a:	b480      	push	{r7}
 800898c:	b085      	sub	sp, #20
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089a6:	69db      	ldr	r3, [r3, #28]
 80089a8:	68ba      	ldr	r2, [r7, #8]
 80089aa:	4013      	ands	r3, r2
 80089ac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	b29b      	uxth	r3, r3
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr

080089be <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089be:	b480      	push	{r7}
 80089c0:	b085      	sub	sp, #20
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	460b      	mov	r3, r1
 80089c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089ce:	78fb      	ldrb	r3, [r7, #3]
 80089d0:	015a      	lsls	r2, r3, #5
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	4413      	add	r3, r2
 80089d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	4013      	ands	r3, r2
 80089ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089ec:	68bb      	ldr	r3, [r7, #8]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b087      	sub	sp, #28
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	460b      	mov	r3, r1
 8008a04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008a1e:	78fb      	ldrb	r3, [r7, #3]
 8008a20:	f003 030f 	and.w	r3, r3, #15
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	fa22 f303 	lsr.w	r3, r2, r3
 8008a2a:	01db      	lsls	r3, r3, #7
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	015a      	lsls	r2, r3, #5
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	693a      	ldr	r2, [r7, #16]
 8008a44:	4013      	ands	r3, r2
 8008a46:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a48:	68bb      	ldr	r3, [r7, #8]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	371c      	adds	r7, #28
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a56:	b480      	push	{r7}
 8008a58:	b083      	sub	sp, #12
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	f003 0301 	and.w	r3, r3, #1
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	370c      	adds	r7, #12
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr

08008a72 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a72:	b480      	push	{r7}
 8008a74:	b085      	sub	sp, #20
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68fa      	ldr	r2, [r7, #12]
 8008a88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a8c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008a90:	f023 0307 	bic.w	r3, r3, #7
 8008a94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008aa8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3714      	adds	r7, #20
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b087      	sub	sp, #28
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	333c      	adds	r3, #60	@ 0x3c
 8008ace:	3304      	adds	r3, #4
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	4a26      	ldr	r2, [pc, #152]	@ (8008b70 <USB_EP0_OutStart+0xb8>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d90a      	bls.n	8008af2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ae8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008aec:	d101      	bne.n	8008af2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008aee:	2300      	movs	r3, #0
 8008af0:	e037      	b.n	8008b62 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008af8:	461a      	mov	r2, r3
 8008afa:	2300      	movs	r3, #0
 8008afc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	697a      	ldr	r2, [r7, #20]
 8008b08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b0c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	697a      	ldr	r2, [r7, #20]
 8008b1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b20:	f043 0318 	orr.w	r3, r3, #24
 8008b24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	697a      	ldr	r2, [r7, #20]
 8008b30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b34:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008b38:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b3a:	7afb      	ldrb	r3, [r7, #11]
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d10f      	bne.n	8008b60 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b46:	461a      	mov	r2, r3
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b5a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008b5e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	371c      	adds	r7, #28
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop
 8008b70:	4f54300a 	.word	0x4f54300a

08008b74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	3301      	adds	r3, #1
 8008b84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b8c:	d901      	bls.n	8008b92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e01b      	b.n	8008bca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	daf2      	bge.n	8008b80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	f043 0201 	orr.w	r2, r3, #1
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3301      	adds	r3, #1
 8008bae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bb6:	d901      	bls.n	8008bbc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e006      	b.n	8008bca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	691b      	ldr	r3, [r3, #16]
 8008bc0:	f003 0301 	and.w	r3, r3, #1
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d0f0      	beq.n	8008baa <USB_CoreReset+0x36>

  return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3714      	adds	r7, #20
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008bd6:	b480      	push	{r7}
 8008bd8:	b083      	sub	sp, #12
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f103 0208 	add.w	r2, r3, #8
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f04f 32ff 	mov.w	r2, #4294967295
 8008bee:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f103 0208 	add.w	r2, r3, #8
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f103 0208 	add.w	r2, r3, #8
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2200      	movs	r2, #0
 8008c08:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c0a:	bf00      	nop
 8008c0c:	370c      	adds	r7, #12
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c16:	b480      	push	{r7}
 8008c18:	b083      	sub	sp, #12
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c24:	bf00      	nop
 8008c26:	370c      	adds	r7, #12
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c46:	d103      	bne.n	8008c50 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	60fb      	str	r3, [r7, #12]
 8008c4e:	e00c      	b.n	8008c6a <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	3308      	adds	r3, #8
 8008c54:	60fb      	str	r3, [r7, #12]
 8008c56:	e002      	b.n	8008c5e <vListInsert+0x2e>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	60fb      	str	r3, [r7, #12]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d2f6      	bcs.n	8008c58 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	683a      	ldr	r2, [r7, #0]
 8008c84:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	1c5a      	adds	r2, r3, #1
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	601a      	str	r2, [r3, #0]
}
 8008c96:	bf00      	nop
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b085      	sub	sp, #20
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	691b      	ldr	r3, [r3, #16]
 8008cae:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	6892      	ldr	r2, [r2, #8]
 8008cb8:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	6852      	ldr	r2, [r2, #4]
 8008cc2:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d103      	bne.n	8008cd6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	689a      	ldr	r2, [r3, #8]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	1e5a      	subs	r2, r3, #1
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3714      	adds	r7, #20
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr
	...

08008cf8 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b086      	sub	sp, #24
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8008d02:	2301      	movs	r3, #1
 8008d04:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10b      	bne.n	8008d28 <xQueueGenericReset+0x30>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8008d22:	bf00      	nop
 8008d24:	bf00      	nop
 8008d26:	e7fd      	b.n	8008d24 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d05d      	beq.n	8008dea <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d059      	beq.n	8008dea <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d3e:	2100      	movs	r1, #0
 8008d40:	fba3 2302 	umull	r2, r3, r3, r2
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d000      	beq.n	8008d4a <xQueueGenericReset+0x52>
 8008d48:	2101      	movs	r1, #1
 8008d4a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d14c      	bne.n	8008dea <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8008d50:	f002 fc2c 	bl	800b5ac <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d5c:	6939      	ldr	r1, [r7, #16]
 8008d5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d60:	fb01 f303 	mul.w	r3, r1, r3
 8008d64:	441a      	add	r2, r3
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d80:	3b01      	subs	r3, #1
 8008d82:	6939      	ldr	r1, [r7, #16]
 8008d84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d86:	fb01 f303 	mul.w	r3, r1, r3
 8008d8a:	441a      	add	r2, r3
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	22ff      	movs	r2, #255	@ 0xff
 8008d94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	22ff      	movs	r2, #255	@ 0xff
 8008d9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d114      	bne.n	8008dd0 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d01a      	beq.n	8008de4 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	3310      	adds	r3, #16
 8008db2:	4618      	mov	r0, r3
 8008db4:	f001 fa54 	bl	800a260 <xTaskRemoveFromEventList>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d012      	beq.n	8008de4 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8008dbe:	4b16      	ldr	r3, [pc, #88]	@ (8008e18 <xQueueGenericReset+0x120>)
 8008dc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dc4:	601a      	str	r2, [r3, #0]
 8008dc6:	f3bf 8f4f 	dsb	sy
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	e009      	b.n	8008de4 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	3310      	adds	r3, #16
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f7ff fefe 	bl	8008bd6 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	3324      	adds	r3, #36	@ 0x24
 8008dde:	4618      	mov	r0, r3
 8008de0:	f7ff fef9 	bl	8008bd6 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8008de4:	f002 fc14 	bl	800b610 <vPortExitCritical>
 8008de8:	e001      	b.n	8008dee <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8008dea:	2300      	movs	r3, #0
 8008dec:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d10b      	bne.n	8008e0c <xQueueGenericReset+0x114>
        __asm volatile
 8008df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f3bf 8f4f 	dsb	sy
 8008e04:	60bb      	str	r3, [r7, #8]
    }
 8008e06:	bf00      	nop
 8008e08:	bf00      	nop
 8008e0a:	e7fd      	b.n	8008e08 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8008e0c:	697b      	ldr	r3, [r7, #20]
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3718      	adds	r7, #24
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	e000ed04 	.word	0xe000ed04

08008e1c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b08a      	sub	sp, #40	@ 0x28
 8008e20:	af02      	add	r7, sp, #8
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	4613      	mov	r3, r2
 8008e28:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d02e      	beq.n	8008e92 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8008e34:	2100      	movs	r1, #0
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	fba3 2302 	umull	r2, r3, r3, r2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d000      	beq.n	8008e44 <xQueueGenericCreate+0x28>
 8008e42:	2101      	movs	r1, #1
 8008e44:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d123      	bne.n	8008e92 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8008e52:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8008e56:	d81c      	bhi.n	8008e92 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	68ba      	ldr	r2, [r7, #8]
 8008e5c:	fb02 f303 	mul.w	r3, r2, r3
 8008e60:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008e62:	69bb      	ldr	r3, [r7, #24]
 8008e64:	3350      	adds	r3, #80	@ 0x50
 8008e66:	4618      	mov	r0, r3
 8008e68:	f002 fc88 	bl	800b77c <pvPortMalloc>
 8008e6c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d01d      	beq.n	8008eb0 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	3350      	adds	r3, #80	@ 0x50
 8008e7c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008e7e:	79fa      	ldrb	r2, [r7, #7]
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	4613      	mov	r3, r2
 8008e86:	697a      	ldr	r2, [r7, #20]
 8008e88:	68b9      	ldr	r1, [r7, #8]
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f000 f815 	bl	8008eba <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8008e90:	e00e      	b.n	8008eb0 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8008e92:	69fb      	ldr	r3, [r7, #28]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d10b      	bne.n	8008eb0 <xQueueGenericCreate+0x94>
        __asm volatile
 8008e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9c:	f383 8811 	msr	BASEPRI, r3
 8008ea0:	f3bf 8f6f 	isb	sy
 8008ea4:	f3bf 8f4f 	dsb	sy
 8008ea8:	613b      	str	r3, [r7, #16]
    }
 8008eaa:	bf00      	nop
 8008eac:	bf00      	nop
 8008eae:	e7fd      	b.n	8008eac <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8008eb0:	69fb      	ldr	r3, [r7, #28]
    }
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3720      	adds	r7, #32
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b084      	sub	sp, #16
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	60f8      	str	r0, [r7, #12]
 8008ec2:	60b9      	str	r1, [r7, #8]
 8008ec4:	607a      	str	r2, [r7, #4]
 8008ec6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d103      	bne.n	8008ed6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	69ba      	ldr	r2, [r7, #24]
 8008ed2:	601a      	str	r2, [r3, #0]
 8008ed4:	e002      	b.n	8008edc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	68fa      	ldr	r2, [r7, #12]
 8008ee0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008ee2:	69bb      	ldr	r3, [r7, #24]
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008ee8:	2101      	movs	r1, #1
 8008eea:	69b8      	ldr	r0, [r7, #24]
 8008eec:	f7ff ff04 	bl	8008cf8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8008ef8:	bf00      	nop
 8008efa:	3710      	adds	r7, #16
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b082      	sub	sp, #8
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00e      	beq.n	8008f2c <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008f20:	2300      	movs	r3, #0
 8008f22:	2200      	movs	r2, #0
 8008f24:	2100      	movs	r1, #0
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f81c 	bl	8008f64 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8008f2c:	bf00      	nop
 8008f2e:	3708      	adds	r7, #8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	617b      	str	r3, [r7, #20]
 8008f42:	2300      	movs	r3, #0
 8008f44:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	461a      	mov	r2, r3
 8008f4a:	6939      	ldr	r1, [r7, #16]
 8008f4c:	6978      	ldr	r0, [r7, #20]
 8008f4e:	f7ff ff65 	bl	8008e1c <xQueueGenericCreate>
 8008f52:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f7ff ffd3 	bl	8008f00 <prvInitialiseMutex>

        return xNewQueue;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
    }
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b08e      	sub	sp, #56	@ 0x38
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	607a      	str	r2, [r7, #4]
 8008f70:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f72:	2300      	movs	r3, #0
 8008f74:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10b      	bne.n	8008f98 <xQueueGenericSend+0x34>
        __asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f84:	f383 8811 	msr	BASEPRI, r3
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8008f92:	bf00      	nop
 8008f94:	bf00      	nop
 8008f96:	e7fd      	b.n	8008f94 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d103      	bne.n	8008fa6 <xQueueGenericSend+0x42>
 8008f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d101      	bne.n	8008faa <xQueueGenericSend+0x46>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e000      	b.n	8008fac <xQueueGenericSend+0x48>
 8008faa:	2300      	movs	r3, #0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10b      	bne.n	8008fc8 <xQueueGenericSend+0x64>
        __asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8008fc2:	bf00      	nop
 8008fc4:	bf00      	nop
 8008fc6:	e7fd      	b.n	8008fc4 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	2b02      	cmp	r3, #2
 8008fcc:	d103      	bne.n	8008fd6 <xQueueGenericSend+0x72>
 8008fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d101      	bne.n	8008fda <xQueueGenericSend+0x76>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e000      	b.n	8008fdc <xQueueGenericSend+0x78>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d10b      	bne.n	8008ff8 <xQueueGenericSend+0x94>
        __asm volatile
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	623b      	str	r3, [r7, #32]
    }
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	e7fd      	b.n	8008ff4 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ff8:	f001 fb46 	bl	800a688 <xTaskGetSchedulerState>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d102      	bne.n	8009008 <xQueueGenericSend+0xa4>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d101      	bne.n	800900c <xQueueGenericSend+0xa8>
 8009008:	2301      	movs	r3, #1
 800900a:	e000      	b.n	800900e <xQueueGenericSend+0xaa>
 800900c:	2300      	movs	r3, #0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d10b      	bne.n	800902a <xQueueGenericSend+0xc6>
        __asm volatile
 8009012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	61fb      	str	r3, [r7, #28]
    }
 8009024:	bf00      	nop
 8009026:	bf00      	nop
 8009028:	e7fd      	b.n	8009026 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800902a:	f002 fabf 	bl	800b5ac <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800902e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009030:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009036:	429a      	cmp	r2, r3
 8009038:	d302      	bcc.n	8009040 <xQueueGenericSend+0xdc>
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	2b02      	cmp	r3, #2
 800903e:	d129      	bne.n	8009094 <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009040:	683a      	ldr	r2, [r7, #0]
 8009042:	68b9      	ldr	r1, [r7, #8]
 8009044:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009046:	f000 fa89 	bl	800955c <prvCopyDataToQueue>
 800904a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800904c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009050:	2b00      	cmp	r3, #0
 8009052:	d010      	beq.n	8009076 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009056:	3324      	adds	r3, #36	@ 0x24
 8009058:	4618      	mov	r0, r3
 800905a:	f001 f901 	bl	800a260 <xTaskRemoveFromEventList>
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	d013      	beq.n	800908c <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8009064:	4b3f      	ldr	r3, [pc, #252]	@ (8009164 <xQueueGenericSend+0x200>)
 8009066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800906a:	601a      	str	r2, [r3, #0]
 800906c:	f3bf 8f4f 	dsb	sy
 8009070:	f3bf 8f6f 	isb	sy
 8009074:	e00a      	b.n	800908c <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8009076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009078:	2b00      	cmp	r3, #0
 800907a:	d007      	beq.n	800908c <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800907c:	4b39      	ldr	r3, [pc, #228]	@ (8009164 <xQueueGenericSend+0x200>)
 800907e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	f3bf 8f4f 	dsb	sy
 8009088:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800908c:	f002 fac0 	bl	800b610 <vPortExitCritical>
                return pdPASS;
 8009090:	2301      	movs	r3, #1
 8009092:	e063      	b.n	800915c <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d103      	bne.n	80090a2 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800909a:	f002 fab9 	bl	800b610 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800909e:	2300      	movs	r3, #0
 80090a0:	e05c      	b.n	800915c <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80090a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d106      	bne.n	80090b6 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80090a8:	f107 0314 	add.w	r3, r7, #20
 80090ac:	4618      	mov	r0, r3
 80090ae:	f001 f9af 	bl	800a410 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80090b2:	2301      	movs	r3, #1
 80090b4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80090b6:	f002 faab 	bl	800b610 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80090ba:	f000 fdd7 	bl	8009c6c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80090be:	f002 fa75 	bl	800b5ac <vPortEnterCritical>
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090c8:	b25b      	sxtb	r3, r3
 80090ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090ce:	d103      	bne.n	80090d8 <xQueueGenericSend+0x174>
 80090d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090de:	b25b      	sxtb	r3, r3
 80090e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e4:	d103      	bne.n	80090ee <xQueueGenericSend+0x18a>
 80090e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090ee:	f002 fa8f 	bl	800b610 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090f2:	1d3a      	adds	r2, r7, #4
 80090f4:	f107 0314 	add.w	r3, r7, #20
 80090f8:	4611      	mov	r1, r2
 80090fa:	4618      	mov	r0, r3
 80090fc:	f001 f99e 	bl	800a43c <xTaskCheckForTimeOut>
 8009100:	4603      	mov	r3, r0
 8009102:	2b00      	cmp	r3, #0
 8009104:	d124      	bne.n	8009150 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009106:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009108:	f000 fb20 	bl	800974c <prvIsQueueFull>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d018      	beq.n	8009144 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009114:	3310      	adds	r3, #16
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	4611      	mov	r1, r2
 800911a:	4618      	mov	r0, r3
 800911c:	f001 f834 	bl	800a188 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8009120:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009122:	f000 faab 	bl	800967c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8009126:	f000 fdaf 	bl	8009c88 <xTaskResumeAll>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	f47f af7c 	bne.w	800902a <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8009132:	4b0c      	ldr	r3, [pc, #48]	@ (8009164 <xQueueGenericSend+0x200>)
 8009134:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009138:	601a      	str	r2, [r3, #0]
 800913a:	f3bf 8f4f 	dsb	sy
 800913e:	f3bf 8f6f 	isb	sy
 8009142:	e772      	b.n	800902a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8009144:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009146:	f000 fa99 	bl	800967c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800914a:	f000 fd9d 	bl	8009c88 <xTaskResumeAll>
 800914e:	e76c      	b.n	800902a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8009150:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009152:	f000 fa93 	bl	800967c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009156:	f000 fd97 	bl	8009c88 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800915a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800915c:	4618      	mov	r0, r3
 800915e:	3738      	adds	r7, #56	@ 0x38
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}
 8009164:	e000ed04 	.word	0xe000ed04

08009168 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b08c      	sub	sp, #48	@ 0x30
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009174:	2300      	movs	r3, #0
 8009176:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800917c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917e:	2b00      	cmp	r3, #0
 8009180:	d10b      	bne.n	800919a <xQueueReceive+0x32>
        __asm volatile
 8009182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009186:	f383 8811 	msr	BASEPRI, r3
 800918a:	f3bf 8f6f 	isb	sy
 800918e:	f3bf 8f4f 	dsb	sy
 8009192:	623b      	str	r3, [r7, #32]
    }
 8009194:	bf00      	nop
 8009196:	bf00      	nop
 8009198:	e7fd      	b.n	8009196 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d103      	bne.n	80091a8 <xQueueReceive+0x40>
 80091a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d101      	bne.n	80091ac <xQueueReceive+0x44>
 80091a8:	2301      	movs	r3, #1
 80091aa:	e000      	b.n	80091ae <xQueueReceive+0x46>
 80091ac:	2300      	movs	r3, #0
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d10b      	bne.n	80091ca <xQueueReceive+0x62>
        __asm volatile
 80091b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b6:	f383 8811 	msr	BASEPRI, r3
 80091ba:	f3bf 8f6f 	isb	sy
 80091be:	f3bf 8f4f 	dsb	sy
 80091c2:	61fb      	str	r3, [r7, #28]
    }
 80091c4:	bf00      	nop
 80091c6:	bf00      	nop
 80091c8:	e7fd      	b.n	80091c6 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091ca:	f001 fa5d 	bl	800a688 <xTaskGetSchedulerState>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d102      	bne.n	80091da <xQueueReceive+0x72>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d101      	bne.n	80091de <xQueueReceive+0x76>
 80091da:	2301      	movs	r3, #1
 80091dc:	e000      	b.n	80091e0 <xQueueReceive+0x78>
 80091de:	2300      	movs	r3, #0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d10b      	bne.n	80091fc <xQueueReceive+0x94>
        __asm volatile
 80091e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e8:	f383 8811 	msr	BASEPRI, r3
 80091ec:	f3bf 8f6f 	isb	sy
 80091f0:	f3bf 8f4f 	dsb	sy
 80091f4:	61bb      	str	r3, [r7, #24]
    }
 80091f6:	bf00      	nop
 80091f8:	bf00      	nop
 80091fa:	e7fd      	b.n	80091f8 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80091fc:	f002 f9d6 	bl	800b5ac <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009204:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009208:	2b00      	cmp	r3, #0
 800920a:	d01f      	beq.n	800924c <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800920c:	68b9      	ldr	r1, [r7, #8]
 800920e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009210:	f000 fa0e 	bl	8009630 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009216:	1e5a      	subs	r2, r3, #1
 8009218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800921c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d00f      	beq.n	8009244 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009226:	3310      	adds	r3, #16
 8009228:	4618      	mov	r0, r3
 800922a:	f001 f819 	bl	800a260 <xTaskRemoveFromEventList>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d007      	beq.n	8009244 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009234:	4b3c      	ldr	r3, [pc, #240]	@ (8009328 <xQueueReceive+0x1c0>)
 8009236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	f3bf 8f4f 	dsb	sy
 8009240:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009244:	f002 f9e4 	bl	800b610 <vPortExitCritical>
                return pdPASS;
 8009248:	2301      	movs	r3, #1
 800924a:	e069      	b.n	8009320 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d103      	bne.n	800925a <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009252:	f002 f9dd 	bl	800b610 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8009256:	2300      	movs	r3, #0
 8009258:	e062      	b.n	8009320 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800925a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925c:	2b00      	cmp	r3, #0
 800925e:	d106      	bne.n	800926e <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009260:	f107 0310 	add.w	r3, r7, #16
 8009264:	4618      	mov	r0, r3
 8009266:	f001 f8d3 	bl	800a410 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800926a:	2301      	movs	r3, #1
 800926c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800926e:	f002 f9cf 	bl	800b610 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009272:	f000 fcfb 	bl	8009c6c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009276:	f002 f999 	bl	800b5ac <vPortEnterCritical>
 800927a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800927c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009280:	b25b      	sxtb	r3, r3
 8009282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009286:	d103      	bne.n	8009290 <xQueueReceive+0x128>
 8009288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928a:	2200      	movs	r2, #0
 800928c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009292:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009296:	b25b      	sxtb	r3, r3
 8009298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929c:	d103      	bne.n	80092a6 <xQueueReceive+0x13e>
 800929e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092a6:	f002 f9b3 	bl	800b610 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092aa:	1d3a      	adds	r2, r7, #4
 80092ac:	f107 0310 	add.w	r3, r7, #16
 80092b0:	4611      	mov	r1, r2
 80092b2:	4618      	mov	r0, r3
 80092b4:	f001 f8c2 	bl	800a43c <xTaskCheckForTimeOut>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d123      	bne.n	8009306 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092c0:	f000 fa2e 	bl	8009720 <prvIsQueueEmpty>
 80092c4:	4603      	mov	r3, r0
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d017      	beq.n	80092fa <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80092ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092cc:	3324      	adds	r3, #36	@ 0x24
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	4611      	mov	r1, r2
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 ff58 	bl	800a188 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80092d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092da:	f000 f9cf 	bl	800967c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80092de:	f000 fcd3 	bl	8009c88 <xTaskResumeAll>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d189      	bne.n	80091fc <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 80092e8:	4b0f      	ldr	r3, [pc, #60]	@ (8009328 <xQueueReceive+0x1c0>)
 80092ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092ee:	601a      	str	r2, [r3, #0]
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	f3bf 8f6f 	isb	sy
 80092f8:	e780      	b.n	80091fc <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80092fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092fc:	f000 f9be 	bl	800967c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009300:	f000 fcc2 	bl	8009c88 <xTaskResumeAll>
 8009304:	e77a      	b.n	80091fc <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8009306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009308:	f000 f9b8 	bl	800967c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800930c:	f000 fcbc 	bl	8009c88 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009310:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009312:	f000 fa05 	bl	8009720 <prvIsQueueEmpty>
 8009316:	4603      	mov	r3, r0
 8009318:	2b00      	cmp	r3, #0
 800931a:	f43f af6f 	beq.w	80091fc <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800931e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009320:	4618      	mov	r0, r3
 8009322:	3730      	adds	r7, #48	@ 0x30
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}
 8009328:	e000ed04 	.word	0xe000ed04

0800932c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b08c      	sub	sp, #48	@ 0x30
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009336:	2300      	movs	r3, #0
 8009338:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800933e:	2300      	movs	r3, #0
 8009340:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10b      	bne.n	8009360 <xQueueSemaphoreTake+0x34>
        __asm volatile
 8009348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	61bb      	str	r3, [r7, #24]
    }
 800935a:	bf00      	nop
 800935c:	bf00      	nop
 800935e:	e7fd      	b.n	800935c <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009364:	2b00      	cmp	r3, #0
 8009366:	d00b      	beq.n	8009380 <xQueueSemaphoreTake+0x54>
        __asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800936c:	f383 8811 	msr	BASEPRI, r3
 8009370:	f3bf 8f6f 	isb	sy
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	617b      	str	r3, [r7, #20]
    }
 800937a:	bf00      	nop
 800937c:	bf00      	nop
 800937e:	e7fd      	b.n	800937c <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009380:	f001 f982 	bl	800a688 <xTaskGetSchedulerState>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d102      	bne.n	8009390 <xQueueSemaphoreTake+0x64>
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d101      	bne.n	8009394 <xQueueSemaphoreTake+0x68>
 8009390:	2301      	movs	r3, #1
 8009392:	e000      	b.n	8009396 <xQueueSemaphoreTake+0x6a>
 8009394:	2300      	movs	r3, #0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d10b      	bne.n	80093b2 <xQueueSemaphoreTake+0x86>
        __asm volatile
 800939a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939e:	f383 8811 	msr	BASEPRI, r3
 80093a2:	f3bf 8f6f 	isb	sy
 80093a6:	f3bf 8f4f 	dsb	sy
 80093aa:	613b      	str	r3, [r7, #16]
    }
 80093ac:	bf00      	nop
 80093ae:	bf00      	nop
 80093b0:	e7fd      	b.n	80093ae <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80093b2:	f002 f8fb 	bl	800b5ac <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80093b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ba:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80093bc:	6a3b      	ldr	r3, [r7, #32]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d024      	beq.n	800940c <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80093c2:	6a3b      	ldr	r3, [r7, #32]
 80093c4:	1e5a      	subs	r2, r3, #1
 80093c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c8:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80093ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d104      	bne.n	80093dc <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80093d2:	f001 fb75 	bl	800aac0 <pvTaskIncrementMutexHeldCount>
 80093d6:	4602      	mov	r2, r0
 80093d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093da:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093de:	691b      	ldr	r3, [r3, #16]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00f      	beq.n	8009404 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e6:	3310      	adds	r3, #16
 80093e8:	4618      	mov	r0, r3
 80093ea:	f000 ff39 	bl	800a260 <xTaskRemoveFromEventList>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d007      	beq.n	8009404 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80093f4:	4b4c      	ldr	r3, [pc, #304]	@ (8009528 <xQueueSemaphoreTake+0x1fc>)
 80093f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009404:	f002 f904 	bl	800b610 <vPortExitCritical>
                return pdPASS;
 8009408:	2301      	movs	r3, #1
 800940a:	e089      	b.n	8009520 <xQueueSemaphoreTake+0x1f4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d103      	bne.n	800941a <xQueueSemaphoreTake+0xee>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8009412:	f002 f8fd 	bl	800b610 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8009416:	2300      	movs	r3, #0
 8009418:	e082      	b.n	8009520 <xQueueSemaphoreTake+0x1f4>
                }
                else if( xEntryTimeSet == pdFALSE )
 800941a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800941c:	2b00      	cmp	r3, #0
 800941e:	d106      	bne.n	800942e <xQueueSemaphoreTake+0x102>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009420:	f107 0308 	add.w	r3, r7, #8
 8009424:	4618      	mov	r0, r3
 8009426:	f000 fff3 	bl	800a410 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800942a:	2301      	movs	r3, #1
 800942c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800942e:	f002 f8ef 	bl	800b610 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009432:	f000 fc1b 	bl	8009c6c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009436:	f002 f8b9 	bl	800b5ac <vPortEnterCritical>
 800943a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009440:	b25b      	sxtb	r3, r3
 8009442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009446:	d103      	bne.n	8009450 <xQueueSemaphoreTake+0x124>
 8009448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944a:	2200      	movs	r2, #0
 800944c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009452:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009456:	b25b      	sxtb	r3, r3
 8009458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800945c:	d103      	bne.n	8009466 <xQueueSemaphoreTake+0x13a>
 800945e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009460:	2200      	movs	r2, #0
 8009462:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009466:	f002 f8d3 	bl	800b610 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800946a:	463a      	mov	r2, r7
 800946c:	f107 0308 	add.w	r3, r7, #8
 8009470:	4611      	mov	r1, r2
 8009472:	4618      	mov	r0, r3
 8009474:	f000 ffe2 	bl	800a43c <xTaskCheckForTimeOut>
 8009478:	4603      	mov	r3, r0
 800947a:	2b00      	cmp	r3, #0
 800947c:	d132      	bne.n	80094e4 <xQueueSemaphoreTake+0x1b8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800947e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009480:	f000 f94e 	bl	8009720 <prvIsQueueEmpty>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d026      	beq.n	80094d8 <xQueueSemaphoreTake+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800948a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d109      	bne.n	80094a6 <xQueueSemaphoreTake+0x17a>
                    {
                        taskENTER_CRITICAL();
 8009492:	f002 f88b 	bl	800b5ac <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	4618      	mov	r0, r3
 800949c:	f001 f912 	bl	800a6c4 <xTaskPriorityInherit>
 80094a0:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 80094a2:	f002 f8b5 	bl	800b610 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80094a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a8:	3324      	adds	r3, #36	@ 0x24
 80094aa:	683a      	ldr	r2, [r7, #0]
 80094ac:	4611      	mov	r1, r2
 80094ae:	4618      	mov	r0, r3
 80094b0:	f000 fe6a 	bl	800a188 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80094b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094b6:	f000 f8e1 	bl	800967c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80094ba:	f000 fbe5 	bl	8009c88 <xTaskResumeAll>
 80094be:	4603      	mov	r3, r0
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f47f af76 	bne.w	80093b2 <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 80094c6:	4b18      	ldr	r3, [pc, #96]	@ (8009528 <xQueueSemaphoreTake+0x1fc>)
 80094c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094cc:	601a      	str	r2, [r3, #0]
 80094ce:	f3bf 8f4f 	dsb	sy
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	e76c      	b.n	80093b2 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80094d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094da:	f000 f8cf 	bl	800967c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80094de:	f000 fbd3 	bl	8009c88 <xTaskResumeAll>
 80094e2:	e766      	b.n	80093b2 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80094e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094e6:	f000 f8c9 	bl	800967c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80094ea:	f000 fbcd 	bl	8009c88 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80094ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094f0:	f000 f916 	bl	8009720 <prvIsQueueEmpty>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f43f af5b 	beq.w	80093b2 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80094fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00d      	beq.n	800951e <xQueueSemaphoreTake+0x1f2>
                    {
                        taskENTER_CRITICAL();
 8009502:	f002 f853 	bl	800b5ac <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009506:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009508:	f000 f810 	bl	800952c <prvGetDisinheritPriorityAfterTimeout>
 800950c:	61f8      	str	r0, [r7, #28]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800950e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	69f9      	ldr	r1, [r7, #28]
 8009514:	4618      	mov	r0, r3
 8009516:	f001 fa19 	bl	800a94c <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800951a:	f002 f879 	bl	800b610 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800951e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009520:	4618      	mov	r0, r3
 8009522:	3730      	adds	r7, #48	@ 0x30
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	e000ed04 	.word	0xe000ed04

0800952c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800952c:	b480      	push	{r7}
 800952e:	b085      	sub	sp, #20
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009538:	2b00      	cmp	r3, #0
 800953a:	d006      	beq.n	800954a <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f1c3 0305 	rsb	r3, r3, #5
 8009546:	60fb      	str	r3, [r7, #12]
 8009548:	e001      	b.n	800954e <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800954a:	2300      	movs	r3, #0
 800954c:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800954e:	68fb      	ldr	r3, [r7, #12]
    }
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b086      	sub	sp, #24
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	60b9      	str	r1, [r7, #8]
 8009566:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8009568:	2300      	movs	r3, #0
 800956a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009570:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009576:	2b00      	cmp	r3, #0
 8009578:	d10d      	bne.n	8009596 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d14d      	bne.n	800961e <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	4618      	mov	r0, r3
 8009588:	f001 f93a 	bl	800a800 <xTaskPriorityDisinherit>
 800958c:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2200      	movs	r2, #0
 8009592:	609a      	str	r2, [r3, #8]
 8009594:	e043      	b.n	800961e <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d119      	bne.n	80095d0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6858      	ldr	r0, [r3, #4]
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a4:	461a      	mov	r2, r3
 80095a6:	68b9      	ldr	r1, [r7, #8]
 80095a8:	f005 f874 	bl	800e694 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	685a      	ldr	r2, [r3, #4]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095b4:	441a      	add	r2, r3
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	685a      	ldr	r2, [r3, #4]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	689b      	ldr	r3, [r3, #8]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d32b      	bcc.n	800961e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	605a      	str	r2, [r3, #4]
 80095ce:	e026      	b.n	800961e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	68d8      	ldr	r0, [r3, #12]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095d8:	461a      	mov	r2, r3
 80095da:	68b9      	ldr	r1, [r7, #8]
 80095dc:	f005 f85a 	bl	800e694 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	68da      	ldr	r2, [r3, #12]
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095e8:	425b      	negs	r3, r3
 80095ea:	441a      	add	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	68da      	ldr	r2, [r3, #12]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d207      	bcs.n	800960c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	689a      	ldr	r2, [r3, #8]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009604:	425b      	negs	r3, r3
 8009606:	441a      	add	r2, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2b02      	cmp	r3, #2
 8009610:	d105      	bne.n	800961e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d002      	beq.n	800961e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	3b01      	subs	r3, #1
 800961c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	1c5a      	adds	r2, r3, #1
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8009626:	697b      	ldr	r3, [r7, #20]
}
 8009628:	4618      	mov	r0, r3
 800962a:	3718      	adds	r7, #24
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800963e:	2b00      	cmp	r3, #0
 8009640:	d018      	beq.n	8009674 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	68da      	ldr	r2, [r3, #12]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964a:	441a      	add	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	68da      	ldr	r2, [r3, #12]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	429a      	cmp	r2, r3
 800965a:	d303      	bcc.n	8009664 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	68d9      	ldr	r1, [r3, #12]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800966c:	461a      	mov	r2, r3
 800966e:	6838      	ldr	r0, [r7, #0]
 8009670:	f005 f810 	bl	800e694 <memcpy>
    }
}
 8009674:	bf00      	nop
 8009676:	3708      	adds	r7, #8
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8009684:	f001 ff92 	bl	800b5ac <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800968e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009690:	e011      	b.n	80096b6 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009696:	2b00      	cmp	r3, #0
 8009698:	d012      	beq.n	80096c0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	3324      	adds	r3, #36	@ 0x24
 800969e:	4618      	mov	r0, r3
 80096a0:	f000 fdde 	bl	800a260 <xTaskRemoveFromEventList>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80096aa:	f000 ff2f 	bl	800a50c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
 80096b0:	3b01      	subs	r3, #1
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80096b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	dce9      	bgt.n	8009692 <prvUnlockQueue+0x16>
 80096be:	e000      	b.n	80096c2 <prvUnlockQueue+0x46>
                    break;
 80096c0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	22ff      	movs	r2, #255	@ 0xff
 80096c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80096ca:	f001 ffa1 	bl	800b610 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80096ce:	f001 ff6d 	bl	800b5ac <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096d8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80096da:	e011      	b.n	8009700 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	691b      	ldr	r3, [r3, #16]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d012      	beq.n	800970a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	3310      	adds	r3, #16
 80096e8:	4618      	mov	r0, r3
 80096ea:	f000 fdb9 	bl	800a260 <xTaskRemoveFromEventList>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d001      	beq.n	80096f8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80096f4:	f000 ff0a 	bl	800a50c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80096f8:	7bbb      	ldrb	r3, [r7, #14]
 80096fa:	3b01      	subs	r3, #1
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009700:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009704:	2b00      	cmp	r3, #0
 8009706:	dce9      	bgt.n	80096dc <prvUnlockQueue+0x60>
 8009708:	e000      	b.n	800970c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800970a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	22ff      	movs	r2, #255	@ 0xff
 8009710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8009714:	f001 ff7c 	bl	800b610 <vPortExitCritical>
}
 8009718:	bf00      	nop
 800971a:	3710      	adds	r7, #16
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009728:	f001 ff40 	bl	800b5ac <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009730:	2b00      	cmp	r3, #0
 8009732:	d102      	bne.n	800973a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8009734:	2301      	movs	r3, #1
 8009736:	60fb      	str	r3, [r7, #12]
 8009738:	e001      	b.n	800973e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800973a:	2300      	movs	r3, #0
 800973c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800973e:	f001 ff67 	bl	800b610 <vPortExitCritical>

    return xReturn;
 8009742:	68fb      	ldr	r3, [r7, #12]
}
 8009744:	4618      	mov	r0, r3
 8009746:	3710      	adds	r7, #16
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009754:	f001 ff2a 	bl	800b5ac <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009760:	429a      	cmp	r2, r3
 8009762:	d102      	bne.n	800976a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8009764:	2301      	movs	r3, #1
 8009766:	60fb      	str	r3, [r7, #12]
 8009768:	e001      	b.n	800976e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800976a:	2300      	movs	r3, #0
 800976c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800976e:	f001 ff4f 	bl	800b610 <vPortExitCritical>

    return xReturn;
 8009772:	68fb      	ldr	r3, [r7, #12]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800977c:	b480      	push	{r7}
 800977e:	b087      	sub	sp, #28
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8009786:	2300      	movs	r3, #0
 8009788:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d10b      	bne.n	80097a8 <vQueueAddToRegistry+0x2c>
        __asm volatile
 8009790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
 80097a0:	60fb      	str	r3, [r7, #12]
    }
 80097a2:	bf00      	nop
 80097a4:	bf00      	nop
 80097a6:	e7fd      	b.n	80097a4 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d024      	beq.n	80097f8 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80097ae:	2300      	movs	r3, #0
 80097b0:	617b      	str	r3, [r7, #20]
 80097b2:	e01e      	b.n	80097f2 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80097b4:	4a18      	ldr	r2, [pc, #96]	@ (8009818 <vQueueAddToRegistry+0x9c>)
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	00db      	lsls	r3, r3, #3
 80097ba:	4413      	add	r3, r2
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d105      	bne.n	80097d0 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	00db      	lsls	r3, r3, #3
 80097c8:	4a13      	ldr	r2, [pc, #76]	@ (8009818 <vQueueAddToRegistry+0x9c>)
 80097ca:	4413      	add	r3, r2
 80097cc:	613b      	str	r3, [r7, #16]
                    break;
 80097ce:	e013      	b.n	80097f8 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d10a      	bne.n	80097ec <vQueueAddToRegistry+0x70>
 80097d6:	4a10      	ldr	r2, [pc, #64]	@ (8009818 <vQueueAddToRegistry+0x9c>)
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d104      	bne.n	80097ec <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	00db      	lsls	r3, r3, #3
 80097e6:	4a0c      	ldr	r2, [pc, #48]	@ (8009818 <vQueueAddToRegistry+0x9c>)
 80097e8:	4413      	add	r3, r2
 80097ea:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	3301      	adds	r3, #1
 80097f0:	617b      	str	r3, [r7, #20]
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	2b07      	cmp	r3, #7
 80097f6:	d9dd      	bls.n	80097b4 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80097f8:	693b      	ldr	r3, [r7, #16]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d005      	beq.n	800980a <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	683a      	ldr	r2, [r7, #0]
 8009802:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800980a:	bf00      	nop
 800980c:	371c      	adds	r7, #28
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	2000030c 	.word	0x2000030c

0800981c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800981c:	b580      	push	{r7, lr}
 800981e:	b086      	sub	sp, #24
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800982c:	f001 febe 	bl	800b5ac <vPortEnterCritical>
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009836:	b25b      	sxtb	r3, r3
 8009838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983c:	d103      	bne.n	8009846 <vQueueWaitForMessageRestricted+0x2a>
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	2200      	movs	r2, #0
 8009842:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800984c:	b25b      	sxtb	r3, r3
 800984e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009852:	d103      	bne.n	800985c <vQueueWaitForMessageRestricted+0x40>
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	2200      	movs	r2, #0
 8009858:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800985c:	f001 fed8 	bl	800b610 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009864:	2b00      	cmp	r3, #0
 8009866:	d106      	bne.n	8009876 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	3324      	adds	r3, #36	@ 0x24
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	68b9      	ldr	r1, [r7, #8]
 8009870:	4618      	mov	r0, r3
 8009872:	f000 fcaf 	bl	800a1d4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009876:	6978      	ldr	r0, [r7, #20]
 8009878:	f7ff ff00 	bl	800967c <prvUnlockQueue>
    }
 800987c:	bf00      	nop
 800987e:	3718      	adds	r7, #24
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8009884:	b580      	push	{r7, lr}
 8009886:	b08c      	sub	sp, #48	@ 0x30
 8009888:	af04      	add	r7, sp, #16
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	603b      	str	r3, [r7, #0]
 8009890:	4613      	mov	r3, r2
 8009892:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009894:	88fb      	ldrh	r3, [r7, #6]
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	4618      	mov	r0, r3
 800989a:	f001 ff6f 	bl	800b77c <pvPortMalloc>
 800989e:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d013      	beq.n	80098ce <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80098a6:	2058      	movs	r0, #88	@ 0x58
 80098a8:	f001 ff68 	bl	800b77c <pvPortMalloc>
 80098ac:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d008      	beq.n	80098c6 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80098b4:	2258      	movs	r2, #88	@ 0x58
 80098b6:	2100      	movs	r1, #0
 80098b8:	69f8      	ldr	r0, [r7, #28]
 80098ba:	f004 febf 	bl	800e63c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	697a      	ldr	r2, [r7, #20]
 80098c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80098c4:	e005      	b.n	80098d2 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80098c6:	6978      	ldr	r0, [r7, #20]
 80098c8:	f002 f814 	bl	800b8f4 <vPortFree>
 80098cc:	e001      	b.n	80098d2 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80098ce:	2300      	movs	r3, #0
 80098d0:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d013      	beq.n	8009900 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80098d8:	88fa      	ldrh	r2, [r7, #6]
 80098da:	2300      	movs	r3, #0
 80098dc:	9303      	str	r3, [sp, #12]
 80098de:	69fb      	ldr	r3, [r7, #28]
 80098e0:	9302      	str	r3, [sp, #8]
 80098e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098e4:	9301      	str	r3, [sp, #4]
 80098e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e8:	9300      	str	r3, [sp, #0]
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	68b9      	ldr	r1, [r7, #8]
 80098ee:	68f8      	ldr	r0, [r7, #12]
 80098f0:	f000 f80e 	bl	8009910 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80098f4:	69f8      	ldr	r0, [r7, #28]
 80098f6:	f000 f89b 	bl	8009a30 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80098fa:	2301      	movs	r3, #1
 80098fc:	61bb      	str	r3, [r7, #24]
 80098fe:	e002      	b.n	8009906 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009900:	f04f 33ff 	mov.w	r3, #4294967295
 8009904:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8009906:	69bb      	ldr	r3, [r7, #24]
    }
 8009908:	4618      	mov	r0, r3
 800990a:	3720      	adds	r7, #32
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b088      	sub	sp, #32
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	607a      	str	r2, [r7, #4]
 800991c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800991e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009920:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	461a      	mov	r2, r3
 8009928:	21a5      	movs	r1, #165	@ 0xa5
 800992a:	f004 fe87 	bl	800e63c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800992e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009930:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009938:	3b01      	subs	r3, #1
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	4413      	add	r3, r2
 800993e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	f023 0307 	bic.w	r3, r3, #7
 8009946:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009948:	69bb      	ldr	r3, [r7, #24]
 800994a:	f003 0307 	and.w	r3, r3, #7
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00b      	beq.n	800996a <prvInitialiseNewTask+0x5a>
        __asm volatile
 8009952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009956:	f383 8811 	msr	BASEPRI, r3
 800995a:	f3bf 8f6f 	isb	sy
 800995e:	f3bf 8f4f 	dsb	sy
 8009962:	617b      	str	r3, [r7, #20]
    }
 8009964:	bf00      	nop
 8009966:	bf00      	nop
 8009968:	e7fd      	b.n	8009966 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d01e      	beq.n	80099ae <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009970:	2300      	movs	r3, #0
 8009972:	61fb      	str	r3, [r7, #28]
 8009974:	e012      	b.n	800999c <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009976:	68ba      	ldr	r2, [r7, #8]
 8009978:	69fb      	ldr	r3, [r7, #28]
 800997a:	4413      	add	r3, r2
 800997c:	7819      	ldrb	r1, [r3, #0]
 800997e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	4413      	add	r3, r2
 8009984:	3334      	adds	r3, #52	@ 0x34
 8009986:	460a      	mov	r2, r1
 8009988:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800998a:	68ba      	ldr	r2, [r7, #8]
 800998c:	69fb      	ldr	r3, [r7, #28]
 800998e:	4413      	add	r3, r2
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d006      	beq.n	80099a4 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009996:	69fb      	ldr	r3, [r7, #28]
 8009998:	3301      	adds	r3, #1
 800999a:	61fb      	str	r3, [r7, #28]
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	2b09      	cmp	r3, #9
 80099a0:	d9e9      	bls.n	8009976 <prvInitialiseNewTask+0x66>
 80099a2:	e000      	b.n	80099a6 <prvInitialiseNewTask+0x96>
            {
                break;
 80099a4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80099ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b0:	2b04      	cmp	r3, #4
 80099b2:	d90b      	bls.n	80099cc <prvInitialiseNewTask+0xbc>
        __asm volatile
 80099b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b8:	f383 8811 	msr	BASEPRI, r3
 80099bc:	f3bf 8f6f 	isb	sy
 80099c0:	f3bf 8f4f 	dsb	sy
 80099c4:	613b      	str	r3, [r7, #16]
    }
 80099c6:	bf00      	nop
 80099c8:	bf00      	nop
 80099ca:	e7fd      	b.n	80099c8 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80099cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ce:	2b04      	cmp	r3, #4
 80099d0:	d901      	bls.n	80099d6 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80099d2:	2304      	movs	r3, #4
 80099d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80099d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099da:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80099dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099e0:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e4:	3304      	adds	r3, #4
 80099e6:	4618      	mov	r0, r3
 80099e8:	f7ff f915 	bl	8008c16 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80099ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ee:	3318      	adds	r3, #24
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7ff f910 	bl	8008c16 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80099f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099fa:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fe:	f1c3 0205 	rsb	r2, r3, #5
 8009a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a04:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a0a:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a0c:	683a      	ldr	r2, [r7, #0]
 8009a0e:	68f9      	ldr	r1, [r7, #12]
 8009a10:	69b8      	ldr	r0, [r7, #24]
 8009a12:	f001 fc9b 	bl	800b34c <pxPortInitialiseStack>
 8009a16:	4602      	mov	r2, r0
 8009a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1a:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8009a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d002      	beq.n	8009a28 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a26:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009a28:	bf00      	nop
 8009a2a:	3720      	adds	r7, #32
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8009a38:	f001 fdb8 	bl	800b5ac <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8009a3c:	4b40      	ldr	r3, [pc, #256]	@ (8009b40 <prvAddNewTaskToReadyList+0x110>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	3301      	adds	r3, #1
 8009a42:	4a3f      	ldr	r2, [pc, #252]	@ (8009b40 <prvAddNewTaskToReadyList+0x110>)
 8009a44:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8009a46:	4b3f      	ldr	r3, [pc, #252]	@ (8009b44 <prvAddNewTaskToReadyList+0x114>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d109      	bne.n	8009a62 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8009a4e:	4a3d      	ldr	r2, [pc, #244]	@ (8009b44 <prvAddNewTaskToReadyList+0x114>)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009a54:	4b3a      	ldr	r3, [pc, #232]	@ (8009b40 <prvAddNewTaskToReadyList+0x110>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b01      	cmp	r3, #1
 8009a5a:	d110      	bne.n	8009a7e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8009a5c:	f000 fd7a 	bl	800a554 <prvInitialiseTaskLists>
 8009a60:	e00d      	b.n	8009a7e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8009a62:	4b39      	ldr	r3, [pc, #228]	@ (8009b48 <prvAddNewTaskToReadyList+0x118>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d109      	bne.n	8009a7e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009a6a:	4b36      	ldr	r3, [pc, #216]	@ (8009b44 <prvAddNewTaskToReadyList+0x114>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d802      	bhi.n	8009a7e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8009a78:	4a32      	ldr	r2, [pc, #200]	@ (8009b44 <prvAddNewTaskToReadyList+0x114>)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8009a7e:	4b33      	ldr	r3, [pc, #204]	@ (8009b4c <prvAddNewTaskToReadyList+0x11c>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	3301      	adds	r3, #1
 8009a84:	4a31      	ldr	r2, [pc, #196]	@ (8009b4c <prvAddNewTaskToReadyList+0x11c>)
 8009a86:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009a88:	4b30      	ldr	r3, [pc, #192]	@ (8009b4c <prvAddNewTaskToReadyList+0x11c>)
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a94:	2201      	movs	r2, #1
 8009a96:	409a      	lsls	r2, r3
 8009a98:	4b2d      	ldr	r3, [pc, #180]	@ (8009b50 <prvAddNewTaskToReadyList+0x120>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8009b50 <prvAddNewTaskToReadyList+0x120>)
 8009aa0:	6013      	str	r3, [r2, #0]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aa6:	492b      	ldr	r1, [pc, #172]	@ (8009b54 <prvAddNewTaskToReadyList+0x124>)
 8009aa8:	4613      	mov	r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	4413      	add	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	440b      	add	r3, r1
 8009ab2:	3304      	adds	r3, #4
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	60fb      	str	r3, [r7, #12]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	609a      	str	r2, [r3, #8]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	689a      	ldr	r2, [r3, #8]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	60da      	str	r2, [r3, #12]
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	687a      	ldr	r2, [r7, #4]
 8009acc:	3204      	adds	r2, #4
 8009ace:	605a      	str	r2, [r3, #4]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	1d1a      	adds	r2, r3, #4
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	609a      	str	r2, [r3, #8]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009adc:	4613      	mov	r3, r2
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	4413      	add	r3, r2
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8009b54 <prvAddNewTaskToReadyList+0x124>)
 8009ae6:	441a      	add	r2, r3
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	615a      	str	r2, [r3, #20]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009af0:	4918      	ldr	r1, [pc, #96]	@ (8009b54 <prvAddNewTaskToReadyList+0x124>)
 8009af2:	4613      	mov	r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4413      	add	r3, r2
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	440b      	add	r3, r1
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	1c59      	adds	r1, r3, #1
 8009b00:	4814      	ldr	r0, [pc, #80]	@ (8009b54 <prvAddNewTaskToReadyList+0x124>)
 8009b02:	4613      	mov	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4413      	add	r3, r2
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	4403      	add	r3, r0
 8009b0c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8009b0e:	f001 fd7f 	bl	800b610 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8009b12:	4b0d      	ldr	r3, [pc, #52]	@ (8009b48 <prvAddNewTaskToReadyList+0x118>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d00e      	beq.n	8009b38 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8009b44 <prvAddNewTaskToReadyList+0x114>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d207      	bcs.n	8009b38 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8009b28:	4b0b      	ldr	r3, [pc, #44]	@ (8009b58 <prvAddNewTaskToReadyList+0x128>)
 8009b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b2e:	601a      	str	r2, [r3, #0]
 8009b30:	f3bf 8f4f 	dsb	sy
 8009b34:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009b38:	bf00      	nop
 8009b3a:	3710      	adds	r7, #16
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}
 8009b40:	20000424 	.word	0x20000424
 8009b44:	2000034c 	.word	0x2000034c
 8009b48:	20000430 	.word	0x20000430
 8009b4c:	20000440 	.word	0x20000440
 8009b50:	2000042c 	.word	0x2000042c
 8009b54:	20000350 	.word	0x20000350
 8009b58:	e000ed04 	.word	0xe000ed04

08009b5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b084      	sub	sp, #16
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8009b64:	2300      	movs	r3, #0
 8009b66:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d018      	beq.n	8009ba0 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8009b6e:	4b14      	ldr	r3, [pc, #80]	@ (8009bc0 <vTaskDelay+0x64>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00b      	beq.n	8009b8e <vTaskDelay+0x32>
        __asm volatile
 8009b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b7a:	f383 8811 	msr	BASEPRI, r3
 8009b7e:	f3bf 8f6f 	isb	sy
 8009b82:	f3bf 8f4f 	dsb	sy
 8009b86:	60bb      	str	r3, [r7, #8]
    }
 8009b88:	bf00      	nop
 8009b8a:	bf00      	nop
 8009b8c:	e7fd      	b.n	8009b8a <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8009b8e:	f000 f86d 	bl	8009c6c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b92:	2100      	movs	r1, #0
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f001 f8cd 	bl	800ad34 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8009b9a:	f000 f875 	bl	8009c88 <xTaskResumeAll>
 8009b9e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d107      	bne.n	8009bb6 <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 8009ba6:	4b07      	ldr	r3, [pc, #28]	@ (8009bc4 <vTaskDelay+0x68>)
 8009ba8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8009bb6:	bf00      	nop
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop
 8009bc0:	2000044c 	.word	0x2000044c
 8009bc4:	e000ed04 	.word	0xe000ed04

08009bc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b086      	sub	sp, #24
 8009bcc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8009bce:	4b20      	ldr	r3, [pc, #128]	@ (8009c50 <vTaskStartScheduler+0x88>)
 8009bd0:	9301      	str	r3, [sp, #4]
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	9300      	str	r3, [sp, #0]
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	2282      	movs	r2, #130	@ 0x82
 8009bda:	491e      	ldr	r1, [pc, #120]	@ (8009c54 <vTaskStartScheduler+0x8c>)
 8009bdc:	481e      	ldr	r0, [pc, #120]	@ (8009c58 <vTaskStartScheduler+0x90>)
 8009bde:	f7ff fe51 	bl	8009884 <xTaskCreate>
 8009be2:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d102      	bne.n	8009bf0 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8009bea:	f001 f923 	bl	800ae34 <xTimerCreateTimerTask>
 8009bee:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d116      	bne.n	8009c24 <vTaskStartScheduler+0x5c>
        __asm volatile
 8009bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bfa:	f383 8811 	msr	BASEPRI, r3
 8009bfe:	f3bf 8f6f 	isb	sy
 8009c02:	f3bf 8f4f 	dsb	sy
 8009c06:	60bb      	str	r3, [r7, #8]
    }
 8009c08:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8009c0a:	4b14      	ldr	r3, [pc, #80]	@ (8009c5c <vTaskStartScheduler+0x94>)
 8009c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c10:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8009c12:	4b13      	ldr	r3, [pc, #76]	@ (8009c60 <vTaskStartScheduler+0x98>)
 8009c14:	2201      	movs	r2, #1
 8009c16:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c18:	4b12      	ldr	r3, [pc, #72]	@ (8009c64 <vTaskStartScheduler+0x9c>)
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8009c1e:	f001 fc21 	bl	800b464 <xPortStartScheduler>
 8009c22:	e00f      	b.n	8009c44 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2a:	d10b      	bne.n	8009c44 <vTaskStartScheduler+0x7c>
        __asm volatile
 8009c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c30:	f383 8811 	msr	BASEPRI, r3
 8009c34:	f3bf 8f6f 	isb	sy
 8009c38:	f3bf 8f4f 	dsb	sy
 8009c3c:	607b      	str	r3, [r7, #4]
    }
 8009c3e:	bf00      	nop
 8009c40:	bf00      	nop
 8009c42:	e7fd      	b.n	8009c40 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8009c44:	4b08      	ldr	r3, [pc, #32]	@ (8009c68 <vTaskStartScheduler+0xa0>)
 8009c46:	681b      	ldr	r3, [r3, #0]
}
 8009c48:	bf00      	nop
 8009c4a:	3710      	adds	r7, #16
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	20000448 	.word	0x20000448
 8009c54:	0800e720 	.word	0x0800e720
 8009c58:	0800a525 	.word	0x0800a525
 8009c5c:	20000444 	.word	0x20000444
 8009c60:	20000430 	.word	0x20000430
 8009c64:	20000428 	.word	0x20000428
 8009c68:	2000000c 	.word	0x2000000c

08009c6c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8009c70:	4b04      	ldr	r3, [pc, #16]	@ (8009c84 <vTaskSuspendAll+0x18>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	3301      	adds	r3, #1
 8009c76:	4a03      	ldr	r2, [pc, #12]	@ (8009c84 <vTaskSuspendAll+0x18>)
 8009c78:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8009c7a:	bf00      	nop
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr
 8009c84:	2000044c 	.word	0x2000044c

08009c88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b088      	sub	sp, #32
 8009c8c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8009c92:	2300      	movs	r3, #0
 8009c94:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8009c96:	4b71      	ldr	r3, [pc, #452]	@ (8009e5c <xTaskResumeAll+0x1d4>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10b      	bne.n	8009cb6 <xTaskResumeAll+0x2e>
        __asm volatile
 8009c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca2:	f383 8811 	msr	BASEPRI, r3
 8009ca6:	f3bf 8f6f 	isb	sy
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	607b      	str	r3, [r7, #4]
    }
 8009cb0:	bf00      	nop
 8009cb2:	bf00      	nop
 8009cb4:	e7fd      	b.n	8009cb2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8009cb6:	f001 fc79 	bl	800b5ac <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8009cba:	4b68      	ldr	r3, [pc, #416]	@ (8009e5c <xTaskResumeAll+0x1d4>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	3b01      	subs	r3, #1
 8009cc0:	4a66      	ldr	r2, [pc, #408]	@ (8009e5c <xTaskResumeAll+0x1d4>)
 8009cc2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cc4:	4b65      	ldr	r3, [pc, #404]	@ (8009e5c <xTaskResumeAll+0x1d4>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	f040 80c0 	bne.w	8009e4e <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009cce:	4b64      	ldr	r3, [pc, #400]	@ (8009e60 <xTaskResumeAll+0x1d8>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f000 80bb 	beq.w	8009e4e <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cd8:	e08a      	b.n	8009df0 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cda:	4b62      	ldr	r3, [pc, #392]	@ (8009e64 <xTaskResumeAll+0x1dc>)
 8009cdc:	68db      	ldr	r3, [r3, #12]
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8009ce2:	69fb      	ldr	r3, [r7, #28]
 8009ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce6:	613b      	str	r3, [r7, #16]
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	69db      	ldr	r3, [r3, #28]
 8009cec:	69fa      	ldr	r2, [r7, #28]
 8009cee:	6a12      	ldr	r2, [r2, #32]
 8009cf0:	609a      	str	r2, [r3, #8]
 8009cf2:	69fb      	ldr	r3, [r7, #28]
 8009cf4:	6a1b      	ldr	r3, [r3, #32]
 8009cf6:	69fa      	ldr	r2, [r7, #28]
 8009cf8:	69d2      	ldr	r2, [r2, #28]
 8009cfa:	605a      	str	r2, [r3, #4]
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	3318      	adds	r3, #24
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d103      	bne.n	8009d10 <xTaskResumeAll+0x88>
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	6a1a      	ldr	r2, [r3, #32]
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	605a      	str	r2, [r3, #4]
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	2200      	movs	r2, #0
 8009d14:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	1e5a      	subs	r2, r3, #1
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8009d20:	69fb      	ldr	r3, [r7, #28]
 8009d22:	695b      	ldr	r3, [r3, #20]
 8009d24:	60fb      	str	r3, [r7, #12]
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	689b      	ldr	r3, [r3, #8]
 8009d2a:	69fa      	ldr	r2, [r7, #28]
 8009d2c:	68d2      	ldr	r2, [r2, #12]
 8009d2e:	609a      	str	r2, [r3, #8]
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	69fa      	ldr	r2, [r7, #28]
 8009d36:	6892      	ldr	r2, [r2, #8]
 8009d38:	605a      	str	r2, [r3, #4]
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	685a      	ldr	r2, [r3, #4]
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	3304      	adds	r3, #4
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d103      	bne.n	8009d4e <xTaskResumeAll+0xc6>
 8009d46:	69fb      	ldr	r3, [r7, #28]
 8009d48:	68da      	ldr	r2, [r3, #12]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	605a      	str	r2, [r3, #4]
 8009d4e:	69fb      	ldr	r3, [r7, #28]
 8009d50:	2200      	movs	r2, #0
 8009d52:	615a      	str	r2, [r3, #20]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	1e5a      	subs	r2, r3, #1
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d62:	2201      	movs	r2, #1
 8009d64:	409a      	lsls	r2, r3
 8009d66:	4b40      	ldr	r3, [pc, #256]	@ (8009e68 <xTaskResumeAll+0x1e0>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	4a3e      	ldr	r2, [pc, #248]	@ (8009e68 <xTaskResumeAll+0x1e0>)
 8009d6e:	6013      	str	r3, [r2, #0]
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d74:	493d      	ldr	r1, [pc, #244]	@ (8009e6c <xTaskResumeAll+0x1e4>)
 8009d76:	4613      	mov	r3, r2
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	4413      	add	r3, r2
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	440b      	add	r3, r1
 8009d80:	3304      	adds	r3, #4
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	60bb      	str	r3, [r7, #8]
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	68ba      	ldr	r2, [r7, #8]
 8009d8a:	609a      	str	r2, [r3, #8]
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	689a      	ldr	r2, [r3, #8]
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	60da      	str	r2, [r3, #12]
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	69fa      	ldr	r2, [r7, #28]
 8009d9a:	3204      	adds	r2, #4
 8009d9c:	605a      	str	r2, [r3, #4]
 8009d9e:	69fb      	ldr	r3, [r7, #28]
 8009da0:	1d1a      	adds	r2, r3, #4
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	609a      	str	r2, [r3, #8]
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009daa:	4613      	mov	r3, r2
 8009dac:	009b      	lsls	r3, r3, #2
 8009dae:	4413      	add	r3, r2
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	4a2e      	ldr	r2, [pc, #184]	@ (8009e6c <xTaskResumeAll+0x1e4>)
 8009db4:	441a      	add	r2, r3
 8009db6:	69fb      	ldr	r3, [r7, #28]
 8009db8:	615a      	str	r2, [r3, #20]
 8009dba:	69fb      	ldr	r3, [r7, #28]
 8009dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dbe:	492b      	ldr	r1, [pc, #172]	@ (8009e6c <xTaskResumeAll+0x1e4>)
 8009dc0:	4613      	mov	r3, r2
 8009dc2:	009b      	lsls	r3, r3, #2
 8009dc4:	4413      	add	r3, r2
 8009dc6:	009b      	lsls	r3, r3, #2
 8009dc8:	440b      	add	r3, r1
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	1c59      	adds	r1, r3, #1
 8009dce:	4827      	ldr	r0, [pc, #156]	@ (8009e6c <xTaskResumeAll+0x1e4>)
 8009dd0:	4613      	mov	r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	4413      	add	r3, r2
 8009dd6:	009b      	lsls	r3, r3, #2
 8009dd8:	4403      	add	r3, r0
 8009dda:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009de0:	4b23      	ldr	r3, [pc, #140]	@ (8009e70 <xTaskResumeAll+0x1e8>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d302      	bcc.n	8009df0 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8009dea:	4b22      	ldr	r3, [pc, #136]	@ (8009e74 <xTaskResumeAll+0x1ec>)
 8009dec:	2201      	movs	r2, #1
 8009dee:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009df0:	4b1c      	ldr	r3, [pc, #112]	@ (8009e64 <xTaskResumeAll+0x1dc>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	f47f af70 	bne.w	8009cda <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8009dfa:	69fb      	ldr	r3, [r7, #28]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d001      	beq.n	8009e04 <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8009e00:	f000 fc26 	bl	800a650 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009e04:	4b1c      	ldr	r3, [pc, #112]	@ (8009e78 <xTaskResumeAll+0x1f0>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d010      	beq.n	8009e32 <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8009e10:	f000 f846 	bl	8009ea0 <xTaskIncrementTick>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d002      	beq.n	8009e20 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 8009e1a:	4b16      	ldr	r3, [pc, #88]	@ (8009e74 <xTaskResumeAll+0x1ec>)
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	3b01      	subs	r3, #1
 8009e24:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1f1      	bne.n	8009e10 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8009e2c:	4b12      	ldr	r3, [pc, #72]	@ (8009e78 <xTaskResumeAll+0x1f0>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8009e32:	4b10      	ldr	r3, [pc, #64]	@ (8009e74 <xTaskResumeAll+0x1ec>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d009      	beq.n	8009e4e <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8009e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8009e7c <xTaskResumeAll+0x1f4>)
 8009e40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e44:	601a      	str	r2, [r3, #0]
 8009e46:	f3bf 8f4f 	dsb	sy
 8009e4a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8009e4e:	f001 fbdf 	bl	800b610 <vPortExitCritical>

    return xAlreadyYielded;
 8009e52:	69bb      	ldr	r3, [r7, #24]
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3720      	adds	r7, #32
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}
 8009e5c:	2000044c 	.word	0x2000044c
 8009e60:	20000424 	.word	0x20000424
 8009e64:	200003e4 	.word	0x200003e4
 8009e68:	2000042c 	.word	0x2000042c
 8009e6c:	20000350 	.word	0x20000350
 8009e70:	2000034c 	.word	0x2000034c
 8009e74:	20000438 	.word	0x20000438
 8009e78:	20000434 	.word	0x20000434
 8009e7c:	e000ed04 	.word	0xe000ed04

08009e80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8009e86:	4b05      	ldr	r3, [pc, #20]	@ (8009e9c <xTaskGetTickCount+0x1c>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8009e8c:	687b      	ldr	r3, [r7, #4]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20000428 	.word	0x20000428

08009ea0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b08a      	sub	sp, #40	@ 0x28
 8009ea4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009eaa:	4b7e      	ldr	r3, [pc, #504]	@ (800a0a4 <xTaskIncrementTick+0x204>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f040 80ed 	bne.w	800a08e <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009eb4:	4b7c      	ldr	r3, [pc, #496]	@ (800a0a8 <xTaskIncrementTick+0x208>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8009ebc:	4a7a      	ldr	r2, [pc, #488]	@ (800a0a8 <xTaskIncrementTick+0x208>)
 8009ebe:	6a3b      	ldr	r3, [r7, #32]
 8009ec0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ec2:	6a3b      	ldr	r3, [r7, #32]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d121      	bne.n	8009f0c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8009ec8:	4b78      	ldr	r3, [pc, #480]	@ (800a0ac <xTaskIncrementTick+0x20c>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00b      	beq.n	8009eea <xTaskIncrementTick+0x4a>
        __asm volatile
 8009ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed6:	f383 8811 	msr	BASEPRI, r3
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	f3bf 8f4f 	dsb	sy
 8009ee2:	607b      	str	r3, [r7, #4]
    }
 8009ee4:	bf00      	nop
 8009ee6:	bf00      	nop
 8009ee8:	e7fd      	b.n	8009ee6 <xTaskIncrementTick+0x46>
 8009eea:	4b70      	ldr	r3, [pc, #448]	@ (800a0ac <xTaskIncrementTick+0x20c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	61fb      	str	r3, [r7, #28]
 8009ef0:	4b6f      	ldr	r3, [pc, #444]	@ (800a0b0 <xTaskIncrementTick+0x210>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a6d      	ldr	r2, [pc, #436]	@ (800a0ac <xTaskIncrementTick+0x20c>)
 8009ef6:	6013      	str	r3, [r2, #0]
 8009ef8:	4a6d      	ldr	r2, [pc, #436]	@ (800a0b0 <xTaskIncrementTick+0x210>)
 8009efa:	69fb      	ldr	r3, [r7, #28]
 8009efc:	6013      	str	r3, [r2, #0]
 8009efe:	4b6d      	ldr	r3, [pc, #436]	@ (800a0b4 <xTaskIncrementTick+0x214>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	3301      	adds	r3, #1
 8009f04:	4a6b      	ldr	r2, [pc, #428]	@ (800a0b4 <xTaskIncrementTick+0x214>)
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	f000 fba2 	bl	800a650 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8009f0c:	4b6a      	ldr	r3, [pc, #424]	@ (800a0b8 <xTaskIncrementTick+0x218>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6a3a      	ldr	r2, [r7, #32]
 8009f12:	429a      	cmp	r2, r3
 8009f14:	f0c0 80a6 	bcc.w	800a064 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f18:	4b64      	ldr	r3, [pc, #400]	@ (800a0ac <xTaskIncrementTick+0x20c>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d104      	bne.n	8009f2c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f22:	4b65      	ldr	r3, [pc, #404]	@ (800a0b8 <xTaskIncrementTick+0x218>)
 8009f24:	f04f 32ff 	mov.w	r2, #4294967295
 8009f28:	601a      	str	r2, [r3, #0]
                    break;
 8009f2a:	e09b      	b.n	800a064 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f2c:	4b5f      	ldr	r3, [pc, #380]	@ (800a0ac <xTaskIncrementTick+0x20c>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8009f3c:	6a3a      	ldr	r2, [r7, #32]
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d203      	bcs.n	8009f4c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8009f44:	4a5c      	ldr	r2, [pc, #368]	@ (800a0b8 <xTaskIncrementTick+0x218>)
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8009f4a:	e08b      	b.n	800a064 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8009f4c:	69bb      	ldr	r3, [r7, #24]
 8009f4e:	695b      	ldr	r3, [r3, #20]
 8009f50:	613b      	str	r3, [r7, #16]
 8009f52:	69bb      	ldr	r3, [r7, #24]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	68d2      	ldr	r2, [r2, #12]
 8009f5a:	609a      	str	r2, [r3, #8]
 8009f5c:	69bb      	ldr	r3, [r7, #24]
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	69ba      	ldr	r2, [r7, #24]
 8009f62:	6892      	ldr	r2, [r2, #8]
 8009f64:	605a      	str	r2, [r3, #4]
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	685a      	ldr	r2, [r3, #4]
 8009f6a:	69bb      	ldr	r3, [r7, #24]
 8009f6c:	3304      	adds	r3, #4
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d103      	bne.n	8009f7a <xTaskIncrementTick+0xda>
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	68da      	ldr	r2, [r3, #12]
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	605a      	str	r2, [r3, #4]
 8009f7a:	69bb      	ldr	r3, [r7, #24]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	615a      	str	r2, [r3, #20]
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	1e5a      	subs	r2, r3, #1
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f8a:	69bb      	ldr	r3, [r7, #24]
 8009f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d01e      	beq.n	8009fd0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8009f92:	69bb      	ldr	r3, [r7, #24]
 8009f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f96:	60fb      	str	r3, [r7, #12]
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	69db      	ldr	r3, [r3, #28]
 8009f9c:	69ba      	ldr	r2, [r7, #24]
 8009f9e:	6a12      	ldr	r2, [r2, #32]
 8009fa0:	609a      	str	r2, [r3, #8]
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	6a1b      	ldr	r3, [r3, #32]
 8009fa6:	69ba      	ldr	r2, [r7, #24]
 8009fa8:	69d2      	ldr	r2, [r2, #28]
 8009faa:	605a      	str	r2, [r3, #4]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	685a      	ldr	r2, [r3, #4]
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	3318      	adds	r3, #24
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d103      	bne.n	8009fc0 <xTaskIncrementTick+0x120>
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	6a1a      	ldr	r2, [r3, #32]
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	605a      	str	r2, [r3, #4]
 8009fc0:	69bb      	ldr	r3, [r7, #24]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	1e5a      	subs	r2, r3, #1
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	409a      	lsls	r2, r3
 8009fd8:	4b38      	ldr	r3, [pc, #224]	@ (800a0bc <xTaskIncrementTick+0x21c>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	4a37      	ldr	r2, [pc, #220]	@ (800a0bc <xTaskIncrementTick+0x21c>)
 8009fe0:	6013      	str	r3, [r2, #0]
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fe6:	4936      	ldr	r1, [pc, #216]	@ (800a0c0 <xTaskIncrementTick+0x220>)
 8009fe8:	4613      	mov	r3, r2
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	4413      	add	r3, r2
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	440b      	add	r3, r1
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	60bb      	str	r3, [r7, #8]
 8009ff8:	69bb      	ldr	r3, [r7, #24]
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	609a      	str	r2, [r3, #8]
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	689a      	ldr	r2, [r3, #8]
 800a002:	69bb      	ldr	r3, [r7, #24]
 800a004:	60da      	str	r2, [r3, #12]
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	69ba      	ldr	r2, [r7, #24]
 800a00c:	3204      	adds	r2, #4
 800a00e:	605a      	str	r2, [r3, #4]
 800a010:	69bb      	ldr	r3, [r7, #24]
 800a012:	1d1a      	adds	r2, r3, #4
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	609a      	str	r2, [r3, #8]
 800a018:	69bb      	ldr	r3, [r7, #24]
 800a01a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a01c:	4613      	mov	r3, r2
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	4413      	add	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	4a26      	ldr	r2, [pc, #152]	@ (800a0c0 <xTaskIncrementTick+0x220>)
 800a026:	441a      	add	r2, r3
 800a028:	69bb      	ldr	r3, [r7, #24]
 800a02a:	615a      	str	r2, [r3, #20]
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a030:	4923      	ldr	r1, [pc, #140]	@ (800a0c0 <xTaskIncrementTick+0x220>)
 800a032:	4613      	mov	r3, r2
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	440b      	add	r3, r1
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	1c59      	adds	r1, r3, #1
 800a040:	481f      	ldr	r0, [pc, #124]	@ (800a0c0 <xTaskIncrementTick+0x220>)
 800a042:	4613      	mov	r3, r2
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	4413      	add	r3, r2
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	4403      	add	r3, r0
 800a04c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a04e:	69bb      	ldr	r3, [r7, #24]
 800a050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a052:	4b1c      	ldr	r3, [pc, #112]	@ (800a0c4 <xTaskIncrementTick+0x224>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a058:	429a      	cmp	r2, r3
 800a05a:	f67f af5d 	bls.w	8009f18 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 800a05e:	2301      	movs	r3, #1
 800a060:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a062:	e759      	b.n	8009f18 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a064:	4b17      	ldr	r3, [pc, #92]	@ (800a0c4 <xTaskIncrementTick+0x224>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a06a:	4915      	ldr	r1, [pc, #84]	@ (800a0c0 <xTaskIncrementTick+0x220>)
 800a06c:	4613      	mov	r3, r2
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	4413      	add	r3, r2
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	440b      	add	r3, r1
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d901      	bls.n	800a080 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 800a07c:	2301      	movs	r3, #1
 800a07e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800a080:	4b11      	ldr	r3, [pc, #68]	@ (800a0c8 <xTaskIncrementTick+0x228>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d007      	beq.n	800a098 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 800a088:	2301      	movs	r3, #1
 800a08a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a08c:	e004      	b.n	800a098 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800a08e:	4b0f      	ldr	r3, [pc, #60]	@ (800a0cc <xTaskIncrementTick+0x22c>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	3301      	adds	r3, #1
 800a094:	4a0d      	ldr	r2, [pc, #52]	@ (800a0cc <xTaskIncrementTick+0x22c>)
 800a096:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800a098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3728      	adds	r7, #40	@ 0x28
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	2000044c 	.word	0x2000044c
 800a0a8:	20000428 	.word	0x20000428
 800a0ac:	200003dc 	.word	0x200003dc
 800a0b0:	200003e0 	.word	0x200003e0
 800a0b4:	2000043c 	.word	0x2000043c
 800a0b8:	20000444 	.word	0x20000444
 800a0bc:	2000042c 	.word	0x2000042c
 800a0c0:	20000350 	.word	0x20000350
 800a0c4:	2000034c 	.word	0x2000034c
 800a0c8:	20000438 	.word	0x20000438
 800a0cc:	20000434 	.word	0x20000434

0800a0d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b087      	sub	sp, #28
 800a0d4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a0d6:	4b27      	ldr	r3, [pc, #156]	@ (800a174 <vTaskSwitchContext+0xa4>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d003      	beq.n	800a0e6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800a0de:	4b26      	ldr	r3, [pc, #152]	@ (800a178 <vTaskSwitchContext+0xa8>)
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 800a0e4:	e040      	b.n	800a168 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800a0e6:	4b24      	ldr	r3, [pc, #144]	@ (800a178 <vTaskSwitchContext+0xa8>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ec:	4b23      	ldr	r3, [pc, #140]	@ (800a17c <vTaskSwitchContext+0xac>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	fab3 f383 	clz	r3, r3
 800a0f8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800a0fa:	7afb      	ldrb	r3, [r7, #11]
 800a0fc:	f1c3 031f 	rsb	r3, r3, #31
 800a100:	617b      	str	r3, [r7, #20]
 800a102:	491f      	ldr	r1, [pc, #124]	@ (800a180 <vTaskSwitchContext+0xb0>)
 800a104:	697a      	ldr	r2, [r7, #20]
 800a106:	4613      	mov	r3, r2
 800a108:	009b      	lsls	r3, r3, #2
 800a10a:	4413      	add	r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	440b      	add	r3, r1
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10b      	bne.n	800a12e <vTaskSwitchContext+0x5e>
        __asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	607b      	str	r3, [r7, #4]
    }
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <vTaskSwitchContext+0x5a>
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	4613      	mov	r3, r2
 800a132:	009b      	lsls	r3, r3, #2
 800a134:	4413      	add	r3, r2
 800a136:	009b      	lsls	r3, r3, #2
 800a138:	4a11      	ldr	r2, [pc, #68]	@ (800a180 <vTaskSwitchContext+0xb0>)
 800a13a:	4413      	add	r3, r2
 800a13c:	613b      	str	r3, [r7, #16]
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	685a      	ldr	r2, [r3, #4]
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	605a      	str	r2, [r3, #4]
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	3308      	adds	r3, #8
 800a150:	429a      	cmp	r2, r3
 800a152:	d104      	bne.n	800a15e <vTaskSwitchContext+0x8e>
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	685a      	ldr	r2, [r3, #4]
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	605a      	str	r2, [r3, #4]
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	4a07      	ldr	r2, [pc, #28]	@ (800a184 <vTaskSwitchContext+0xb4>)
 800a166:	6013      	str	r3, [r2, #0]
}
 800a168:	bf00      	nop
 800a16a:	371c      	adds	r7, #28
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr
 800a174:	2000044c 	.word	0x2000044c
 800a178:	20000438 	.word	0x20000438
 800a17c:	2000042c 	.word	0x2000042c
 800a180:	20000350 	.word	0x20000350
 800a184:	2000034c 	.word	0x2000034c

0800a188 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d10b      	bne.n	800a1b0 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800a198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a19c:	f383 8811 	msr	BASEPRI, r3
 800a1a0:	f3bf 8f6f 	isb	sy
 800a1a4:	f3bf 8f4f 	dsb	sy
 800a1a8:	60fb      	str	r3, [r7, #12]
    }
 800a1aa:	bf00      	nop
 800a1ac:	bf00      	nop
 800a1ae:	e7fd      	b.n	800a1ac <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a1b0:	4b07      	ldr	r3, [pc, #28]	@ (800a1d0 <vTaskPlaceOnEventList+0x48>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	3318      	adds	r3, #24
 800a1b6:	4619      	mov	r1, r3
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f7fe fd39 	bl	8008c30 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a1be:	2101      	movs	r1, #1
 800a1c0:	6838      	ldr	r0, [r7, #0]
 800a1c2:	f000 fdb7 	bl	800ad34 <prvAddCurrentTaskToDelayedList>
}
 800a1c6:	bf00      	nop
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	2000034c 	.word	0x2000034c

0800a1d4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b086      	sub	sp, #24
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d10b      	bne.n	800a1fe <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800a1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ea:	f383 8811 	msr	BASEPRI, r3
 800a1ee:	f3bf 8f6f 	isb	sy
 800a1f2:	f3bf 8f4f 	dsb	sy
 800a1f6:	613b      	str	r3, [r7, #16]
    }
 800a1f8:	bf00      	nop
 800a1fa:	bf00      	nop
 800a1fc:	e7fd      	b.n	800a1fa <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	617b      	str	r3, [r7, #20]
 800a204:	4b15      	ldr	r3, [pc, #84]	@ (800a25c <vTaskPlaceOnEventListRestricted+0x88>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	697a      	ldr	r2, [r7, #20]
 800a20a:	61da      	str	r2, [r3, #28]
 800a20c:	4b13      	ldr	r3, [pc, #76]	@ (800a25c <vTaskPlaceOnEventListRestricted+0x88>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	697a      	ldr	r2, [r7, #20]
 800a212:	6892      	ldr	r2, [r2, #8]
 800a214:	621a      	str	r2, [r3, #32]
 800a216:	4b11      	ldr	r3, [pc, #68]	@ (800a25c <vTaskPlaceOnEventListRestricted+0x88>)
 800a218:	681a      	ldr	r2, [r3, #0]
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	3218      	adds	r2, #24
 800a220:	605a      	str	r2, [r3, #4]
 800a222:	4b0e      	ldr	r3, [pc, #56]	@ (800a25c <vTaskPlaceOnEventListRestricted+0x88>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f103 0218 	add.w	r2, r3, #24
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	609a      	str	r2, [r3, #8]
 800a22e:	4b0b      	ldr	r3, [pc, #44]	@ (800a25c <vTaskPlaceOnEventListRestricted+0x88>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	629a      	str	r2, [r3, #40]	@ 0x28
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	1c5a      	adds	r2, r3, #1
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d002      	beq.n	800a24c <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800a246:	f04f 33ff 	mov.w	r3, #4294967295
 800a24a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a24c:	6879      	ldr	r1, [r7, #4]
 800a24e:	68b8      	ldr	r0, [r7, #8]
 800a250:	f000 fd70 	bl	800ad34 <prvAddCurrentTaskToDelayedList>
    }
 800a254:	bf00      	nop
 800a256:	3718      	adds	r7, #24
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	2000034c 	.word	0x2000034c

0800a260 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a260:	b480      	push	{r7}
 800a262:	b08b      	sub	sp, #44	@ 0x2c
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	68db      	ldr	r3, [r3, #12]
 800a26e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800a270:	6a3b      	ldr	r3, [r7, #32]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d10b      	bne.n	800a28e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800a276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a27a:	f383 8811 	msr	BASEPRI, r3
 800a27e:	f3bf 8f6f 	isb	sy
 800a282:	f3bf 8f4f 	dsb	sy
 800a286:	60fb      	str	r3, [r7, #12]
    }
 800a288:	bf00      	nop
 800a28a:	bf00      	nop
 800a28c:	e7fd      	b.n	800a28a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800a28e:	6a3b      	ldr	r3, [r7, #32]
 800a290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a292:	61fb      	str	r3, [r7, #28]
 800a294:	6a3b      	ldr	r3, [r7, #32]
 800a296:	69db      	ldr	r3, [r3, #28]
 800a298:	6a3a      	ldr	r2, [r7, #32]
 800a29a:	6a12      	ldr	r2, [r2, #32]
 800a29c:	609a      	str	r2, [r3, #8]
 800a29e:	6a3b      	ldr	r3, [r7, #32]
 800a2a0:	6a1b      	ldr	r3, [r3, #32]
 800a2a2:	6a3a      	ldr	r2, [r7, #32]
 800a2a4:	69d2      	ldr	r2, [r2, #28]
 800a2a6:	605a      	str	r2, [r3, #4]
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	6a3b      	ldr	r3, [r7, #32]
 800a2ae:	3318      	adds	r3, #24
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d103      	bne.n	800a2bc <xTaskRemoveFromEventList+0x5c>
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	6a1a      	ldr	r2, [r3, #32]
 800a2b8:	69fb      	ldr	r3, [r7, #28]
 800a2ba:	605a      	str	r2, [r3, #4]
 800a2bc:	6a3b      	ldr	r3, [r7, #32]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a2c2:	69fb      	ldr	r3, [r7, #28]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	1e5a      	subs	r2, r3, #1
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2cc:	4b4a      	ldr	r3, [pc, #296]	@ (800a3f8 <xTaskRemoveFromEventList+0x198>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d15e      	bne.n	800a392 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800a2d4:	6a3b      	ldr	r3, [r7, #32]
 800a2d6:	695b      	ldr	r3, [r3, #20]
 800a2d8:	617b      	str	r3, [r7, #20]
 800a2da:	6a3b      	ldr	r3, [r7, #32]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	6a3a      	ldr	r2, [r7, #32]
 800a2e0:	68d2      	ldr	r2, [r2, #12]
 800a2e2:	609a      	str	r2, [r3, #8]
 800a2e4:	6a3b      	ldr	r3, [r7, #32]
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	6a3a      	ldr	r2, [r7, #32]
 800a2ea:	6892      	ldr	r2, [r2, #8]
 800a2ec:	605a      	str	r2, [r3, #4]
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	685a      	ldr	r2, [r3, #4]
 800a2f2:	6a3b      	ldr	r3, [r7, #32]
 800a2f4:	3304      	adds	r3, #4
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d103      	bne.n	800a302 <xTaskRemoveFromEventList+0xa2>
 800a2fa:	6a3b      	ldr	r3, [r7, #32]
 800a2fc:	68da      	ldr	r2, [r3, #12]
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	605a      	str	r2, [r3, #4]
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	2200      	movs	r2, #0
 800a306:	615a      	str	r2, [r3, #20]
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	1e5a      	subs	r2, r3, #1
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800a312:	6a3b      	ldr	r3, [r7, #32]
 800a314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a316:	2201      	movs	r2, #1
 800a318:	409a      	lsls	r2, r3
 800a31a:	4b38      	ldr	r3, [pc, #224]	@ (800a3fc <xTaskRemoveFromEventList+0x19c>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	4313      	orrs	r3, r2
 800a320:	4a36      	ldr	r2, [pc, #216]	@ (800a3fc <xTaskRemoveFromEventList+0x19c>)
 800a322:	6013      	str	r3, [r2, #0]
 800a324:	6a3b      	ldr	r3, [r7, #32]
 800a326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a328:	4935      	ldr	r1, [pc, #212]	@ (800a400 <xTaskRemoveFromEventList+0x1a0>)
 800a32a:	4613      	mov	r3, r2
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	4413      	add	r3, r2
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	440b      	add	r3, r1
 800a334:	3304      	adds	r3, #4
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	613b      	str	r3, [r7, #16]
 800a33a:	6a3b      	ldr	r3, [r7, #32]
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	609a      	str	r2, [r3, #8]
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	689a      	ldr	r2, [r3, #8]
 800a344:	6a3b      	ldr	r3, [r7, #32]
 800a346:	60da      	str	r2, [r3, #12]
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	6a3a      	ldr	r2, [r7, #32]
 800a34e:	3204      	adds	r2, #4
 800a350:	605a      	str	r2, [r3, #4]
 800a352:	6a3b      	ldr	r3, [r7, #32]
 800a354:	1d1a      	adds	r2, r3, #4
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	609a      	str	r2, [r3, #8]
 800a35a:	6a3b      	ldr	r3, [r7, #32]
 800a35c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a35e:	4613      	mov	r3, r2
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	4413      	add	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4a26      	ldr	r2, [pc, #152]	@ (800a400 <xTaskRemoveFromEventList+0x1a0>)
 800a368:	441a      	add	r2, r3
 800a36a:	6a3b      	ldr	r3, [r7, #32]
 800a36c:	615a      	str	r2, [r3, #20]
 800a36e:	6a3b      	ldr	r3, [r7, #32]
 800a370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a372:	4923      	ldr	r1, [pc, #140]	@ (800a400 <xTaskRemoveFromEventList+0x1a0>)
 800a374:	4613      	mov	r3, r2
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	4413      	add	r3, r2
 800a37a:	009b      	lsls	r3, r3, #2
 800a37c:	440b      	add	r3, r1
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	1c59      	adds	r1, r3, #1
 800a382:	481f      	ldr	r0, [pc, #124]	@ (800a400 <xTaskRemoveFromEventList+0x1a0>)
 800a384:	4613      	mov	r3, r2
 800a386:	009b      	lsls	r3, r3, #2
 800a388:	4413      	add	r3, r2
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	4403      	add	r3, r0
 800a38e:	6019      	str	r1, [r3, #0]
 800a390:	e01b      	b.n	800a3ca <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a392:	4b1c      	ldr	r3, [pc, #112]	@ (800a404 <xTaskRemoveFromEventList+0x1a4>)
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	61bb      	str	r3, [r7, #24]
 800a398:	6a3b      	ldr	r3, [r7, #32]
 800a39a:	69ba      	ldr	r2, [r7, #24]
 800a39c:	61da      	str	r2, [r3, #28]
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	6a3b      	ldr	r3, [r7, #32]
 800a3a4:	621a      	str	r2, [r3, #32]
 800a3a6:	69bb      	ldr	r3, [r7, #24]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	6a3a      	ldr	r2, [r7, #32]
 800a3ac:	3218      	adds	r2, #24
 800a3ae:	605a      	str	r2, [r3, #4]
 800a3b0:	6a3b      	ldr	r3, [r7, #32]
 800a3b2:	f103 0218 	add.w	r2, r3, #24
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	609a      	str	r2, [r3, #8]
 800a3ba:	6a3b      	ldr	r3, [r7, #32]
 800a3bc:	4a11      	ldr	r2, [pc, #68]	@ (800a404 <xTaskRemoveFromEventList+0x1a4>)
 800a3be:	629a      	str	r2, [r3, #40]	@ 0x28
 800a3c0:	4b10      	ldr	r3, [pc, #64]	@ (800a404 <xTaskRemoveFromEventList+0x1a4>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	4a0f      	ldr	r2, [pc, #60]	@ (800a404 <xTaskRemoveFromEventList+0x1a4>)
 800a3c8:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a3ca:	6a3b      	ldr	r3, [r7, #32]
 800a3cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a408 <xTaskRemoveFromEventList+0x1a8>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d905      	bls.n	800a3e4 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800a3dc:	4b0b      	ldr	r3, [pc, #44]	@ (800a40c <xTaskRemoveFromEventList+0x1ac>)
 800a3de:	2201      	movs	r2, #1
 800a3e0:	601a      	str	r2, [r3, #0]
 800a3e2:	e001      	b.n	800a3e8 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 800a3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	372c      	adds	r7, #44	@ 0x2c
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	2000044c 	.word	0x2000044c
 800a3fc:	2000042c 	.word	0x2000042c
 800a400:	20000350 	.word	0x20000350
 800a404:	200003e4 	.word	0x200003e4
 800a408:	2000034c 	.word	0x2000034c
 800a40c:	20000438 	.word	0x20000438

0800a410 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a418:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <vTaskInternalSetTimeOutState+0x24>)
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800a420:	4b05      	ldr	r3, [pc, #20]	@ (800a438 <vTaskInternalSetTimeOutState+0x28>)
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	605a      	str	r2, [r3, #4]
}
 800a428:	bf00      	nop
 800a42a:	370c      	adds	r7, #12
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr
 800a434:	2000043c 	.word	0x2000043c
 800a438:	20000428 	.word	0x20000428

0800a43c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d10b      	bne.n	800a464 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800a44c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a450:	f383 8811 	msr	BASEPRI, r3
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	613b      	str	r3, [r7, #16]
    }
 800a45e:	bf00      	nop
 800a460:	bf00      	nop
 800a462:	e7fd      	b.n	800a460 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10b      	bne.n	800a482 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800a46a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a46e:	f383 8811 	msr	BASEPRI, r3
 800a472:	f3bf 8f6f 	isb	sy
 800a476:	f3bf 8f4f 	dsb	sy
 800a47a:	60fb      	str	r3, [r7, #12]
    }
 800a47c:	bf00      	nop
 800a47e:	bf00      	nop
 800a480:	e7fd      	b.n	800a47e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800a482:	f001 f893 	bl	800b5ac <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800a486:	4b1f      	ldr	r3, [pc, #124]	@ (800a504 <xTaskCheckForTimeOut+0xc8>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	69ba      	ldr	r2, [r7, #24]
 800a492:	1ad3      	subs	r3, r2, r3
 800a494:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a49e:	d102      	bne.n	800a4a6 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	61fb      	str	r3, [r7, #28]
 800a4a4:	e026      	b.n	800a4f4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	4b17      	ldr	r3, [pc, #92]	@ (800a508 <xTaskCheckForTimeOut+0xcc>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d00a      	beq.n	800a4c8 <xTaskCheckForTimeOut+0x8c>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	69ba      	ldr	r2, [r7, #24]
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d305      	bcc.n	800a4c8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	601a      	str	r2, [r3, #0]
 800a4c6:	e015      	b.n	800a4f4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	697a      	ldr	r2, [r7, #20]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d20b      	bcs.n	800a4ea <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	681a      	ldr	r2, [r3, #0]
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	1ad2      	subs	r2, r2, r3
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f7ff ff96 	bl	800a410 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	61fb      	str	r3, [r7, #28]
 800a4e8:	e004      	b.n	800a4f4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800a4f4:	f001 f88c 	bl	800b610 <vPortExitCritical>

    return xReturn;
 800a4f8:	69fb      	ldr	r3, [r7, #28]
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3720      	adds	r7, #32
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20000428 	.word	0x20000428
 800a508:	2000043c 	.word	0x2000043c

0800a50c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a50c:	b480      	push	{r7}
 800a50e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800a510:	4b03      	ldr	r3, [pc, #12]	@ (800a520 <vTaskMissedYield+0x14>)
 800a512:	2201      	movs	r2, #1
 800a514:	601a      	str	r2, [r3, #0]
}
 800a516:	bf00      	nop
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr
 800a520:	20000438 	.word	0x20000438

0800a524 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800a52c:	f000 f852 	bl	800a5d4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a530:	4b06      	ldr	r3, [pc, #24]	@ (800a54c <prvIdleTask+0x28>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	2b01      	cmp	r3, #1
 800a536:	d9f9      	bls.n	800a52c <prvIdleTask+0x8>
            {
                taskYIELD();
 800a538:	4b05      	ldr	r3, [pc, #20]	@ (800a550 <prvIdleTask+0x2c>)
 800a53a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a53e:	601a      	str	r2, [r3, #0]
 800a540:	f3bf 8f4f 	dsb	sy
 800a544:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800a548:	e7f0      	b.n	800a52c <prvIdleTask+0x8>
 800a54a:	bf00      	nop
 800a54c:	20000350 	.word	0x20000350
 800a550:	e000ed04 	.word	0xe000ed04

0800a554 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a55a:	2300      	movs	r3, #0
 800a55c:	607b      	str	r3, [r7, #4]
 800a55e:	e00c      	b.n	800a57a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	4613      	mov	r3, r2
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	4413      	add	r3, r2
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	4a12      	ldr	r2, [pc, #72]	@ (800a5b4 <prvInitialiseTaskLists+0x60>)
 800a56c:	4413      	add	r3, r2
 800a56e:	4618      	mov	r0, r3
 800a570:	f7fe fb31 	bl	8008bd6 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	3301      	adds	r3, #1
 800a578:	607b      	str	r3, [r7, #4]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2b04      	cmp	r3, #4
 800a57e:	d9ef      	bls.n	800a560 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800a580:	480d      	ldr	r0, [pc, #52]	@ (800a5b8 <prvInitialiseTaskLists+0x64>)
 800a582:	f7fe fb28 	bl	8008bd6 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800a586:	480d      	ldr	r0, [pc, #52]	@ (800a5bc <prvInitialiseTaskLists+0x68>)
 800a588:	f7fe fb25 	bl	8008bd6 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800a58c:	480c      	ldr	r0, [pc, #48]	@ (800a5c0 <prvInitialiseTaskLists+0x6c>)
 800a58e:	f7fe fb22 	bl	8008bd6 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800a592:	480c      	ldr	r0, [pc, #48]	@ (800a5c4 <prvInitialiseTaskLists+0x70>)
 800a594:	f7fe fb1f 	bl	8008bd6 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800a598:	480b      	ldr	r0, [pc, #44]	@ (800a5c8 <prvInitialiseTaskLists+0x74>)
 800a59a:	f7fe fb1c 	bl	8008bd6 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800a59e:	4b0b      	ldr	r3, [pc, #44]	@ (800a5cc <prvInitialiseTaskLists+0x78>)
 800a5a0:	4a05      	ldr	r2, [pc, #20]	@ (800a5b8 <prvInitialiseTaskLists+0x64>)
 800a5a2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a5a4:	4b0a      	ldr	r3, [pc, #40]	@ (800a5d0 <prvInitialiseTaskLists+0x7c>)
 800a5a6:	4a05      	ldr	r2, [pc, #20]	@ (800a5bc <prvInitialiseTaskLists+0x68>)
 800a5a8:	601a      	str	r2, [r3, #0]
}
 800a5aa:	bf00      	nop
 800a5ac:	3708      	adds	r7, #8
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	20000350 	.word	0x20000350
 800a5b8:	200003b4 	.word	0x200003b4
 800a5bc:	200003c8 	.word	0x200003c8
 800a5c0:	200003e4 	.word	0x200003e4
 800a5c4:	200003f8 	.word	0x200003f8
 800a5c8:	20000410 	.word	0x20000410
 800a5cc:	200003dc 	.word	0x200003dc
 800a5d0:	200003e0 	.word	0x200003e0

0800a5d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5da:	e019      	b.n	800a610 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800a5dc:	f000 ffe6 	bl	800b5ac <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5e0:	4b10      	ldr	r3, [pc, #64]	@ (800a624 <prvCheckTasksWaitingTermination+0x50>)
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	3304      	adds	r3, #4
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7fe fb58 	bl	8008ca2 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800a5f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a628 <prvCheckTasksWaitingTermination+0x54>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	4a0b      	ldr	r2, [pc, #44]	@ (800a628 <prvCheckTasksWaitingTermination+0x54>)
 800a5fa:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800a5fc:	4b0b      	ldr	r3, [pc, #44]	@ (800a62c <prvCheckTasksWaitingTermination+0x58>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	3b01      	subs	r3, #1
 800a602:	4a0a      	ldr	r2, [pc, #40]	@ (800a62c <prvCheckTasksWaitingTermination+0x58>)
 800a604:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800a606:	f001 f803 	bl	800b610 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 f810 	bl	800a630 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a610:	4b06      	ldr	r3, [pc, #24]	@ (800a62c <prvCheckTasksWaitingTermination+0x58>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d1e1      	bne.n	800a5dc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800a618:	bf00      	nop
 800a61a:	bf00      	nop
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	200003f8 	.word	0x200003f8
 800a628:	20000424 	.word	0x20000424
 800a62c:	2000040c 	.word	0x2000040c

0800a630 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800a630:	b580      	push	{r7, lr}
 800a632:	b082      	sub	sp, #8
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a63c:	4618      	mov	r0, r3
 800a63e:	f001 f959 	bl	800b8f4 <vPortFree>
            vPortFree( pxTCB );
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f001 f956 	bl	800b8f4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800a648:	bf00      	nop
 800a64a:	3708      	adds	r7, #8
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a650:	b480      	push	{r7}
 800a652:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a654:	4b0a      	ldr	r3, [pc, #40]	@ (800a680 <prvResetNextTaskUnblockTime+0x30>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d104      	bne.n	800a668 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800a65e:	4b09      	ldr	r3, [pc, #36]	@ (800a684 <prvResetNextTaskUnblockTime+0x34>)
 800a660:	f04f 32ff 	mov.w	r2, #4294967295
 800a664:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800a666:	e005      	b.n	800a674 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a668:	4b05      	ldr	r3, [pc, #20]	@ (800a680 <prvResetNextTaskUnblockTime+0x30>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68db      	ldr	r3, [r3, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a04      	ldr	r2, [pc, #16]	@ (800a684 <prvResetNextTaskUnblockTime+0x34>)
 800a672:	6013      	str	r3, [r2, #0]
}
 800a674:	bf00      	nop
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop
 800a680:	200003dc 	.word	0x200003dc
 800a684:	20000444 	.word	0x20000444

0800a688 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800a68e:	4b0b      	ldr	r3, [pc, #44]	@ (800a6bc <xTaskGetSchedulerState+0x34>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d102      	bne.n	800a69c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800a696:	2301      	movs	r3, #1
 800a698:	607b      	str	r3, [r7, #4]
 800a69a:	e008      	b.n	800a6ae <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a69c:	4b08      	ldr	r3, [pc, #32]	@ (800a6c0 <xTaskGetSchedulerState+0x38>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d102      	bne.n	800a6aa <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	607b      	str	r3, [r7, #4]
 800a6a8:	e001      	b.n	800a6ae <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800a6ae:	687b      	ldr	r3, [r7, #4]
    }
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr
 800a6bc:	20000430 	.word	0x20000430
 800a6c0:	2000044c 	.word	0x2000044c

0800a6c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b086      	sub	sp, #24
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	f000 8087 	beq.w	800a7ea <xTaskPriorityInherit+0x126>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6e0:	4b44      	ldr	r3, [pc, #272]	@ (800a7f4 <xTaskPriorityInherit+0x130>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d276      	bcs.n	800a7d8 <xTaskPriorityInherit+0x114>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	699b      	ldr	r3, [r3, #24]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	db06      	blt.n	800a700 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6f2:	4b40      	ldr	r3, [pc, #256]	@ (800a7f4 <xTaskPriorityInherit+0x130>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6f8:	f1c3 0205 	rsb	r2, r3, #5
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	6959      	ldr	r1, [r3, #20]
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a708:	4613      	mov	r3, r2
 800a70a:	009b      	lsls	r3, r3, #2
 800a70c:	4413      	add	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4a39      	ldr	r2, [pc, #228]	@ (800a7f8 <xTaskPriorityInherit+0x134>)
 800a712:	4413      	add	r3, r2
 800a714:	4299      	cmp	r1, r3
 800a716:	d157      	bne.n	800a7c8 <xTaskPriorityInherit+0x104>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	3304      	adds	r3, #4
 800a71c:	4618      	mov	r0, r3
 800a71e:	f7fe fac0 	bl	8008ca2 <uxListRemove>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d10a      	bne.n	800a73e <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a72c:	2201      	movs	r2, #1
 800a72e:	fa02 f303 	lsl.w	r3, r2, r3
 800a732:	43da      	mvns	r2, r3
 800a734:	4b31      	ldr	r3, [pc, #196]	@ (800a7fc <xTaskPriorityInherit+0x138>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4013      	ands	r3, r2
 800a73a:	4a30      	ldr	r2, [pc, #192]	@ (800a7fc <xTaskPriorityInherit+0x138>)
 800a73c:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a73e:	4b2d      	ldr	r3, [pc, #180]	@ (800a7f4 <xTaskPriorityInherit+0x130>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a74c:	2201      	movs	r2, #1
 800a74e:	409a      	lsls	r2, r3
 800a750:	4b2a      	ldr	r3, [pc, #168]	@ (800a7fc <xTaskPriorityInherit+0x138>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4313      	orrs	r3, r2
 800a756:	4a29      	ldr	r2, [pc, #164]	@ (800a7fc <xTaskPriorityInherit+0x138>)
 800a758:	6013      	str	r3, [r2, #0]
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a75e:	4926      	ldr	r1, [pc, #152]	@ (800a7f8 <xTaskPriorityInherit+0x134>)
 800a760:	4613      	mov	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	4413      	add	r3, r2
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	440b      	add	r3, r1
 800a76a:	3304      	adds	r3, #4
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	60fb      	str	r3, [r7, #12]
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	609a      	str	r2, [r3, #8]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	689a      	ldr	r2, [r3, #8]
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	60da      	str	r2, [r3, #12]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	693a      	ldr	r2, [r7, #16]
 800a784:	3204      	adds	r2, #4
 800a786:	605a      	str	r2, [r3, #4]
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	1d1a      	adds	r2, r3, #4
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	609a      	str	r2, [r3, #8]
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a794:	4613      	mov	r3, r2
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4a16      	ldr	r2, [pc, #88]	@ (800a7f8 <xTaskPriorityInherit+0x134>)
 800a79e:	441a      	add	r2, r3
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	615a      	str	r2, [r3, #20]
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a8:	4913      	ldr	r1, [pc, #76]	@ (800a7f8 <xTaskPriorityInherit+0x134>)
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	4413      	add	r3, r2
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	440b      	add	r3, r1
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	1c59      	adds	r1, r3, #1
 800a7b8:	480f      	ldr	r0, [pc, #60]	@ (800a7f8 <xTaskPriorityInherit+0x134>)
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	4413      	add	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4403      	add	r3, r0
 800a7c4:	6019      	str	r1, [r3, #0]
 800a7c6:	e004      	b.n	800a7d2 <xTaskPriorityInherit+0x10e>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a7c8:	4b0a      	ldr	r3, [pc, #40]	@ (800a7f4 <xTaskPriorityInherit+0x130>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	617b      	str	r3, [r7, #20]
 800a7d6:	e008      	b.n	800a7ea <xTaskPriorityInherit+0x126>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7dc:	4b05      	ldr	r3, [pc, #20]	@ (800a7f4 <xTaskPriorityInherit+0x130>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d201      	bcs.n	800a7ea <xTaskPriorityInherit+0x126>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800a7ea:	697b      	ldr	r3, [r7, #20]
    }
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3718      	adds	r7, #24
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}
 800a7f4:	2000034c 	.word	0x2000034c
 800a7f8:	20000350 	.word	0x20000350
 800a7fc:	2000042c 	.word	0x2000042c

0800a800 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800a800:	b580      	push	{r7, lr}
 800a802:	b088      	sub	sp, #32
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800a80c:	2300      	movs	r3, #0
 800a80e:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2b00      	cmp	r3, #0
 800a814:	f000 808e 	beq.w	800a934 <xTaskPriorityDisinherit+0x134>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800a818:	4b49      	ldr	r3, [pc, #292]	@ (800a940 <xTaskPriorityDisinherit+0x140>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	69ba      	ldr	r2, [r7, #24]
 800a81e:	429a      	cmp	r2, r3
 800a820:	d00b      	beq.n	800a83a <xTaskPriorityDisinherit+0x3a>
        __asm volatile
 800a822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a826:	f383 8811 	msr	BASEPRI, r3
 800a82a:	f3bf 8f6f 	isb	sy
 800a82e:	f3bf 8f4f 	dsb	sy
 800a832:	613b      	str	r3, [r7, #16]
    }
 800a834:	bf00      	nop
 800a836:	bf00      	nop
 800a838:	e7fd      	b.n	800a836 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800a83a:	69bb      	ldr	r3, [r7, #24]
 800a83c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d10b      	bne.n	800a85a <xTaskPriorityDisinherit+0x5a>
        __asm volatile
 800a842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a846:	f383 8811 	msr	BASEPRI, r3
 800a84a:	f3bf 8f6f 	isb	sy
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	60fb      	str	r3, [r7, #12]
    }
 800a854:	bf00      	nop
 800a856:	bf00      	nop
 800a858:	e7fd      	b.n	800a856 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a85e:	1e5a      	subs	r2, r3, #1
 800a860:	69bb      	ldr	r3, [r7, #24]
 800a862:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a868:	69bb      	ldr	r3, [r7, #24]
 800a86a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d061      	beq.n	800a934 <xTaskPriorityDisinherit+0x134>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a874:	2b00      	cmp	r3, #0
 800a876:	d15d      	bne.n	800a934 <xTaskPriorityDisinherit+0x134>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a878:	69bb      	ldr	r3, [r7, #24]
 800a87a:	3304      	adds	r3, #4
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7fe fa10 	bl	8008ca2 <uxListRemove>
 800a882:	4603      	mov	r3, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d10a      	bne.n	800a89e <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88c:	2201      	movs	r2, #1
 800a88e:	fa02 f303 	lsl.w	r3, r2, r3
 800a892:	43da      	mvns	r2, r3
 800a894:	4b2b      	ldr	r3, [pc, #172]	@ (800a944 <xTaskPriorityDisinherit+0x144>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4013      	ands	r3, r2
 800a89a:	4a2a      	ldr	r2, [pc, #168]	@ (800a944 <xTaskPriorityDisinherit+0x144>)
 800a89c:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8a6:	69bb      	ldr	r3, [r7, #24]
 800a8a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8aa:	f1c3 0205 	rsb	r2, r3, #5
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	409a      	lsls	r2, r3
 800a8ba:	4b22      	ldr	r3, [pc, #136]	@ (800a944 <xTaskPriorityDisinherit+0x144>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	4a20      	ldr	r2, [pc, #128]	@ (800a944 <xTaskPriorityDisinherit+0x144>)
 800a8c2:	6013      	str	r3, [r2, #0]
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8c8:	491f      	ldr	r1, [pc, #124]	@ (800a948 <xTaskPriorityDisinherit+0x148>)
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	4413      	add	r3, r2
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	440b      	add	r3, r1
 800a8d4:	3304      	adds	r3, #4
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	617b      	str	r3, [r7, #20]
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	697a      	ldr	r2, [r7, #20]
 800a8de:	609a      	str	r2, [r3, #8]
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	689a      	ldr	r2, [r3, #8]
 800a8e4:	69bb      	ldr	r3, [r7, #24]
 800a8e6:	60da      	str	r2, [r3, #12]
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	689b      	ldr	r3, [r3, #8]
 800a8ec:	69ba      	ldr	r2, [r7, #24]
 800a8ee:	3204      	adds	r2, #4
 800a8f0:	605a      	str	r2, [r3, #4]
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	1d1a      	adds	r2, r3, #4
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	609a      	str	r2, [r3, #8]
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8fe:	4613      	mov	r3, r2
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4413      	add	r3, r2
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	4a10      	ldr	r2, [pc, #64]	@ (800a948 <xTaskPriorityDisinherit+0x148>)
 800a908:	441a      	add	r2, r3
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	615a      	str	r2, [r3, #20]
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a912:	490d      	ldr	r1, [pc, #52]	@ (800a948 <xTaskPriorityDisinherit+0x148>)
 800a914:	4613      	mov	r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	4413      	add	r3, r2
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	440b      	add	r3, r1
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	1c59      	adds	r1, r3, #1
 800a922:	4809      	ldr	r0, [pc, #36]	@ (800a948 <xTaskPriorityDisinherit+0x148>)
 800a924:	4613      	mov	r3, r2
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	4413      	add	r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	4403      	add	r3, r0
 800a92e:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800a930:	2301      	movs	r3, #1
 800a932:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800a934:	69fb      	ldr	r3, [r7, #28]
    }
 800a936:	4618      	mov	r0, r3
 800a938:	3720      	adds	r7, #32
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop
 800a940:	2000034c 	.word	0x2000034c
 800a944:	2000042c 	.word	0x2000042c
 800a948:	20000350 	.word	0x20000350

0800a94c <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b08a      	sub	sp, #40	@ 0x28
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a95a:	2301      	movs	r3, #1
 800a95c:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b00      	cmp	r3, #0
 800a962:	f000 80a3 	beq.w	800aaac <vTaskPriorityDisinheritAfterTimeout+0x160>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800a966:	6a3b      	ldr	r3, [r7, #32]
 800a968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d10b      	bne.n	800a986 <vTaskPriorityDisinheritAfterTimeout+0x3a>
        __asm volatile
 800a96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a972:	f383 8811 	msr	BASEPRI, r3
 800a976:	f3bf 8f6f 	isb	sy
 800a97a:	f3bf 8f4f 	dsb	sy
 800a97e:	613b      	str	r3, [r7, #16]
    }
 800a980:	bf00      	nop
 800a982:	bf00      	nop
 800a984:	e7fd      	b.n	800a982 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a986:	6a3b      	ldr	r3, [r7, #32]
 800a988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a98a:	683a      	ldr	r2, [r7, #0]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d902      	bls.n	800a996 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	627b      	str	r3, [r7, #36]	@ 0x24
 800a994:	e002      	b.n	800a99c <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800a996:	6a3b      	ldr	r3, [r7, #32]
 800a998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a99a:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	f000 8082 	beq.w	800aaac <vTaskPriorityDisinheritAfterTimeout+0x160>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a9a8:	6a3b      	ldr	r3, [r7, #32]
 800a9aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9ac:	69fa      	ldr	r2, [r7, #28]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d17c      	bne.n	800aaac <vTaskPriorityDisinheritAfterTimeout+0x160>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800a9b2:	4b40      	ldr	r3, [pc, #256]	@ (800aab4 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	6a3a      	ldr	r2, [r7, #32]
 800a9b8:	429a      	cmp	r2, r3
 800a9ba:	d10b      	bne.n	800a9d4 <vTaskPriorityDisinheritAfterTimeout+0x88>
        __asm volatile
 800a9bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c0:	f383 8811 	msr	BASEPRI, r3
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	60fb      	str	r3, [r7, #12]
    }
 800a9ce:	bf00      	nop
 800a9d0:	bf00      	nop
 800a9d2:	e7fd      	b.n	800a9d0 <vTaskPriorityDisinheritAfterTimeout+0x84>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
 800a9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9d8:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800a9da:	6a3b      	ldr	r3, [r7, #32]
 800a9dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9de:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a9e0:	6a3b      	ldr	r3, [r7, #32]
 800a9e2:	699b      	ldr	r3, [r3, #24]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	db04      	blt.n	800a9f2 <vTaskPriorityDisinheritAfterTimeout+0xa6>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ea:	f1c3 0205 	rsb	r2, r3, #5
 800a9ee:	6a3b      	ldr	r3, [r7, #32]
 800a9f0:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	6959      	ldr	r1, [r3, #20]
 800a9f6:	69ba      	ldr	r2, [r7, #24]
 800a9f8:	4613      	mov	r3, r2
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	4413      	add	r3, r2
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	4a2d      	ldr	r2, [pc, #180]	@ (800aab8 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800aa02:	4413      	add	r3, r2
 800aa04:	4299      	cmp	r1, r3
 800aa06:	d151      	bne.n	800aaac <vTaskPriorityDisinheritAfterTimeout+0x160>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa08:	6a3b      	ldr	r3, [r7, #32]
 800aa0a:	3304      	adds	r3, #4
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f7fe f948 	bl	8008ca2 <uxListRemove>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d10a      	bne.n	800aa2e <vTaskPriorityDisinheritAfterTimeout+0xe2>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800aa18:	6a3b      	ldr	r3, [r7, #32]
 800aa1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa22:	43da      	mvns	r2, r3
 800aa24:	4b25      	ldr	r3, [pc, #148]	@ (800aabc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4013      	ands	r3, r2
 800aa2a:	4a24      	ldr	r2, [pc, #144]	@ (800aabc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800aa2c:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800aa2e:	6a3b      	ldr	r3, [r7, #32]
 800aa30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa32:	2201      	movs	r2, #1
 800aa34:	409a      	lsls	r2, r3
 800aa36:	4b21      	ldr	r3, [pc, #132]	@ (800aabc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	4a1f      	ldr	r2, [pc, #124]	@ (800aabc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800aa3e:	6013      	str	r3, [r2, #0]
 800aa40:	6a3b      	ldr	r3, [r7, #32]
 800aa42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa44:	491c      	ldr	r1, [pc, #112]	@ (800aab8 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800aa46:	4613      	mov	r3, r2
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	4413      	add	r3, r2
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	440b      	add	r3, r1
 800aa50:	3304      	adds	r3, #4
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	617b      	str	r3, [r7, #20]
 800aa56:	6a3b      	ldr	r3, [r7, #32]
 800aa58:	697a      	ldr	r2, [r7, #20]
 800aa5a:	609a      	str	r2, [r3, #8]
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	689a      	ldr	r2, [r3, #8]
 800aa60:	6a3b      	ldr	r3, [r7, #32]
 800aa62:	60da      	str	r2, [r3, #12]
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	6a3a      	ldr	r2, [r7, #32]
 800aa6a:	3204      	adds	r2, #4
 800aa6c:	605a      	str	r2, [r3, #4]
 800aa6e:	6a3b      	ldr	r3, [r7, #32]
 800aa70:	1d1a      	adds	r2, r3, #4
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	609a      	str	r2, [r3, #8]
 800aa76:	6a3b      	ldr	r3, [r7, #32]
 800aa78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	009b      	lsls	r3, r3, #2
 800aa7e:	4413      	add	r3, r2
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	4a0d      	ldr	r2, [pc, #52]	@ (800aab8 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800aa84:	441a      	add	r2, r3
 800aa86:	6a3b      	ldr	r3, [r7, #32]
 800aa88:	615a      	str	r2, [r3, #20]
 800aa8a:	6a3b      	ldr	r3, [r7, #32]
 800aa8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa8e:	490a      	ldr	r1, [pc, #40]	@ (800aab8 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800aa90:	4613      	mov	r3, r2
 800aa92:	009b      	lsls	r3, r3, #2
 800aa94:	4413      	add	r3, r2
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	440b      	add	r3, r1
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	1c59      	adds	r1, r3, #1
 800aa9e:	4806      	ldr	r0, [pc, #24]	@ (800aab8 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	4413      	add	r3, r2
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	4403      	add	r3, r0
 800aaaa:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800aaac:	bf00      	nop
 800aaae:	3728      	adds	r7, #40	@ 0x28
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}
 800aab4:	2000034c 	.word	0x2000034c
 800aab8:	20000350 	.word	0x20000350
 800aabc:	2000042c 	.word	0x2000042c

0800aac0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800aac0:	b480      	push	{r7}
 800aac2:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800aac4:	4b07      	ldr	r3, [pc, #28]	@ (800aae4 <pvTaskIncrementMutexHeldCount+0x24>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d004      	beq.n	800aad6 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 800aacc:	4b05      	ldr	r3, [pc, #20]	@ (800aae4 <pvTaskIncrementMutexHeldCount+0x24>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aad2:	3201      	adds	r2, #1
 800aad4:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 800aad6:	4b03      	ldr	r3, [pc, #12]	@ (800aae4 <pvTaskIncrementMutexHeldCount+0x24>)
 800aad8:	681b      	ldr	r3, [r3, #0]
    }
 800aada:	4618      	mov	r0, r3
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr
 800aae4:	2000034c 	.word	0x2000034c

0800aae8 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b08e      	sub	sp, #56	@ 0x38
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	607a      	str	r2, [r7, #4]
 800aaf4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d00b      	beq.n	800ab18 <xTaskGenericNotify+0x30>
        __asm volatile
 800ab00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab04:	f383 8811 	msr	BASEPRI, r3
 800ab08:	f3bf 8f6f 	isb	sy
 800ab0c:	f3bf 8f4f 	dsb	sy
 800ab10:	623b      	str	r3, [r7, #32]
    }
 800ab12:	bf00      	nop
 800ab14:	bf00      	nop
 800ab16:	e7fd      	b.n	800ab14 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d10b      	bne.n	800ab36 <xTaskGenericNotify+0x4e>
        __asm volatile
 800ab1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab22:	f383 8811 	msr	BASEPRI, r3
 800ab26:	f3bf 8f6f 	isb	sy
 800ab2a:	f3bf 8f4f 	dsb	sy
 800ab2e:	61fb      	str	r3, [r7, #28]
    }
 800ab30:	bf00      	nop
 800ab32:	bf00      	nop
 800ab34:	e7fd      	b.n	800ab32 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	633b      	str	r3, [r7, #48]	@ 0x30

        taskENTER_CRITICAL();
 800ab3a:	f000 fd37 	bl	800b5ac <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800ab3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d006      	beq.n	800ab52 <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800ab44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab46:	68ba      	ldr	r2, [r7, #8]
 800ab48:	3214      	adds	r2, #20
 800ab4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab50:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800ab52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	4413      	add	r3, r2
 800ab58:	3354      	adds	r3, #84	@ 0x54
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800ab60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	4413      	add	r3, r2
 800ab66:	3354      	adds	r3, #84	@ 0x54
 800ab68:	2202      	movs	r2, #2
 800ab6a:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800ab6c:	78fb      	ldrb	r3, [r7, #3]
 800ab6e:	2b04      	cmp	r3, #4
 800ab70:	d83b      	bhi.n	800abea <xTaskGenericNotify+0x102>
 800ab72:	a201      	add	r2, pc, #4	@ (adr r2, 800ab78 <xTaskGenericNotify+0x90>)
 800ab74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab78:	0800ac0b 	.word	0x0800ac0b
 800ab7c:	0800ab8d 	.word	0x0800ab8d
 800ab80:	0800aba9 	.word	0x0800aba9
 800ab84:	0800abc1 	.word	0x0800abc1
 800ab88:	0800abcf 	.word	0x0800abcf
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800ab8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8e:	68ba      	ldr	r2, [r7, #8]
 800ab90:	3214      	adds	r2, #20
 800ab92:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	ea42 0103 	orr.w	r1, r2, r3
 800ab9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9e:	68ba      	ldr	r2, [r7, #8]
 800aba0:	3214      	adds	r2, #20
 800aba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800aba6:	e033      	b.n	800ac10 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800aba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	3214      	adds	r2, #20
 800abae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abb2:	1c59      	adds	r1, r3, #1
 800abb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb6:	68ba      	ldr	r2, [r7, #8]
 800abb8:	3214      	adds	r2, #20
 800abba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800abbe:	e027      	b.n	800ac10 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800abc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc2:	68ba      	ldr	r2, [r7, #8]
 800abc4:	3214      	adds	r2, #20
 800abc6:	6879      	ldr	r1, [r7, #4]
 800abc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800abcc:	e020      	b.n	800ac10 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800abce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800abd2:	2b02      	cmp	r3, #2
 800abd4:	d006      	beq.n	800abe4 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800abd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd8:	68ba      	ldr	r2, [r7, #8]
 800abda:	3214      	adds	r2, #20
 800abdc:	6879      	ldr	r1, [r7, #4]
 800abde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800abe2:	e015      	b.n	800ac10 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 800abe4:	2300      	movs	r3, #0
 800abe6:	637b      	str	r3, [r7, #52]	@ 0x34
                    break;
 800abe8:	e012      	b.n	800ac10 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800abea:	4b4d      	ldr	r3, [pc, #308]	@ (800ad20 <xTaskGenericNotify+0x238>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d00d      	beq.n	800ac0e <xTaskGenericNotify+0x126>
        __asm volatile
 800abf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf6:	f383 8811 	msr	BASEPRI, r3
 800abfa:	f3bf 8f6f 	isb	sy
 800abfe:	f3bf 8f4f 	dsb	sy
 800ac02:	61bb      	str	r3, [r7, #24]
    }
 800ac04:	bf00      	nop
 800ac06:	bf00      	nop
 800ac08:	e7fd      	b.n	800ac06 <xTaskGenericNotify+0x11e>
                    break;
 800ac0a:	bf00      	nop
 800ac0c:	e000      	b.n	800ac10 <xTaskGenericNotify+0x128>

                    break;
 800ac0e:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ac10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d17c      	bne.n	800ad12 <xTaskGenericNotify+0x22a>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800ac18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1a:	695b      	ldr	r3, [r3, #20]
 800ac1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac20:	689b      	ldr	r3, [r3, #8]
 800ac22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac24:	68d2      	ldr	r2, [r2, #12]
 800ac26:	609a      	str	r2, [r3, #8]
 800ac28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac2e:	6892      	ldr	r2, [r2, #8]
 800ac30:	605a      	str	r2, [r3, #4]
 800ac32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac34:	685a      	ldr	r2, [r3, #4]
 800ac36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac38:	3304      	adds	r3, #4
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d103      	bne.n	800ac46 <xTaskGenericNotify+0x15e>
 800ac3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac40:	68da      	ldr	r2, [r3, #12]
 800ac42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac44:	605a      	str	r2, [r3, #4]
 800ac46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac48:	2200      	movs	r2, #0
 800ac4a:	615a      	str	r2, [r3, #20]
 800ac4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	1e5a      	subs	r2, r3, #1
 800ac52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac54:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800ac56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	409a      	lsls	r2, r3
 800ac5e:	4b31      	ldr	r3, [pc, #196]	@ (800ad24 <xTaskGenericNotify+0x23c>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4313      	orrs	r3, r2
 800ac64:	4a2f      	ldr	r2, [pc, #188]	@ (800ad24 <xTaskGenericNotify+0x23c>)
 800ac66:	6013      	str	r3, [r2, #0]
 800ac68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac6c:	492e      	ldr	r1, [pc, #184]	@ (800ad28 <xTaskGenericNotify+0x240>)
 800ac6e:	4613      	mov	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	4413      	add	r3, r2
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	440b      	add	r3, r1
 800ac78:	3304      	adds	r3, #4
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac82:	609a      	str	r2, [r3, #8]
 800ac84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac86:	689a      	ldr	r2, [r3, #8]
 800ac88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8a:	60da      	str	r2, [r3, #12]
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8e:	689b      	ldr	r3, [r3, #8]
 800ac90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac92:	3204      	adds	r2, #4
 800ac94:	605a      	str	r2, [r3, #4]
 800ac96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac98:	1d1a      	adds	r2, r3, #4
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9c:	609a      	str	r2, [r3, #8]
 800ac9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aca2:	4613      	mov	r3, r2
 800aca4:	009b      	lsls	r3, r3, #2
 800aca6:	4413      	add	r3, r2
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	4a1f      	ldr	r2, [pc, #124]	@ (800ad28 <xTaskGenericNotify+0x240>)
 800acac:	441a      	add	r2, r3
 800acae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb0:	615a      	str	r2, [r3, #20]
 800acb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acb6:	491c      	ldr	r1, [pc, #112]	@ (800ad28 <xTaskGenericNotify+0x240>)
 800acb8:	4613      	mov	r3, r2
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	440b      	add	r3, r1
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	1c59      	adds	r1, r3, #1
 800acc6:	4818      	ldr	r0, [pc, #96]	@ (800ad28 <xTaskGenericNotify+0x240>)
 800acc8:	4613      	mov	r3, r2
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	4413      	add	r3, r2
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	4403      	add	r3, r0
 800acd2:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800acd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d00b      	beq.n	800acf4 <xTaskGenericNotify+0x20c>
        __asm volatile
 800acdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ace0:	f383 8811 	msr	BASEPRI, r3
 800ace4:	f3bf 8f6f 	isb	sy
 800ace8:	f3bf 8f4f 	dsb	sy
 800acec:	617b      	str	r3, [r7, #20]
    }
 800acee:	bf00      	nop
 800acf0:	bf00      	nop
 800acf2:	e7fd      	b.n	800acf0 <xTaskGenericNotify+0x208>
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800acf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acf8:	4b0c      	ldr	r3, [pc, #48]	@ (800ad2c <xTaskGenericNotify+0x244>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acfe:	429a      	cmp	r2, r3
 800ad00:	d907      	bls.n	800ad12 <xTaskGenericNotify+0x22a>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800ad02:	4b0b      	ldr	r3, [pc, #44]	@ (800ad30 <xTaskGenericNotify+0x248>)
 800ad04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad08:	601a      	str	r2, [r3, #0]
 800ad0a:	f3bf 8f4f 	dsb	sy
 800ad0e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800ad12:	f000 fc7d 	bl	800b610 <vPortExitCritical>

        return xReturn;
 800ad16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3738      	adds	r7, #56	@ 0x38
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	20000428 	.word	0x20000428
 800ad24:	2000042c 	.word	0x2000042c
 800ad28:	20000350 	.word	0x20000350
 800ad2c:	2000034c 	.word	0x2000034c
 800ad30:	e000ed04 	.word	0xe000ed04

0800ad34 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b086      	sub	sp, #24
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800ad3e:	4b36      	ldr	r3, [pc, #216]	@ (800ae18 <prvAddCurrentTaskToDelayedList+0xe4>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad44:	4b35      	ldr	r3, [pc, #212]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	3304      	adds	r3, #4
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7fd ffa9 	bl	8008ca2 <uxListRemove>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d10b      	bne.n	800ad6e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ad56:	4b31      	ldr	r3, [pc, #196]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad62:	43da      	mvns	r2, r3
 800ad64:	4b2e      	ldr	r3, [pc, #184]	@ (800ae20 <prvAddCurrentTaskToDelayedList+0xec>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4013      	ands	r3, r2
 800ad6a:	4a2d      	ldr	r2, [pc, #180]	@ (800ae20 <prvAddCurrentTaskToDelayedList+0xec>)
 800ad6c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad74:	d124      	bne.n	800adc0 <prvAddCurrentTaskToDelayedList+0x8c>
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d021      	beq.n	800adc0 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad7c:	4b29      	ldr	r3, [pc, #164]	@ (800ae24 <prvAddCurrentTaskToDelayedList+0xf0>)
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	613b      	str	r3, [r7, #16]
 800ad82:	4b26      	ldr	r3, [pc, #152]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	693a      	ldr	r2, [r7, #16]
 800ad88:	609a      	str	r2, [r3, #8]
 800ad8a:	4b24      	ldr	r3, [pc, #144]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	693a      	ldr	r2, [r7, #16]
 800ad90:	6892      	ldr	r2, [r2, #8]
 800ad92:	60da      	str	r2, [r3, #12]
 800ad94:	4b21      	ldr	r3, [pc, #132]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ad96:	681a      	ldr	r2, [r3, #0]
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	3204      	adds	r2, #4
 800ad9e:	605a      	str	r2, [r3, #4]
 800ada0:	4b1e      	ldr	r3, [pc, #120]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	1d1a      	adds	r2, r3, #4
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	609a      	str	r2, [r3, #8]
 800adaa:	4b1c      	ldr	r3, [pc, #112]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a1d      	ldr	r2, [pc, #116]	@ (800ae24 <prvAddCurrentTaskToDelayedList+0xf0>)
 800adb0:	615a      	str	r2, [r3, #20]
 800adb2:	4b1c      	ldr	r3, [pc, #112]	@ (800ae24 <prvAddCurrentTaskToDelayedList+0xf0>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	3301      	adds	r3, #1
 800adb8:	4a1a      	ldr	r2, [pc, #104]	@ (800ae24 <prvAddCurrentTaskToDelayedList+0xf0>)
 800adba:	6013      	str	r3, [r2, #0]
 800adbc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800adbe:	e026      	b.n	800ae0e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800adc0:	697a      	ldr	r2, [r7, #20]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	4413      	add	r3, r2
 800adc6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800adc8:	4b14      	ldr	r3, [pc, #80]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800add0:	68fa      	ldr	r2, [r7, #12]
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	429a      	cmp	r2, r3
 800add6:	d209      	bcs.n	800adec <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800add8:	4b13      	ldr	r3, [pc, #76]	@ (800ae28 <prvAddCurrentTaskToDelayedList+0xf4>)
 800adda:	681a      	ldr	r2, [r3, #0]
 800addc:	4b0f      	ldr	r3, [pc, #60]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	3304      	adds	r3, #4
 800ade2:	4619      	mov	r1, r3
 800ade4:	4610      	mov	r0, r2
 800ade6:	f7fd ff23 	bl	8008c30 <vListInsert>
}
 800adea:	e010      	b.n	800ae0e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800adec:	4b0f      	ldr	r3, [pc, #60]	@ (800ae2c <prvAddCurrentTaskToDelayedList+0xf8>)
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	4b0a      	ldr	r3, [pc, #40]	@ (800ae1c <prvAddCurrentTaskToDelayedList+0xe8>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	3304      	adds	r3, #4
 800adf6:	4619      	mov	r1, r3
 800adf8:	4610      	mov	r0, r2
 800adfa:	f7fd ff19 	bl	8008c30 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800adfe:	4b0c      	ldr	r3, [pc, #48]	@ (800ae30 <prvAddCurrentTaskToDelayedList+0xfc>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	68fa      	ldr	r2, [r7, #12]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d202      	bcs.n	800ae0e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 800ae08:	4a09      	ldr	r2, [pc, #36]	@ (800ae30 <prvAddCurrentTaskToDelayedList+0xfc>)
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	6013      	str	r3, [r2, #0]
}
 800ae0e:	bf00      	nop
 800ae10:	3718      	adds	r7, #24
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	20000428 	.word	0x20000428
 800ae1c:	2000034c 	.word	0x2000034c
 800ae20:	2000042c 	.word	0x2000042c
 800ae24:	20000410 	.word	0x20000410
 800ae28:	200003e0 	.word	0x200003e0
 800ae2c:	200003dc 	.word	0x200003dc
 800ae30:	20000444 	.word	0x20000444

0800ae34 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800ae3e:	f000 fa4f 	bl	800b2e0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800ae42:	4b12      	ldr	r3, [pc, #72]	@ (800ae8c <xTimerCreateTimerTask+0x58>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d00b      	beq.n	800ae62 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 800ae4a:	4b11      	ldr	r3, [pc, #68]	@ (800ae90 <xTimerCreateTimerTask+0x5c>)
 800ae4c:	9301      	str	r3, [sp, #4]
 800ae4e:	2302      	movs	r3, #2
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	2300      	movs	r3, #0
 800ae54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800ae58:	490e      	ldr	r1, [pc, #56]	@ (800ae94 <xTimerCreateTimerTask+0x60>)
 800ae5a:	480f      	ldr	r0, [pc, #60]	@ (800ae98 <xTimerCreateTimerTask+0x64>)
 800ae5c:	f7fe fd12 	bl	8009884 <xTaskCreate>
 800ae60:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d10b      	bne.n	800ae80 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800ae68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae6c:	f383 8811 	msr	BASEPRI, r3
 800ae70:	f3bf 8f6f 	isb	sy
 800ae74:	f3bf 8f4f 	dsb	sy
 800ae78:	603b      	str	r3, [r7, #0]
    }
 800ae7a:	bf00      	nop
 800ae7c:	bf00      	nop
 800ae7e:	e7fd      	b.n	800ae7c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800ae80:	687b      	ldr	r3, [r7, #4]
    }
 800ae82:	4618      	mov	r0, r3
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	20000480 	.word	0x20000480
 800ae90:	20000484 	.word	0x20000484
 800ae94:	0800e728 	.word	0x0800e728
 800ae98:	0800af41 	.word	0x0800af41

0800ae9c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800aea8:	e008      	b.n	800aebc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	68ba      	ldr	r2, [r7, #8]
 800aeb0:	4413      	add	r3, r2
 800aeb2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6a1b      	ldr	r3, [r3, #32]
 800aeb8:	68f8      	ldr	r0, [r7, #12]
 800aeba:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	699a      	ldr	r2, [r3, #24]
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	18d1      	adds	r1, r2, r3
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	68f8      	ldr	r0, [r7, #12]
 800aeca:	f000 f8df 	bl	800b08c <prvInsertTimerInActiveList>
 800aece:	4603      	mov	r3, r0
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d1ea      	bne.n	800aeaa <prvReloadTimer+0xe>
        }
    }
 800aed4:	bf00      	nop
 800aed6:	bf00      	nop
 800aed8:	3710      	adds	r7, #16
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
	...

0800aee0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b084      	sub	sp, #16
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aeea:	4b14      	ldr	r3, [pc, #80]	@ (800af3c <prvProcessExpiredTimer+0x5c>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	3304      	adds	r3, #4
 800aef8:	4618      	mov	r0, r3
 800aefa:	f7fd fed2 	bl	8008ca2 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af04:	f003 0304 	and.w	r3, r3, #4
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d005      	beq.n	800af18 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800af0c:	683a      	ldr	r2, [r7, #0]
 800af0e:	6879      	ldr	r1, [r7, #4]
 800af10:	68f8      	ldr	r0, [r7, #12]
 800af12:	f7ff ffc3 	bl	800ae9c <prvReloadTimer>
 800af16:	e008      	b.n	800af2a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af1e:	f023 0301 	bic.w	r3, r3, #1
 800af22:	b2da      	uxtb	r2, r3
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6a1b      	ldr	r3, [r3, #32]
 800af2e:	68f8      	ldr	r0, [r7, #12]
 800af30:	4798      	blx	r3
    }
 800af32:	bf00      	nop
 800af34:	3710      	adds	r7, #16
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	20000478 	.word	0x20000478

0800af40 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800af40:	b580      	push	{r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800af48:	f107 0308 	add.w	r3, r7, #8
 800af4c:	4618      	mov	r0, r3
 800af4e:	f000 f859 	bl	800b004 <prvGetNextExpireTime>
 800af52:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	4619      	mov	r1, r3
 800af58:	68f8      	ldr	r0, [r7, #12]
 800af5a:	f000 f805 	bl	800af68 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800af5e:	f000 f8d7 	bl	800b110 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800af62:	bf00      	nop
 800af64:	e7f0      	b.n	800af48 <prvTimerTask+0x8>
	...

0800af68 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800af72:	f7fe fe7b 	bl	8009c6c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800af76:	f107 0308 	add.w	r3, r7, #8
 800af7a:	4618      	mov	r0, r3
 800af7c:	f000 f866 	bl	800b04c <prvSampleTimeNow>
 800af80:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d130      	bne.n	800afea <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d10a      	bne.n	800afa4 <prvProcessTimerOrBlockTask+0x3c>
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	429a      	cmp	r2, r3
 800af94:	d806      	bhi.n	800afa4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800af96:	f7fe fe77 	bl	8009c88 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800af9a:	68f9      	ldr	r1, [r7, #12]
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f7ff ff9f 	bl	800aee0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800afa2:	e024      	b.n	800afee <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d008      	beq.n	800afbc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800afaa:	4b13      	ldr	r3, [pc, #76]	@ (800aff8 <prvProcessTimerOrBlockTask+0x90>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d101      	bne.n	800afb8 <prvProcessTimerOrBlockTask+0x50>
 800afb4:	2301      	movs	r3, #1
 800afb6:	e000      	b.n	800afba <prvProcessTimerOrBlockTask+0x52>
 800afb8:	2300      	movs	r3, #0
 800afba:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800afbc:	4b0f      	ldr	r3, [pc, #60]	@ (800affc <prvProcessTimerOrBlockTask+0x94>)
 800afbe:	6818      	ldr	r0, [r3, #0]
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	1ad3      	subs	r3, r2, r3
 800afc6:	683a      	ldr	r2, [r7, #0]
 800afc8:	4619      	mov	r1, r3
 800afca:	f7fe fc27 	bl	800981c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800afce:	f7fe fe5b 	bl	8009c88 <xTaskResumeAll>
 800afd2:	4603      	mov	r3, r0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d10a      	bne.n	800afee <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800afd8:	4b09      	ldr	r3, [pc, #36]	@ (800b000 <prvProcessTimerOrBlockTask+0x98>)
 800afda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afde:	601a      	str	r2, [r3, #0]
 800afe0:	f3bf 8f4f 	dsb	sy
 800afe4:	f3bf 8f6f 	isb	sy
    }
 800afe8:	e001      	b.n	800afee <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800afea:	f7fe fe4d 	bl	8009c88 <xTaskResumeAll>
    }
 800afee:	bf00      	nop
 800aff0:	3710      	adds	r7, #16
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}
 800aff6:	bf00      	nop
 800aff8:	2000047c 	.word	0x2000047c
 800affc:	20000480 	.word	0x20000480
 800b000:	e000ed04 	.word	0xe000ed04

0800b004 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800b004:	b480      	push	{r7}
 800b006:	b085      	sub	sp, #20
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b00c:	4b0e      	ldr	r3, [pc, #56]	@ (800b048 <prvGetNextExpireTime+0x44>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d101      	bne.n	800b01a <prvGetNextExpireTime+0x16>
 800b016:	2201      	movs	r2, #1
 800b018:	e000      	b.n	800b01c <prvGetNextExpireTime+0x18>
 800b01a:	2200      	movs	r2, #0
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d105      	bne.n	800b034 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b028:	4b07      	ldr	r3, [pc, #28]	@ (800b048 <prvGetNextExpireTime+0x44>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	60fb      	str	r3, [r7, #12]
 800b032:	e001      	b.n	800b038 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800b034:	2300      	movs	r3, #0
 800b036:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800b038:	68fb      	ldr	r3, [r7, #12]
    }
 800b03a:	4618      	mov	r0, r3
 800b03c:	3714      	adds	r7, #20
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	20000478 	.word	0x20000478

0800b04c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b084      	sub	sp, #16
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800b054:	f7fe ff14 	bl	8009e80 <xTaskGetTickCount>
 800b058:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800b05a:	4b0b      	ldr	r3, [pc, #44]	@ (800b088 <prvSampleTimeNow+0x3c>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	68fa      	ldr	r2, [r7, #12]
 800b060:	429a      	cmp	r2, r3
 800b062:	d205      	bcs.n	800b070 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800b064:	f000 f916 	bl	800b294 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2201      	movs	r2, #1
 800b06c:	601a      	str	r2, [r3, #0]
 800b06e:	e002      	b.n	800b076 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800b076:	4a04      	ldr	r2, [pc, #16]	@ (800b088 <prvSampleTimeNow+0x3c>)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800b07c:	68fb      	ldr	r3, [r7, #12]
    }
 800b07e:	4618      	mov	r0, r3
 800b080:	3710      	adds	r7, #16
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20000488 	.word	0x20000488

0800b08c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
 800b092:	60f8      	str	r0, [r7, #12]
 800b094:	60b9      	str	r1, [r7, #8]
 800b096:	607a      	str	r2, [r7, #4]
 800b098:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800b09a:	2300      	movs	r3, #0
 800b09c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	68ba      	ldr	r2, [r7, #8]
 800b0a2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	68fa      	ldr	r2, [r7, #12]
 800b0a8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d812      	bhi.n	800b0d8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	1ad2      	subs	r2, r2, r3
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	699b      	ldr	r3, [r3, #24]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d302      	bcc.n	800b0c6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	617b      	str	r3, [r7, #20]
 800b0c4:	e01b      	b.n	800b0fe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b0c6:	4b10      	ldr	r3, [pc, #64]	@ (800b108 <prvInsertTimerInActiveList+0x7c>)
 800b0c8:	681a      	ldr	r2, [r3, #0]
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	3304      	adds	r3, #4
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	4610      	mov	r0, r2
 800b0d2:	f7fd fdad 	bl	8008c30 <vListInsert>
 800b0d6:	e012      	b.n	800b0fe <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d206      	bcs.n	800b0ee <prvInsertTimerInActiveList+0x62>
 800b0e0:	68ba      	ldr	r2, [r7, #8]
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	d302      	bcc.n	800b0ee <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	617b      	str	r3, [r7, #20]
 800b0ec:	e007      	b.n	800b0fe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b0ee:	4b07      	ldr	r3, [pc, #28]	@ (800b10c <prvInsertTimerInActiveList+0x80>)
 800b0f0:	681a      	ldr	r2, [r3, #0]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	3304      	adds	r3, #4
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	4610      	mov	r0, r2
 800b0fa:	f7fd fd99 	bl	8008c30 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800b0fe:	697b      	ldr	r3, [r7, #20]
    }
 800b100:	4618      	mov	r0, r3
 800b102:	3718      	adds	r7, #24
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}
 800b108:	2000047c 	.word	0x2000047c
 800b10c:	20000478 	.word	0x20000478

0800b110 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800b110:	b580      	push	{r7, lr}
 800b112:	b088      	sub	sp, #32
 800b114:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b116:	e0a9      	b.n	800b26c <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f2c0 80a6 	blt.w	800b26c <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b124:	69fb      	ldr	r3, [r7, #28]
 800b126:	695b      	ldr	r3, [r3, #20]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d004      	beq.n	800b136 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	3304      	adds	r3, #4
 800b130:	4618      	mov	r0, r3
 800b132:	f7fd fdb6 	bl	8008ca2 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b136:	1d3b      	adds	r3, r7, #4
 800b138:	4618      	mov	r0, r3
 800b13a:	f7ff ff87 	bl	800b04c <prvSampleTimeNow>
 800b13e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	3b01      	subs	r3, #1
 800b144:	2b08      	cmp	r3, #8
 800b146:	f200 808e 	bhi.w	800b266 <prvProcessReceivedCommands+0x156>
 800b14a:	a201      	add	r2, pc, #4	@ (adr r2, 800b150 <prvProcessReceivedCommands+0x40>)
 800b14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b150:	0800b175 	.word	0x0800b175
 800b154:	0800b175 	.word	0x0800b175
 800b158:	0800b1dd 	.word	0x0800b1dd
 800b15c:	0800b1f1 	.word	0x0800b1f1
 800b160:	0800b23d 	.word	0x0800b23d
 800b164:	0800b175 	.word	0x0800b175
 800b168:	0800b175 	.word	0x0800b175
 800b16c:	0800b1dd 	.word	0x0800b1dd
 800b170:	0800b1f1 	.word	0x0800b1f1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b174:	69fb      	ldr	r3, [r7, #28]
 800b176:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b17a:	f043 0301 	orr.w	r3, r3, #1
 800b17e:	b2da      	uxtb	r2, r3
 800b180:	69fb      	ldr	r3, [r7, #28]
 800b182:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	69fb      	ldr	r3, [r7, #28]
 800b18a:	699b      	ldr	r3, [r3, #24]
 800b18c:	18d1      	adds	r1, r2, r3
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	69ba      	ldr	r2, [r7, #24]
 800b192:	69f8      	ldr	r0, [r7, #28]
 800b194:	f7ff ff7a 	bl	800b08c <prvInsertTimerInActiveList>
 800b198:	4603      	mov	r3, r0
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d065      	beq.n	800b26a <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1a4:	f003 0304 	and.w	r3, r3, #4
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d009      	beq.n	800b1c0 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	69fb      	ldr	r3, [r7, #28]
 800b1b0:	699b      	ldr	r3, [r3, #24]
 800b1b2:	4413      	add	r3, r2
 800b1b4:	69ba      	ldr	r2, [r7, #24]
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	69f8      	ldr	r0, [r7, #28]
 800b1ba:	f7ff fe6f 	bl	800ae9c <prvReloadTimer>
 800b1be:	e008      	b.n	800b1d2 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b1c0:	69fb      	ldr	r3, [r7, #28]
 800b1c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1c6:	f023 0301 	bic.w	r3, r3, #1
 800b1ca:	b2da      	uxtb	r2, r3
 800b1cc:	69fb      	ldr	r3, [r7, #28]
 800b1ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b1d2:	69fb      	ldr	r3, [r7, #28]
 800b1d4:	6a1b      	ldr	r3, [r3, #32]
 800b1d6:	69f8      	ldr	r0, [r7, #28]
 800b1d8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800b1da:	e046      	b.n	800b26a <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b1dc:	69fb      	ldr	r3, [r7, #28]
 800b1de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1e2:	f023 0301 	bic.w	r3, r3, #1
 800b1e6:	b2da      	uxtb	r2, r3
 800b1e8:	69fb      	ldr	r3, [r7, #28]
 800b1ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b1ee:	e03d      	b.n	800b26c <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b1f0:	69fb      	ldr	r3, [r7, #28]
 800b1f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1f6:	f043 0301 	orr.w	r3, r3, #1
 800b1fa:	b2da      	uxtb	r2, r3
 800b1fc:	69fb      	ldr	r3, [r7, #28]
 800b1fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b202:	68fa      	ldr	r2, [r7, #12]
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b208:	69fb      	ldr	r3, [r7, #28]
 800b20a:	699b      	ldr	r3, [r3, #24]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d10b      	bne.n	800b228 <prvProcessReceivedCommands+0x118>
        __asm volatile
 800b210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b214:	f383 8811 	msr	BASEPRI, r3
 800b218:	f3bf 8f6f 	isb	sy
 800b21c:	f3bf 8f4f 	dsb	sy
 800b220:	617b      	str	r3, [r7, #20]
    }
 800b222:	bf00      	nop
 800b224:	bf00      	nop
 800b226:	e7fd      	b.n	800b224 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b228:	69fb      	ldr	r3, [r7, #28]
 800b22a:	699a      	ldr	r2, [r3, #24]
 800b22c:	69bb      	ldr	r3, [r7, #24]
 800b22e:	18d1      	adds	r1, r2, r3
 800b230:	69bb      	ldr	r3, [r7, #24]
 800b232:	69ba      	ldr	r2, [r7, #24]
 800b234:	69f8      	ldr	r0, [r7, #28]
 800b236:	f7ff ff29 	bl	800b08c <prvInsertTimerInActiveList>
                        break;
 800b23a:	e017      	b.n	800b26c <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b23c:	69fb      	ldr	r3, [r7, #28]
 800b23e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b242:	f003 0302 	and.w	r3, r3, #2
 800b246:	2b00      	cmp	r3, #0
 800b248:	d103      	bne.n	800b252 <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 800b24a:	69f8      	ldr	r0, [r7, #28]
 800b24c:	f000 fb52 	bl	800b8f4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800b250:	e00c      	b.n	800b26c <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b252:	69fb      	ldr	r3, [r7, #28]
 800b254:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b258:	f023 0301 	bic.w	r3, r3, #1
 800b25c:	b2da      	uxtb	r2, r3
 800b25e:	69fb      	ldr	r3, [r7, #28]
 800b260:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b264:	e002      	b.n	800b26c <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 800b266:	bf00      	nop
 800b268:	e000      	b.n	800b26c <prvProcessReceivedCommands+0x15c>
                        break;
 800b26a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b26c:	4b08      	ldr	r3, [pc, #32]	@ (800b290 <prvProcessReceivedCommands+0x180>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f107 0108 	add.w	r1, r7, #8
 800b274:	2200      	movs	r2, #0
 800b276:	4618      	mov	r0, r3
 800b278:	f7fd ff76 	bl	8009168 <xQueueReceive>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f47f af4a 	bne.w	800b118 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800b284:	bf00      	nop
 800b286:	bf00      	nop
 800b288:	3720      	adds	r7, #32
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	20000480 	.word	0x20000480

0800b294 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b29a:	e009      	b.n	800b2b0 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b29c:	4b0e      	ldr	r3, [pc, #56]	@ (800b2d8 <prvSwitchTimerLists+0x44>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800b2a6:	f04f 31ff 	mov.w	r1, #4294967295
 800b2aa:	6838      	ldr	r0, [r7, #0]
 800b2ac:	f7ff fe18 	bl	800aee0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b2b0:	4b09      	ldr	r3, [pc, #36]	@ (800b2d8 <prvSwitchTimerLists+0x44>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d1f0      	bne.n	800b29c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800b2ba:	4b07      	ldr	r3, [pc, #28]	@ (800b2d8 <prvSwitchTimerLists+0x44>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800b2c0:	4b06      	ldr	r3, [pc, #24]	@ (800b2dc <prvSwitchTimerLists+0x48>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a04      	ldr	r2, [pc, #16]	@ (800b2d8 <prvSwitchTimerLists+0x44>)
 800b2c6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800b2c8:	4a04      	ldr	r2, [pc, #16]	@ (800b2dc <prvSwitchTimerLists+0x48>)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6013      	str	r3, [r2, #0]
    }
 800b2ce:	bf00      	nop
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
 800b2d6:	bf00      	nop
 800b2d8:	20000478 	.word	0x20000478
 800b2dc:	2000047c 	.word	0x2000047c

0800b2e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800b2e4:	f000 f962 	bl	800b5ac <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800b2e8:	4b12      	ldr	r3, [pc, #72]	@ (800b334 <prvCheckForValidListAndQueue+0x54>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d11d      	bne.n	800b32c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800b2f0:	4811      	ldr	r0, [pc, #68]	@ (800b338 <prvCheckForValidListAndQueue+0x58>)
 800b2f2:	f7fd fc70 	bl	8008bd6 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800b2f6:	4811      	ldr	r0, [pc, #68]	@ (800b33c <prvCheckForValidListAndQueue+0x5c>)
 800b2f8:	f7fd fc6d 	bl	8008bd6 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800b2fc:	4b10      	ldr	r3, [pc, #64]	@ (800b340 <prvCheckForValidListAndQueue+0x60>)
 800b2fe:	4a0e      	ldr	r2, [pc, #56]	@ (800b338 <prvCheckForValidListAndQueue+0x58>)
 800b300:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800b302:	4b10      	ldr	r3, [pc, #64]	@ (800b344 <prvCheckForValidListAndQueue+0x64>)
 800b304:	4a0d      	ldr	r2, [pc, #52]	@ (800b33c <prvCheckForValidListAndQueue+0x5c>)
 800b306:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800b308:	2200      	movs	r2, #0
 800b30a:	210c      	movs	r1, #12
 800b30c:	200a      	movs	r0, #10
 800b30e:	f7fd fd85 	bl	8008e1c <xQueueGenericCreate>
 800b312:	4603      	mov	r3, r0
 800b314:	4a07      	ldr	r2, [pc, #28]	@ (800b334 <prvCheckForValidListAndQueue+0x54>)
 800b316:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800b318:	4b06      	ldr	r3, [pc, #24]	@ (800b334 <prvCheckForValidListAndQueue+0x54>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d005      	beq.n	800b32c <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b320:	4b04      	ldr	r3, [pc, #16]	@ (800b334 <prvCheckForValidListAndQueue+0x54>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4908      	ldr	r1, [pc, #32]	@ (800b348 <prvCheckForValidListAndQueue+0x68>)
 800b326:	4618      	mov	r0, r3
 800b328:	f7fe fa28 	bl	800977c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b32c:	f000 f970 	bl	800b610 <vPortExitCritical>
    }
 800b330:	bf00      	nop
 800b332:	bd80      	pop	{r7, pc}
 800b334:	20000480 	.word	0x20000480
 800b338:	20000450 	.word	0x20000450
 800b33c:	20000464 	.word	0x20000464
 800b340:	20000478 	.word	0x20000478
 800b344:	2000047c 	.word	0x2000047c
 800b348:	0800e730 	.word	0x0800e730

0800b34c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800b34c:	b480      	push	{r7}
 800b34e:	b085      	sub	sp, #20
 800b350:	af00      	add	r7, sp, #0
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	60b9      	str	r1, [r7, #8]
 800b356:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	3b04      	subs	r3, #4
 800b35c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b364:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	3b04      	subs	r3, #4
 800b36a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	f023 0201 	bic.w	r2, r3, #1
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	3b04      	subs	r3, #4
 800b37a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800b37c:	4a0c      	ldr	r2, [pc, #48]	@ (800b3b0 <pxPortInitialiseStack+0x64>)
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	3b14      	subs	r3, #20
 800b386:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	3b04      	subs	r3, #4
 800b392:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f06f 0202 	mvn.w	r2, #2
 800b39a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	3b20      	subs	r3, #32
 800b3a0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3714      	adds	r7, #20
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ae:	4770      	bx	lr
 800b3b0:	0800b3b5 	.word	0x0800b3b5

0800b3b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b085      	sub	sp, #20
 800b3b8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800b3be:	4b13      	ldr	r3, [pc, #76]	@ (800b40c <prvTaskExitError+0x58>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3c6:	d00b      	beq.n	800b3e0 <prvTaskExitError+0x2c>
        __asm volatile
 800b3c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3cc:	f383 8811 	msr	BASEPRI, r3
 800b3d0:	f3bf 8f6f 	isb	sy
 800b3d4:	f3bf 8f4f 	dsb	sy
 800b3d8:	60fb      	str	r3, [r7, #12]
    }
 800b3da:	bf00      	nop
 800b3dc:	bf00      	nop
 800b3de:	e7fd      	b.n	800b3dc <prvTaskExitError+0x28>
        __asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3e4:	f383 8811 	msr	BASEPRI, r3
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	f3bf 8f4f 	dsb	sy
 800b3f0:	60bb      	str	r3, [r7, #8]
    }
 800b3f2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800b3f4:	bf00      	nop
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d0fc      	beq.n	800b3f6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800b3fc:	bf00      	nop
 800b3fe:	bf00      	nop
 800b400:	3714      	adds	r7, #20
 800b402:	46bd      	mov	sp, r7
 800b404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b408:	4770      	bx	lr
 800b40a:	bf00      	nop
 800b40c:	20000010 	.word	0x20000010

0800b410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800b410:	4b07      	ldr	r3, [pc, #28]	@ (800b430 <pxCurrentTCBConst2>)
 800b412:	6819      	ldr	r1, [r3, #0]
 800b414:	6808      	ldr	r0, [r1, #0]
 800b416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b41a:	f380 8809 	msr	PSP, r0
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f04f 0000 	mov.w	r0, #0
 800b426:	f380 8811 	msr	BASEPRI, r0
 800b42a:	4770      	bx	lr
 800b42c:	f3af 8000 	nop.w

0800b430 <pxCurrentTCBConst2>:
 800b430:	2000034c 	.word	0x2000034c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800b434:	bf00      	nop
 800b436:	bf00      	nop

0800b438 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800b438:	4808      	ldr	r0, [pc, #32]	@ (800b45c <prvPortStartFirstTask+0x24>)
 800b43a:	6800      	ldr	r0, [r0, #0]
 800b43c:	6800      	ldr	r0, [r0, #0]
 800b43e:	f380 8808 	msr	MSP, r0
 800b442:	f04f 0000 	mov.w	r0, #0
 800b446:	f380 8814 	msr	CONTROL, r0
 800b44a:	b662      	cpsie	i
 800b44c:	b661      	cpsie	f
 800b44e:	f3bf 8f4f 	dsb	sy
 800b452:	f3bf 8f6f 	isb	sy
 800b456:	df00      	svc	0
 800b458:	bf00      	nop
 800b45a:	0000      	.short	0x0000
 800b45c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800b460:	bf00      	nop
 800b462:	bf00      	nop

0800b464 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b086      	sub	sp, #24
 800b468:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b46a:	4b47      	ldr	r3, [pc, #284]	@ (800b588 <xPortStartScheduler+0x124>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	4a47      	ldr	r2, [pc, #284]	@ (800b58c <xPortStartScheduler+0x128>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d10b      	bne.n	800b48c <xPortStartScheduler+0x28>
        __asm volatile
 800b474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b478:	f383 8811 	msr	BASEPRI, r3
 800b47c:	f3bf 8f6f 	isb	sy
 800b480:	f3bf 8f4f 	dsb	sy
 800b484:	613b      	str	r3, [r7, #16]
    }
 800b486:	bf00      	nop
 800b488:	bf00      	nop
 800b48a:	e7fd      	b.n	800b488 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b48c:	4b3e      	ldr	r3, [pc, #248]	@ (800b588 <xPortStartScheduler+0x124>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a3f      	ldr	r2, [pc, #252]	@ (800b590 <xPortStartScheduler+0x12c>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d10b      	bne.n	800b4ae <xPortStartScheduler+0x4a>
        __asm volatile
 800b496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b49a:	f383 8811 	msr	BASEPRI, r3
 800b49e:	f3bf 8f6f 	isb	sy
 800b4a2:	f3bf 8f4f 	dsb	sy
 800b4a6:	60fb      	str	r3, [r7, #12]
    }
 800b4a8:	bf00      	nop
 800b4aa:	bf00      	nop
 800b4ac:	e7fd      	b.n	800b4aa <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b4ae:	4b39      	ldr	r3, [pc, #228]	@ (800b594 <xPortStartScheduler+0x130>)
 800b4b0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	781b      	ldrb	r3, [r3, #0]
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	22ff      	movs	r2, #255	@ 0xff
 800b4be:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b4c0:	697b      	ldr	r3, [r7, #20]
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b4c8:	78fb      	ldrb	r3, [r7, #3]
 800b4ca:	b2db      	uxtb	r3, r3
 800b4cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b4d0:	b2da      	uxtb	r2, r3
 800b4d2:	4b31      	ldr	r3, [pc, #196]	@ (800b598 <xPortStartScheduler+0x134>)
 800b4d4:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b4d6:	4b31      	ldr	r3, [pc, #196]	@ (800b59c <xPortStartScheduler+0x138>)
 800b4d8:	2207      	movs	r2, #7
 800b4da:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b4dc:	e009      	b.n	800b4f2 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 800b4de:	4b2f      	ldr	r3, [pc, #188]	@ (800b59c <xPortStartScheduler+0x138>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	4a2d      	ldr	r2, [pc, #180]	@ (800b59c <xPortStartScheduler+0x138>)
 800b4e6:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b4e8:	78fb      	ldrb	r3, [r7, #3]
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	005b      	lsls	r3, r3, #1
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b4f2:	78fb      	ldrb	r3, [r7, #3]
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4fa:	2b80      	cmp	r3, #128	@ 0x80
 800b4fc:	d0ef      	beq.n	800b4de <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b4fe:	4b27      	ldr	r3, [pc, #156]	@ (800b59c <xPortStartScheduler+0x138>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f1c3 0307 	rsb	r3, r3, #7
 800b506:	2b04      	cmp	r3, #4
 800b508:	d00b      	beq.n	800b522 <xPortStartScheduler+0xbe>
        __asm volatile
 800b50a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b50e:	f383 8811 	msr	BASEPRI, r3
 800b512:	f3bf 8f6f 	isb	sy
 800b516:	f3bf 8f4f 	dsb	sy
 800b51a:	60bb      	str	r3, [r7, #8]
    }
 800b51c:	bf00      	nop
 800b51e:	bf00      	nop
 800b520:	e7fd      	b.n	800b51e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b522:	4b1e      	ldr	r3, [pc, #120]	@ (800b59c <xPortStartScheduler+0x138>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	021b      	lsls	r3, r3, #8
 800b528:	4a1c      	ldr	r2, [pc, #112]	@ (800b59c <xPortStartScheduler+0x138>)
 800b52a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b52c:	4b1b      	ldr	r3, [pc, #108]	@ (800b59c <xPortStartScheduler+0x138>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b534:	4a19      	ldr	r2, [pc, #100]	@ (800b59c <xPortStartScheduler+0x138>)
 800b536:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	b2da      	uxtb	r2, r3
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800b540:	4b17      	ldr	r3, [pc, #92]	@ (800b5a0 <xPortStartScheduler+0x13c>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a16      	ldr	r2, [pc, #88]	@ (800b5a0 <xPortStartScheduler+0x13c>)
 800b546:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b54a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800b54c:	4b14      	ldr	r3, [pc, #80]	@ (800b5a0 <xPortStartScheduler+0x13c>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	4a13      	ldr	r2, [pc, #76]	@ (800b5a0 <xPortStartScheduler+0x13c>)
 800b552:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b556:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800b558:	f000 f8e0 	bl	800b71c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800b55c:	4b11      	ldr	r3, [pc, #68]	@ (800b5a4 <xPortStartScheduler+0x140>)
 800b55e:	2200      	movs	r2, #0
 800b560:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800b562:	f000 f8ff 	bl	800b764 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b566:	4b10      	ldr	r3, [pc, #64]	@ (800b5a8 <xPortStartScheduler+0x144>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a0f      	ldr	r2, [pc, #60]	@ (800b5a8 <xPortStartScheduler+0x144>)
 800b56c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b570:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800b572:	f7ff ff61 	bl	800b438 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800b576:	f7fe fdab 	bl	800a0d0 <vTaskSwitchContext>
    prvTaskExitError();
 800b57a:	f7ff ff1b 	bl	800b3b4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800b57e:	2300      	movs	r3, #0
}
 800b580:	4618      	mov	r0, r3
 800b582:	3718      	adds	r7, #24
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}
 800b588:	e000ed00 	.word	0xe000ed00
 800b58c:	410fc271 	.word	0x410fc271
 800b590:	410fc270 	.word	0x410fc270
 800b594:	e000e400 	.word	0xe000e400
 800b598:	2000048c 	.word	0x2000048c
 800b59c:	20000490 	.word	0x20000490
 800b5a0:	e000ed20 	.word	0xe000ed20
 800b5a4:	20000010 	.word	0x20000010
 800b5a8:	e000ef34 	.word	0xe000ef34

0800b5ac <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b083      	sub	sp, #12
 800b5b0:	af00      	add	r7, sp, #0
        __asm volatile
 800b5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b6:	f383 8811 	msr	BASEPRI, r3
 800b5ba:	f3bf 8f6f 	isb	sy
 800b5be:	f3bf 8f4f 	dsb	sy
 800b5c2:	607b      	str	r3, [r7, #4]
    }
 800b5c4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800b5c6:	4b10      	ldr	r3, [pc, #64]	@ (800b608 <vPortEnterCritical+0x5c>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	4a0e      	ldr	r2, [pc, #56]	@ (800b608 <vPortEnterCritical+0x5c>)
 800b5ce:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800b5d0:	4b0d      	ldr	r3, [pc, #52]	@ (800b608 <vPortEnterCritical+0x5c>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	d110      	bne.n	800b5fa <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b5d8:	4b0c      	ldr	r3, [pc, #48]	@ (800b60c <vPortEnterCritical+0x60>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d00b      	beq.n	800b5fa <vPortEnterCritical+0x4e>
        __asm volatile
 800b5e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5e6:	f383 8811 	msr	BASEPRI, r3
 800b5ea:	f3bf 8f6f 	isb	sy
 800b5ee:	f3bf 8f4f 	dsb	sy
 800b5f2:	603b      	str	r3, [r7, #0]
    }
 800b5f4:	bf00      	nop
 800b5f6:	bf00      	nop
 800b5f8:	e7fd      	b.n	800b5f6 <vPortEnterCritical+0x4a>
    }
}
 800b5fa:	bf00      	nop
 800b5fc:	370c      	adds	r7, #12
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr
 800b606:	bf00      	nop
 800b608:	20000010 	.word	0x20000010
 800b60c:	e000ed04 	.word	0xe000ed04

0800b610 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b610:	b480      	push	{r7}
 800b612:	b083      	sub	sp, #12
 800b614:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800b616:	4b12      	ldr	r3, [pc, #72]	@ (800b660 <vPortExitCritical+0x50>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d10b      	bne.n	800b636 <vPortExitCritical+0x26>
        __asm volatile
 800b61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	607b      	str	r3, [r7, #4]
    }
 800b630:	bf00      	nop
 800b632:	bf00      	nop
 800b634:	e7fd      	b.n	800b632 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800b636:	4b0a      	ldr	r3, [pc, #40]	@ (800b660 <vPortExitCritical+0x50>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	3b01      	subs	r3, #1
 800b63c:	4a08      	ldr	r2, [pc, #32]	@ (800b660 <vPortExitCritical+0x50>)
 800b63e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800b640:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <vPortExitCritical+0x50>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d105      	bne.n	800b654 <vPortExitCritical+0x44>
 800b648:	2300      	movs	r3, #0
 800b64a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800b652:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800b654:	bf00      	nop
 800b656:	370c      	adds	r7, #12
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr
 800b660:	20000010 	.word	0x20000010
	...

0800b670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800b670:	f3ef 8009 	mrs	r0, PSP
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	4b15      	ldr	r3, [pc, #84]	@ (800b6d0 <pxCurrentTCBConst>)
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	f01e 0f10 	tst.w	lr, #16
 800b680:	bf08      	it	eq
 800b682:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b686:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b68a:	6010      	str	r0, [r2, #0]
 800b68c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b690:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b694:	f380 8811 	msr	BASEPRI, r0
 800b698:	f3bf 8f4f 	dsb	sy
 800b69c:	f3bf 8f6f 	isb	sy
 800b6a0:	f7fe fd16 	bl	800a0d0 <vTaskSwitchContext>
 800b6a4:	f04f 0000 	mov.w	r0, #0
 800b6a8:	f380 8811 	msr	BASEPRI, r0
 800b6ac:	bc09      	pop	{r0, r3}
 800b6ae:	6819      	ldr	r1, [r3, #0]
 800b6b0:	6808      	ldr	r0, [r1, #0]
 800b6b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b6:	f01e 0f10 	tst.w	lr, #16
 800b6ba:	bf08      	it	eq
 800b6bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b6c0:	f380 8809 	msr	PSP, r0
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	4770      	bx	lr
 800b6ca:	bf00      	nop
 800b6cc:	f3af 8000 	nop.w

0800b6d0 <pxCurrentTCBConst>:
 800b6d0:	2000034c 	.word	0x2000034c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800b6d4:	bf00      	nop
 800b6d6:	bf00      	nop

0800b6d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
        __asm volatile
 800b6de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e2:	f383 8811 	msr	BASEPRI, r3
 800b6e6:	f3bf 8f6f 	isb	sy
 800b6ea:	f3bf 8f4f 	dsb	sy
 800b6ee:	607b      	str	r3, [r7, #4]
    }
 800b6f0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800b6f2:	f7fe fbd5 	bl	8009ea0 <xTaskIncrementTick>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d003      	beq.n	800b704 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b6fc:	4b06      	ldr	r3, [pc, #24]	@ (800b718 <SysTick_Handler+0x40>)
 800b6fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b702:	601a      	str	r2, [r3, #0]
 800b704:	2300      	movs	r3, #0
 800b706:	603b      	str	r3, [r7, #0]
        __asm volatile
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	f383 8811 	msr	BASEPRI, r3
    }
 800b70e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800b710:	bf00      	nop
 800b712:	3708      	adds	r7, #8
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}
 800b718:	e000ed04 	.word	0xe000ed04

0800b71c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800b71c:	b480      	push	{r7}
 800b71e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b720:	4b0b      	ldr	r3, [pc, #44]	@ (800b750 <vPortSetupTimerInterrupt+0x34>)
 800b722:	2200      	movs	r2, #0
 800b724:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b726:	4b0b      	ldr	r3, [pc, #44]	@ (800b754 <vPortSetupTimerInterrupt+0x38>)
 800b728:	2200      	movs	r2, #0
 800b72a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b72c:	4b0a      	ldr	r3, [pc, #40]	@ (800b758 <vPortSetupTimerInterrupt+0x3c>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a0a      	ldr	r2, [pc, #40]	@ (800b75c <vPortSetupTimerInterrupt+0x40>)
 800b732:	fba2 2303 	umull	r2, r3, r2, r3
 800b736:	099b      	lsrs	r3, r3, #6
 800b738:	4a09      	ldr	r2, [pc, #36]	@ (800b760 <vPortSetupTimerInterrupt+0x44>)
 800b73a:	3b01      	subs	r3, #1
 800b73c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b73e:	4b04      	ldr	r3, [pc, #16]	@ (800b750 <vPortSetupTimerInterrupt+0x34>)
 800b740:	2207      	movs	r2, #7
 800b742:	601a      	str	r2, [r3, #0]
}
 800b744:	bf00      	nop
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr
 800b74e:	bf00      	nop
 800b750:	e000e010 	.word	0xe000e010
 800b754:	e000e018 	.word	0xe000e018
 800b758:	20000000 	.word	0x20000000
 800b75c:	10624dd3 	.word	0x10624dd3
 800b760:	e000e014 	.word	0xe000e014

0800b764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800b764:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b774 <vPortEnableVFP+0x10>
 800b768:	6801      	ldr	r1, [r0, #0]
 800b76a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b76e:	6001      	str	r1, [r0, #0]
 800b770:	4770      	bx	lr
 800b772:	0000      	.short	0x0000
 800b774:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800b778:	bf00      	nop
 800b77a:	bf00      	nop

0800b77c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b08a      	sub	sp, #40	@ 0x28
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800b784:	2300      	movs	r3, #0
 800b786:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800b788:	f7fe fa70 	bl	8009c6c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800b78c:	4b54      	ldr	r3, [pc, #336]	@ (800b8e0 <pvPortMalloc+0x164>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d101      	bne.n	800b798 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800b794:	f000 f90c 	bl	800b9b0 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d012      	beq.n	800b7c4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800b79e:	2208      	movs	r2, #8
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f003 0307 	and.w	r3, r3, #7
 800b7a6:	1ad3      	subs	r3, r2, r3
 800b7a8:	3308      	adds	r3, #8
 800b7aa:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800b7ac:	69bb      	ldr	r3, [r7, #24]
 800b7ae:	43db      	mvns	r3, r3
 800b7b0:	687a      	ldr	r2, [r7, #4]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d804      	bhi.n	800b7c0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	4413      	add	r3, r2
 800b7bc:	607b      	str	r3, [r7, #4]
 800b7be:	e001      	b.n	800b7c4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	db71      	blt.n	800b8ae <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d06e      	beq.n	800b8ae <pvPortMalloc+0x132>
 800b7d0:	4b44      	ldr	r3, [pc, #272]	@ (800b8e4 <pvPortMalloc+0x168>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	687a      	ldr	r2, [r7, #4]
 800b7d6:	429a      	cmp	r2, r3
 800b7d8:	d869      	bhi.n	800b8ae <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800b7da:	4b43      	ldr	r3, [pc, #268]	@ (800b8e8 <pvPortMalloc+0x16c>)
 800b7dc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800b7de:	4b42      	ldr	r3, [pc, #264]	@ (800b8e8 <pvPortMalloc+0x16c>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b7e4:	e004      	b.n	800b7f0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800b7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800b7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	687a      	ldr	r2, [r7, #4]
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	d903      	bls.n	800b802 <pvPortMalloc+0x86>
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d1f1      	bne.n	800b7e6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800b802:	4b37      	ldr	r3, [pc, #220]	@ (800b8e0 <pvPortMalloc+0x164>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b808:	429a      	cmp	r2, r3
 800b80a:	d050      	beq.n	800b8ae <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b80c:	6a3b      	ldr	r3, [r7, #32]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	2208      	movs	r2, #8
 800b812:	4413      	add	r3, r2
 800b814:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b818:	681a      	ldr	r2, [r3, #0]
 800b81a:	6a3b      	ldr	r3, [r7, #32]
 800b81c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b820:	685a      	ldr	r2, [r3, #4]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	1ad2      	subs	r2, r2, r3
 800b826:	2308      	movs	r3, #8
 800b828:	005b      	lsls	r3, r3, #1
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d920      	bls.n	800b870 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b82e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	4413      	add	r3, r2
 800b834:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	f003 0307 	and.w	r3, r3, #7
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d00b      	beq.n	800b858 <pvPortMalloc+0xdc>
        __asm volatile
 800b840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b844:	f383 8811 	msr	BASEPRI, r3
 800b848:	f3bf 8f6f 	isb	sy
 800b84c:	f3bf 8f4f 	dsb	sy
 800b850:	613b      	str	r3, [r7, #16]
    }
 800b852:	bf00      	nop
 800b854:	bf00      	nop
 800b856:	e7fd      	b.n	800b854 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85a:	685a      	ldr	r2, [r3, #4]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	1ad2      	subs	r2, r2, r3
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800b864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b86a:	6978      	ldr	r0, [r7, #20]
 800b86c:	f000 f8fc 	bl	800ba68 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b870:	4b1c      	ldr	r3, [pc, #112]	@ (800b8e4 <pvPortMalloc+0x168>)
 800b872:	681a      	ldr	r2, [r3, #0]
 800b874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b876:	685b      	ldr	r3, [r3, #4]
 800b878:	1ad3      	subs	r3, r2, r3
 800b87a:	4a1a      	ldr	r2, [pc, #104]	@ (800b8e4 <pvPortMalloc+0x168>)
 800b87c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b87e:	4b19      	ldr	r3, [pc, #100]	@ (800b8e4 <pvPortMalloc+0x168>)
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	4b1a      	ldr	r3, [pc, #104]	@ (800b8ec <pvPortMalloc+0x170>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	429a      	cmp	r2, r3
 800b888:	d203      	bcs.n	800b892 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b88a:	4b16      	ldr	r3, [pc, #88]	@ (800b8e4 <pvPortMalloc+0x168>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	4a17      	ldr	r2, [pc, #92]	@ (800b8ec <pvPortMalloc+0x170>)
 800b890:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800b892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b89c:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800b89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800b8a4:	4b12      	ldr	r3, [pc, #72]	@ (800b8f0 <pvPortMalloc+0x174>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	4a11      	ldr	r2, [pc, #68]	@ (800b8f0 <pvPortMalloc+0x174>)
 800b8ac:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800b8ae:	f7fe f9eb 	bl	8009c88 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	f003 0307 	and.w	r3, r3, #7
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d00b      	beq.n	800b8d4 <pvPortMalloc+0x158>
        __asm volatile
 800b8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8c0:	f383 8811 	msr	BASEPRI, r3
 800b8c4:	f3bf 8f6f 	isb	sy
 800b8c8:	f3bf 8f4f 	dsb	sy
 800b8cc:	60fb      	str	r3, [r7, #12]
    }
 800b8ce:	bf00      	nop
 800b8d0:	bf00      	nop
 800b8d2:	e7fd      	b.n	800b8d0 <pvPortMalloc+0x154>
    return pvReturn;
 800b8d4:	69fb      	ldr	r3, [r7, #28]
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3728      	adds	r7, #40	@ 0x28
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	2001309c 	.word	0x2001309c
 800b8e4:	200130a0 	.word	0x200130a0
 800b8e8:	20013094 	.word	0x20013094
 800b8ec:	200130a4 	.word	0x200130a4
 800b8f0:	200130a8 	.word	0x200130a8

0800b8f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b086      	sub	sp, #24
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d04b      	beq.n	800b99e <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800b906:	2308      	movs	r3, #8
 800b908:	425b      	negs	r3, r3
 800b90a:	697a      	ldr	r2, [r7, #20]
 800b90c:	4413      	add	r3, r2
 800b90e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800b910:	697b      	ldr	r3, [r7, #20]
 800b912:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	db0b      	blt.n	800b934 <vPortFree+0x40>
        __asm volatile
 800b91c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b920:	f383 8811 	msr	BASEPRI, r3
 800b924:	f3bf 8f6f 	isb	sy
 800b928:	f3bf 8f4f 	dsb	sy
 800b92c:	60fb      	str	r3, [r7, #12]
    }
 800b92e:	bf00      	nop
 800b930:	bf00      	nop
 800b932:	e7fd      	b.n	800b930 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d00b      	beq.n	800b954 <vPortFree+0x60>
        __asm volatile
 800b93c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b940:	f383 8811 	msr	BASEPRI, r3
 800b944:	f3bf 8f6f 	isb	sy
 800b948:	f3bf 8f4f 	dsb	sy
 800b94c:	60bb      	str	r3, [r7, #8]
    }
 800b94e:	bf00      	nop
 800b950:	bf00      	nop
 800b952:	e7fd      	b.n	800b950 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	0fdb      	lsrs	r3, r3, #31
 800b95a:	f003 0301 	and.w	r3, r3, #1
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	2b00      	cmp	r3, #0
 800b962:	d01c      	beq.n	800b99e <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d118      	bne.n	800b99e <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 800b978:	f7fe f978 	bl	8009c6c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800b97c:	693b      	ldr	r3, [r7, #16]
 800b97e:	685a      	ldr	r2, [r3, #4]
 800b980:	4b09      	ldr	r3, [pc, #36]	@ (800b9a8 <vPortFree+0xb4>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	4413      	add	r3, r2
 800b986:	4a08      	ldr	r2, [pc, #32]	@ (800b9a8 <vPortFree+0xb4>)
 800b988:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b98a:	6938      	ldr	r0, [r7, #16]
 800b98c:	f000 f86c 	bl	800ba68 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800b990:	4b06      	ldr	r3, [pc, #24]	@ (800b9ac <vPortFree+0xb8>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	3301      	adds	r3, #1
 800b996:	4a05      	ldr	r2, [pc, #20]	@ (800b9ac <vPortFree+0xb8>)
 800b998:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800b99a:	f7fe f975 	bl	8009c88 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800b99e:	bf00      	nop
 800b9a0:	3718      	adds	r7, #24
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop
 800b9a8:	200130a0 	.word	0x200130a0
 800b9ac:	200130ac 	.word	0x200130ac

0800b9b0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b085      	sub	sp, #20
 800b9b4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b9b6:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800b9ba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800b9bc:	4b25      	ldr	r3, [pc, #148]	@ (800ba54 <prvHeapInit+0xa4>)
 800b9be:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	f003 0307 	and.w	r3, r3, #7
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d00c      	beq.n	800b9e4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	3307      	adds	r3, #7
 800b9ce:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f023 0307 	bic.w	r3, r3, #7
 800b9d6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800b9d8:	68ba      	ldr	r2, [r7, #8]
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	1ad3      	subs	r3, r2, r3
 800b9de:	4a1d      	ldr	r2, [pc, #116]	@ (800ba54 <prvHeapInit+0xa4>)
 800b9e0:	4413      	add	r3, r2
 800b9e2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b9e8:	4a1b      	ldr	r2, [pc, #108]	@ (800ba58 <prvHeapInit+0xa8>)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800b9ee:	4b1a      	ldr	r3, [pc, #104]	@ (800ba58 <prvHeapInit+0xa8>)
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	68ba      	ldr	r2, [r7, #8]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800b9fc:	2208      	movs	r2, #8
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	1a9b      	subs	r3, r3, r2
 800ba02:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	f023 0307 	bic.w	r3, r3, #7
 800ba0a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	4a13      	ldr	r2, [pc, #76]	@ (800ba5c <prvHeapInit+0xac>)
 800ba10:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800ba12:	4b12      	ldr	r3, [pc, #72]	@ (800ba5c <prvHeapInit+0xac>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	2200      	movs	r2, #0
 800ba18:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800ba1a:	4b10      	ldr	r3, [pc, #64]	@ (800ba5c <prvHeapInit+0xac>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	68fa      	ldr	r2, [r7, #12]
 800ba2a:	1ad2      	subs	r2, r2, r3
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ba30:	4b0a      	ldr	r3, [pc, #40]	@ (800ba5c <prvHeapInit+0xac>)
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	4a08      	ldr	r2, [pc, #32]	@ (800ba60 <prvHeapInit+0xb0>)
 800ba3e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	4a07      	ldr	r2, [pc, #28]	@ (800ba64 <prvHeapInit+0xb4>)
 800ba46:	6013      	str	r3, [r2, #0]
}
 800ba48:	bf00      	nop
 800ba4a:	3714      	adds	r7, #20
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr
 800ba54:	20000494 	.word	0x20000494
 800ba58:	20013094 	.word	0x20013094
 800ba5c:	2001309c 	.word	0x2001309c
 800ba60:	200130a4 	.word	0x200130a4
 800ba64:	200130a0 	.word	0x200130a0

0800ba68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b085      	sub	sp, #20
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ba70:	4b28      	ldr	r3, [pc, #160]	@ (800bb14 <prvInsertBlockIntoFreeList+0xac>)
 800ba72:	60fb      	str	r3, [r7, #12]
 800ba74:	e002      	b.n	800ba7c <prvInsertBlockIntoFreeList+0x14>
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	60fb      	str	r3, [r7, #12]
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	d8f7      	bhi.n	800ba76 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	685b      	ldr	r3, [r3, #4]
 800ba8e:	68ba      	ldr	r2, [r7, #8]
 800ba90:	4413      	add	r3, r2
 800ba92:	687a      	ldr	r2, [r7, #4]
 800ba94:	429a      	cmp	r2, r3
 800ba96:	d108      	bne.n	800baaa <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	685a      	ldr	r2, [r3, #4]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	441a      	add	r2, r3
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	685b      	ldr	r3, [r3, #4]
 800bab2:	68ba      	ldr	r2, [r7, #8]
 800bab4:	441a      	add	r2, r3
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	429a      	cmp	r2, r3
 800babc:	d118      	bne.n	800baf0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681a      	ldr	r2, [r3, #0]
 800bac2:	4b15      	ldr	r3, [pc, #84]	@ (800bb18 <prvInsertBlockIntoFreeList+0xb0>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d00d      	beq.n	800bae6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	685a      	ldr	r2, [r3, #4]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	441a      	add	r2, r3
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	601a      	str	r2, [r3, #0]
 800bae4:	e008      	b.n	800baf8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bae6:	4b0c      	ldr	r3, [pc, #48]	@ (800bb18 <prvInsertBlockIntoFreeList+0xb0>)
 800bae8:	681a      	ldr	r2, [r3, #0]
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	601a      	str	r2, [r3, #0]
 800baee:	e003      	b.n	800baf8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681a      	ldr	r2, [r3, #0]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	429a      	cmp	r2, r3
 800bafe:	d002      	beq.n	800bb06 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	687a      	ldr	r2, [r7, #4]
 800bb04:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800bb06:	bf00      	nop
 800bb08:	3714      	adds	r7, #20
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	20013094 	.word	0x20013094
 800bb18:	2001309c 	.word	0x2001309c

0800bb1c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	460b      	mov	r3, r1
 800bb26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb28:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800bb2c:	f002 fd42 	bl	800e5b4 <USBD_static_malloc>
 800bb30:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d109      	bne.n	800bb4c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	32b0      	adds	r2, #176	@ 0xb0
 800bb42:	2100      	movs	r1, #0
 800bb44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800bb48:	2302      	movs	r3, #2
 800bb4a:	e0d4      	b.n	800bcf6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800bb4c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800bb50:	2100      	movs	r1, #0
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	f002 fd72 	bl	800e63c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	32b0      	adds	r2, #176	@ 0xb0
 800bb62:	68f9      	ldr	r1, [r7, #12]
 800bb64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	32b0      	adds	r2, #176	@ 0xb0
 800bb72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	7c1b      	ldrb	r3, [r3, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d138      	bne.n	800bbf6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bb84:	4b5e      	ldr	r3, [pc, #376]	@ (800bd00 <USBD_CDC_Init+0x1e4>)
 800bb86:	7819      	ldrb	r1, [r3, #0]
 800bb88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb8c:	2202      	movs	r2, #2
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f002 fbed 	bl	800e36e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bb94:	4b5a      	ldr	r3, [pc, #360]	@ (800bd00 <USBD_CDC_Init+0x1e4>)
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	f003 020f 	and.w	r2, r3, #15
 800bb9c:	6879      	ldr	r1, [r7, #4]
 800bb9e:	4613      	mov	r3, r2
 800bba0:	009b      	lsls	r3, r3, #2
 800bba2:	4413      	add	r3, r2
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	440b      	add	r3, r1
 800bba8:	3324      	adds	r3, #36	@ 0x24
 800bbaa:	2201      	movs	r2, #1
 800bbac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bbae:	4b55      	ldr	r3, [pc, #340]	@ (800bd04 <USBD_CDC_Init+0x1e8>)
 800bbb0:	7819      	ldrb	r1, [r3, #0]
 800bbb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bbb6:	2202      	movs	r2, #2
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f002 fbd8 	bl	800e36e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bbbe:	4b51      	ldr	r3, [pc, #324]	@ (800bd04 <USBD_CDC_Init+0x1e8>)
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	f003 020f 	and.w	r2, r3, #15
 800bbc6:	6879      	ldr	r1, [r7, #4]
 800bbc8:	4613      	mov	r3, r2
 800bbca:	009b      	lsls	r3, r3, #2
 800bbcc:	4413      	add	r3, r2
 800bbce:	009b      	lsls	r3, r3, #2
 800bbd0:	440b      	add	r3, r1
 800bbd2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bbda:	4b4b      	ldr	r3, [pc, #300]	@ (800bd08 <USBD_CDC_Init+0x1ec>)
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	f003 020f 	and.w	r2, r3, #15
 800bbe2:	6879      	ldr	r1, [r7, #4]
 800bbe4:	4613      	mov	r3, r2
 800bbe6:	009b      	lsls	r3, r3, #2
 800bbe8:	4413      	add	r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	440b      	add	r3, r1
 800bbee:	3326      	adds	r3, #38	@ 0x26
 800bbf0:	2210      	movs	r2, #16
 800bbf2:	801a      	strh	r2, [r3, #0]
 800bbf4:	e035      	b.n	800bc62 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bbf6:	4b42      	ldr	r3, [pc, #264]	@ (800bd00 <USBD_CDC_Init+0x1e4>)
 800bbf8:	7819      	ldrb	r1, [r3, #0]
 800bbfa:	2340      	movs	r3, #64	@ 0x40
 800bbfc:	2202      	movs	r2, #2
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f002 fbb5 	bl	800e36e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bc04:	4b3e      	ldr	r3, [pc, #248]	@ (800bd00 <USBD_CDC_Init+0x1e4>)
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	f003 020f 	and.w	r2, r3, #15
 800bc0c:	6879      	ldr	r1, [r7, #4]
 800bc0e:	4613      	mov	r3, r2
 800bc10:	009b      	lsls	r3, r3, #2
 800bc12:	4413      	add	r3, r2
 800bc14:	009b      	lsls	r3, r3, #2
 800bc16:	440b      	add	r3, r1
 800bc18:	3324      	adds	r3, #36	@ 0x24
 800bc1a:	2201      	movs	r2, #1
 800bc1c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bc1e:	4b39      	ldr	r3, [pc, #228]	@ (800bd04 <USBD_CDC_Init+0x1e8>)
 800bc20:	7819      	ldrb	r1, [r3, #0]
 800bc22:	2340      	movs	r3, #64	@ 0x40
 800bc24:	2202      	movs	r2, #2
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f002 fba1 	bl	800e36e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bc2c:	4b35      	ldr	r3, [pc, #212]	@ (800bd04 <USBD_CDC_Init+0x1e8>)
 800bc2e:	781b      	ldrb	r3, [r3, #0]
 800bc30:	f003 020f 	and.w	r2, r3, #15
 800bc34:	6879      	ldr	r1, [r7, #4]
 800bc36:	4613      	mov	r3, r2
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	440b      	add	r3, r1
 800bc40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bc44:	2201      	movs	r2, #1
 800bc46:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bc48:	4b2f      	ldr	r3, [pc, #188]	@ (800bd08 <USBD_CDC_Init+0x1ec>)
 800bc4a:	781b      	ldrb	r3, [r3, #0]
 800bc4c:	f003 020f 	and.w	r2, r3, #15
 800bc50:	6879      	ldr	r1, [r7, #4]
 800bc52:	4613      	mov	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	4413      	add	r3, r2
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	440b      	add	r3, r1
 800bc5c:	3326      	adds	r3, #38	@ 0x26
 800bc5e:	2210      	movs	r2, #16
 800bc60:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bc62:	4b29      	ldr	r3, [pc, #164]	@ (800bd08 <USBD_CDC_Init+0x1ec>)
 800bc64:	7819      	ldrb	r1, [r3, #0]
 800bc66:	2308      	movs	r3, #8
 800bc68:	2203      	movs	r2, #3
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f002 fb7f 	bl	800e36e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800bc70:	4b25      	ldr	r3, [pc, #148]	@ (800bd08 <USBD_CDC_Init+0x1ec>)
 800bc72:	781b      	ldrb	r3, [r3, #0]
 800bc74:	f003 020f 	and.w	r2, r3, #15
 800bc78:	6879      	ldr	r1, [r7, #4]
 800bc7a:	4613      	mov	r3, r2
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	4413      	add	r3, r2
 800bc80:	009b      	lsls	r3, r3, #2
 800bc82:	440b      	add	r3, r1
 800bc84:	3324      	adds	r3, #36	@ 0x24
 800bc86:	2201      	movs	r2, #1
 800bc88:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc98:	687a      	ldr	r2, [r7, #4]
 800bc9a:	33b0      	adds	r3, #176	@ 0xb0
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	4413      	add	r3, r2
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d101      	bne.n	800bcc4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800bcc0:	2302      	movs	r3, #2
 800bcc2:	e018      	b.n	800bcf6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	7c1b      	ldrb	r3, [r3, #16]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d10a      	bne.n	800bce2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bccc:	4b0d      	ldr	r3, [pc, #52]	@ (800bd04 <USBD_CDC_Init+0x1e8>)
 800bcce:	7819      	ldrb	r1, [r3, #0]
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bcd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f002 fc36 	bl	800e54c <USBD_LL_PrepareReceive>
 800bce0:	e008      	b.n	800bcf4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bce2:	4b08      	ldr	r3, [pc, #32]	@ (800bd04 <USBD_CDC_Init+0x1e8>)
 800bce4:	7819      	ldrb	r1, [r3, #0]
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bcec:	2340      	movs	r3, #64	@ 0x40
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f002 fc2c 	bl	800e54c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bcf4:	2300      	movs	r3, #0
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3710      	adds	r7, #16
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	2000009b 	.word	0x2000009b
 800bd04:	2000009c 	.word	0x2000009c
 800bd08:	2000009d 	.word	0x2000009d

0800bd0c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	460b      	mov	r3, r1
 800bd16:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bd18:	4b3a      	ldr	r3, [pc, #232]	@ (800be04 <USBD_CDC_DeInit+0xf8>)
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	4619      	mov	r1, r3
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f002 fb4b 	bl	800e3ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bd24:	4b37      	ldr	r3, [pc, #220]	@ (800be04 <USBD_CDC_DeInit+0xf8>)
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	f003 020f 	and.w	r2, r3, #15
 800bd2c:	6879      	ldr	r1, [r7, #4]
 800bd2e:	4613      	mov	r3, r2
 800bd30:	009b      	lsls	r3, r3, #2
 800bd32:	4413      	add	r3, r2
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	440b      	add	r3, r1
 800bd38:	3324      	adds	r3, #36	@ 0x24
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bd3e:	4b32      	ldr	r3, [pc, #200]	@ (800be08 <USBD_CDC_DeInit+0xfc>)
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	4619      	mov	r1, r3
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f002 fb38 	bl	800e3ba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bd4a:	4b2f      	ldr	r3, [pc, #188]	@ (800be08 <USBD_CDC_DeInit+0xfc>)
 800bd4c:	781b      	ldrb	r3, [r3, #0]
 800bd4e:	f003 020f 	and.w	r2, r3, #15
 800bd52:	6879      	ldr	r1, [r7, #4]
 800bd54:	4613      	mov	r3, r2
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	4413      	add	r3, r2
 800bd5a:	009b      	lsls	r3, r3, #2
 800bd5c:	440b      	add	r3, r1
 800bd5e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bd62:	2200      	movs	r2, #0
 800bd64:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bd66:	4b29      	ldr	r3, [pc, #164]	@ (800be0c <USBD_CDC_DeInit+0x100>)
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	4619      	mov	r1, r3
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f002 fb24 	bl	800e3ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bd72:	4b26      	ldr	r3, [pc, #152]	@ (800be0c <USBD_CDC_DeInit+0x100>)
 800bd74:	781b      	ldrb	r3, [r3, #0]
 800bd76:	f003 020f 	and.w	r2, r3, #15
 800bd7a:	6879      	ldr	r1, [r7, #4]
 800bd7c:	4613      	mov	r3, r2
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	4413      	add	r3, r2
 800bd82:	009b      	lsls	r3, r3, #2
 800bd84:	440b      	add	r3, r1
 800bd86:	3324      	adds	r3, #36	@ 0x24
 800bd88:	2200      	movs	r2, #0
 800bd8a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bd8c:	4b1f      	ldr	r3, [pc, #124]	@ (800be0c <USBD_CDC_DeInit+0x100>)
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	f003 020f 	and.w	r2, r3, #15
 800bd94:	6879      	ldr	r1, [r7, #4]
 800bd96:	4613      	mov	r3, r2
 800bd98:	009b      	lsls	r3, r3, #2
 800bd9a:	4413      	add	r3, r2
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	440b      	add	r3, r1
 800bda0:	3326      	adds	r3, #38	@ 0x26
 800bda2:	2200      	movs	r2, #0
 800bda4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	32b0      	adds	r2, #176	@ 0xb0
 800bdb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d01f      	beq.n	800bdf8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	33b0      	adds	r3, #176	@ 0xb0
 800bdc2:	009b      	lsls	r3, r3, #2
 800bdc4:	4413      	add	r3, r2
 800bdc6:	685b      	ldr	r3, [r3, #4]
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	32b0      	adds	r2, #176	@ 0xb0
 800bdd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdda:	4618      	mov	r0, r3
 800bddc:	f002 fbf8 	bl	800e5d0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	32b0      	adds	r2, #176	@ 0xb0
 800bdea:	2100      	movs	r1, #0
 800bdec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bdf8:	2300      	movs	r3, #0
}
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	3708      	adds	r7, #8
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}
 800be02:	bf00      	nop
 800be04:	2000009b 	.word	0x2000009b
 800be08:	2000009c 	.word	0x2000009c
 800be0c:	2000009d 	.word	0x2000009d

0800be10 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b086      	sub	sp, #24
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	32b0      	adds	r2, #176	@ 0xb0
 800be24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be28:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800be2a:	2300      	movs	r3, #0
 800be2c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800be2e:	2300      	movs	r3, #0
 800be30:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800be32:	2300      	movs	r3, #0
 800be34:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d101      	bne.n	800be40 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800be3c:	2303      	movs	r3, #3
 800be3e:	e0bf      	b.n	800bfc0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d050      	beq.n	800beee <USBD_CDC_Setup+0xde>
 800be4c:	2b20      	cmp	r3, #32
 800be4e:	f040 80af 	bne.w	800bfb0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	88db      	ldrh	r3, [r3, #6]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d03a      	beq.n	800bed0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	781b      	ldrb	r3, [r3, #0]
 800be5e:	b25b      	sxtb	r3, r3
 800be60:	2b00      	cmp	r3, #0
 800be62:	da1b      	bge.n	800be9c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800be6a:	687a      	ldr	r2, [r7, #4]
 800be6c:	33b0      	adds	r3, #176	@ 0xb0
 800be6e:	009b      	lsls	r3, r3, #2
 800be70:	4413      	add	r3, r2
 800be72:	685b      	ldr	r3, [r3, #4]
 800be74:	689b      	ldr	r3, [r3, #8]
 800be76:	683a      	ldr	r2, [r7, #0]
 800be78:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800be7a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be7c:	683a      	ldr	r2, [r7, #0]
 800be7e:	88d2      	ldrh	r2, [r2, #6]
 800be80:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	88db      	ldrh	r3, [r3, #6]
 800be86:	2b07      	cmp	r3, #7
 800be88:	bf28      	it	cs
 800be8a:	2307      	movcs	r3, #7
 800be8c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	89fa      	ldrh	r2, [r7, #14]
 800be92:	4619      	mov	r1, r3
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f001 fd93 	bl	800d9c0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800be9a:	e090      	b.n	800bfbe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	785a      	ldrb	r2, [r3, #1]
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	88db      	ldrh	r3, [r3, #6]
 800beaa:	2b3f      	cmp	r3, #63	@ 0x3f
 800beac:	d803      	bhi.n	800beb6 <USBD_CDC_Setup+0xa6>
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	88db      	ldrh	r3, [r3, #6]
 800beb2:	b2da      	uxtb	r2, r3
 800beb4:	e000      	b.n	800beb8 <USBD_CDC_Setup+0xa8>
 800beb6:	2240      	movs	r2, #64	@ 0x40
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bebe:	6939      	ldr	r1, [r7, #16]
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800bec6:	461a      	mov	r2, r3
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f001 fda5 	bl	800da18 <USBD_CtlPrepareRx>
      break;
 800bece:	e076      	b.n	800bfbe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bed6:	687a      	ldr	r2, [r7, #4]
 800bed8:	33b0      	adds	r3, #176	@ 0xb0
 800beda:	009b      	lsls	r3, r3, #2
 800bedc:	4413      	add	r3, r2
 800bede:	685b      	ldr	r3, [r3, #4]
 800bee0:	689b      	ldr	r3, [r3, #8]
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	7850      	ldrb	r0, [r2, #1]
 800bee6:	2200      	movs	r2, #0
 800bee8:	6839      	ldr	r1, [r7, #0]
 800beea:	4798      	blx	r3
      break;
 800beec:	e067      	b.n	800bfbe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	785b      	ldrb	r3, [r3, #1]
 800bef2:	2b0b      	cmp	r3, #11
 800bef4:	d851      	bhi.n	800bf9a <USBD_CDC_Setup+0x18a>
 800bef6:	a201      	add	r2, pc, #4	@ (adr r2, 800befc <USBD_CDC_Setup+0xec>)
 800bef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800befc:	0800bf2d 	.word	0x0800bf2d
 800bf00:	0800bfa9 	.word	0x0800bfa9
 800bf04:	0800bf9b 	.word	0x0800bf9b
 800bf08:	0800bf9b 	.word	0x0800bf9b
 800bf0c:	0800bf9b 	.word	0x0800bf9b
 800bf10:	0800bf9b 	.word	0x0800bf9b
 800bf14:	0800bf9b 	.word	0x0800bf9b
 800bf18:	0800bf9b 	.word	0x0800bf9b
 800bf1c:	0800bf9b 	.word	0x0800bf9b
 800bf20:	0800bf9b 	.word	0x0800bf9b
 800bf24:	0800bf57 	.word	0x0800bf57
 800bf28:	0800bf81 	.word	0x0800bf81
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf32:	b2db      	uxtb	r3, r3
 800bf34:	2b03      	cmp	r3, #3
 800bf36:	d107      	bne.n	800bf48 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bf38:	f107 030a 	add.w	r3, r7, #10
 800bf3c:	2202      	movs	r2, #2
 800bf3e:	4619      	mov	r1, r3
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f001 fd3d 	bl	800d9c0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bf46:	e032      	b.n	800bfae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bf48:	6839      	ldr	r1, [r7, #0]
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f001 fcbb 	bl	800d8c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800bf50:	2303      	movs	r3, #3
 800bf52:	75fb      	strb	r3, [r7, #23]
          break;
 800bf54:	e02b      	b.n	800bfae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf5c:	b2db      	uxtb	r3, r3
 800bf5e:	2b03      	cmp	r3, #3
 800bf60:	d107      	bne.n	800bf72 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bf62:	f107 030d 	add.w	r3, r7, #13
 800bf66:	2201      	movs	r2, #1
 800bf68:	4619      	mov	r1, r3
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f001 fd28 	bl	800d9c0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bf70:	e01d      	b.n	800bfae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bf72:	6839      	ldr	r1, [r7, #0]
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f001 fca6 	bl	800d8c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800bf7a:	2303      	movs	r3, #3
 800bf7c:	75fb      	strb	r3, [r7, #23]
          break;
 800bf7e:	e016      	b.n	800bfae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	2b03      	cmp	r3, #3
 800bf8a:	d00f      	beq.n	800bfac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bf8c:	6839      	ldr	r1, [r7, #0]
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f001 fc99 	bl	800d8c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800bf94:	2303      	movs	r3, #3
 800bf96:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bf98:	e008      	b.n	800bfac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bf9a:	6839      	ldr	r1, [r7, #0]
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f001 fc92 	bl	800d8c6 <USBD_CtlError>
          ret = USBD_FAIL;
 800bfa2:	2303      	movs	r3, #3
 800bfa4:	75fb      	strb	r3, [r7, #23]
          break;
 800bfa6:	e002      	b.n	800bfae <USBD_CDC_Setup+0x19e>
          break;
 800bfa8:	bf00      	nop
 800bfaa:	e008      	b.n	800bfbe <USBD_CDC_Setup+0x1ae>
          break;
 800bfac:	bf00      	nop
      }
      break;
 800bfae:	e006      	b.n	800bfbe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bfb0:	6839      	ldr	r1, [r7, #0]
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f001 fc87 	bl	800d8c6 <USBD_CtlError>
      ret = USBD_FAIL;
 800bfb8:	2303      	movs	r3, #3
 800bfba:	75fb      	strb	r3, [r7, #23]
      break;
 800bfbc:	bf00      	nop
  }

  return (uint8_t)ret;
 800bfbe:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3718      	adds	r7, #24
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfda:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	32b0      	adds	r2, #176	@ 0xb0
 800bfe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d101      	bne.n	800bff2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bfee:	2303      	movs	r3, #3
 800bff0:	e065      	b.n	800c0be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	32b0      	adds	r2, #176	@ 0xb0
 800bffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c000:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c002:	78fb      	ldrb	r3, [r7, #3]
 800c004:	f003 020f 	and.w	r2, r3, #15
 800c008:	6879      	ldr	r1, [r7, #4]
 800c00a:	4613      	mov	r3, r2
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	4413      	add	r3, r2
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	440b      	add	r3, r1
 800c014:	3318      	adds	r3, #24
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d02f      	beq.n	800c07c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c01c:	78fb      	ldrb	r3, [r7, #3]
 800c01e:	f003 020f 	and.w	r2, r3, #15
 800c022:	6879      	ldr	r1, [r7, #4]
 800c024:	4613      	mov	r3, r2
 800c026:	009b      	lsls	r3, r3, #2
 800c028:	4413      	add	r3, r2
 800c02a:	009b      	lsls	r3, r3, #2
 800c02c:	440b      	add	r3, r1
 800c02e:	3318      	adds	r3, #24
 800c030:	681a      	ldr	r2, [r3, #0]
 800c032:	78fb      	ldrb	r3, [r7, #3]
 800c034:	f003 010f 	and.w	r1, r3, #15
 800c038:	68f8      	ldr	r0, [r7, #12]
 800c03a:	460b      	mov	r3, r1
 800c03c:	00db      	lsls	r3, r3, #3
 800c03e:	440b      	add	r3, r1
 800c040:	009b      	lsls	r3, r3, #2
 800c042:	4403      	add	r3, r0
 800c044:	331c      	adds	r3, #28
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	fbb2 f1f3 	udiv	r1, r2, r3
 800c04c:	fb01 f303 	mul.w	r3, r1, r3
 800c050:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c052:	2b00      	cmp	r3, #0
 800c054:	d112      	bne.n	800c07c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c056:	78fb      	ldrb	r3, [r7, #3]
 800c058:	f003 020f 	and.w	r2, r3, #15
 800c05c:	6879      	ldr	r1, [r7, #4]
 800c05e:	4613      	mov	r3, r2
 800c060:	009b      	lsls	r3, r3, #2
 800c062:	4413      	add	r3, r2
 800c064:	009b      	lsls	r3, r3, #2
 800c066:	440b      	add	r3, r1
 800c068:	3318      	adds	r3, #24
 800c06a:	2200      	movs	r2, #0
 800c06c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c06e:	78f9      	ldrb	r1, [r7, #3]
 800c070:	2300      	movs	r3, #0
 800c072:	2200      	movs	r2, #0
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f002 fa48 	bl	800e50a <USBD_LL_Transmit>
 800c07a:	e01f      	b.n	800c0bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	2200      	movs	r2, #0
 800c080:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	33b0      	adds	r3, #176	@ 0xb0
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	4413      	add	r3, r2
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	691b      	ldr	r3, [r3, #16]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d010      	beq.n	800c0bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	33b0      	adds	r3, #176	@ 0xb0
 800c0a4:	009b      	lsls	r3, r3, #2
 800c0a6:	4413      	add	r3, r2
 800c0a8:	685b      	ldr	r3, [r3, #4]
 800c0aa:	691b      	ldr	r3, [r3, #16]
 800c0ac:	68ba      	ldr	r2, [r7, #8]
 800c0ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c0b2:	68ba      	ldr	r2, [r7, #8]
 800c0b4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c0b8:	78fa      	ldrb	r2, [r7, #3]
 800c0ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c0bc:	2300      	movs	r3, #0
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	3710      	adds	r7, #16
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}

0800c0c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b084      	sub	sp, #16
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	6078      	str	r0, [r7, #4]
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	32b0      	adds	r2, #176	@ 0xb0
 800c0dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	32b0      	adds	r2, #176	@ 0xb0
 800c0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d101      	bne.n	800c0f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c0f4:	2303      	movs	r3, #3
 800c0f6:	e01a      	b.n	800c12e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c0f8:	78fb      	ldrb	r3, [r7, #3]
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f002 fa46 	bl	800e58e <USBD_LL_GetRxDataSize>
 800c102:	4602      	mov	r2, r0
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	33b0      	adds	r3, #176	@ 0xb0
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	4413      	add	r3, r2
 800c118:	685b      	ldr	r3, [r3, #4]
 800c11a:	68db      	ldr	r3, [r3, #12]
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c122:	68fa      	ldr	r2, [r7, #12]
 800c124:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c128:	4611      	mov	r1, r2
 800c12a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c12c:	2300      	movs	r3, #0
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3710      	adds	r7, #16
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}

0800c136 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c136:	b580      	push	{r7, lr}
 800c138:	b084      	sub	sp, #16
 800c13a:	af00      	add	r7, sp, #0
 800c13c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	32b0      	adds	r2, #176	@ 0xb0
 800c148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c14c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d101      	bne.n	800c158 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c154:	2303      	movs	r3, #3
 800c156:	e024      	b.n	800c1a2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c15e:	687a      	ldr	r2, [r7, #4]
 800c160:	33b0      	adds	r3, #176	@ 0xb0
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	4413      	add	r3, r2
 800c166:	685b      	ldr	r3, [r3, #4]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d019      	beq.n	800c1a0 <USBD_CDC_EP0_RxReady+0x6a>
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c172:	2bff      	cmp	r3, #255	@ 0xff
 800c174:	d014      	beq.n	800c1a0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	33b0      	adds	r3, #176	@ 0xb0
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	4413      	add	r3, r2
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	68fa      	ldr	r2, [r7, #12]
 800c18a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c18e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c190:	68fa      	ldr	r2, [r7, #12]
 800c192:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c196:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	22ff      	movs	r2, #255	@ 0xff
 800c19c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c1a0:	2300      	movs	r3, #0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3710      	adds	r7, #16
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
	...

0800c1ac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b086      	sub	sp, #24
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c1b4:	2182      	movs	r1, #130	@ 0x82
 800c1b6:	4818      	ldr	r0, [pc, #96]	@ (800c218 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c1b8:	f000 fd4f 	bl	800cc5a <USBD_GetEpDesc>
 800c1bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c1be:	2101      	movs	r1, #1
 800c1c0:	4815      	ldr	r0, [pc, #84]	@ (800c218 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c1c2:	f000 fd4a 	bl	800cc5a <USBD_GetEpDesc>
 800c1c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c1c8:	2181      	movs	r1, #129	@ 0x81
 800c1ca:	4813      	ldr	r0, [pc, #76]	@ (800c218 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c1cc:	f000 fd45 	bl	800cc5a <USBD_GetEpDesc>
 800c1d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d002      	beq.n	800c1de <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	2210      	movs	r2, #16
 800c1dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d006      	beq.n	800c1f2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1ec:	711a      	strb	r2, [r3, #4]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d006      	beq.n	800c206 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c200:	711a      	strb	r2, [r3, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2243      	movs	r2, #67	@ 0x43
 800c20a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c20c:	4b02      	ldr	r3, [pc, #8]	@ (800c218 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3718      	adds	r7, #24
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
 800c216:	bf00      	nop
 800c218:	20000058 	.word	0x20000058

0800c21c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b086      	sub	sp, #24
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c224:	2182      	movs	r1, #130	@ 0x82
 800c226:	4818      	ldr	r0, [pc, #96]	@ (800c288 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c228:	f000 fd17 	bl	800cc5a <USBD_GetEpDesc>
 800c22c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c22e:	2101      	movs	r1, #1
 800c230:	4815      	ldr	r0, [pc, #84]	@ (800c288 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c232:	f000 fd12 	bl	800cc5a <USBD_GetEpDesc>
 800c236:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c238:	2181      	movs	r1, #129	@ 0x81
 800c23a:	4813      	ldr	r0, [pc, #76]	@ (800c288 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c23c:	f000 fd0d 	bl	800cc5a <USBD_GetEpDesc>
 800c240:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c242:	697b      	ldr	r3, [r7, #20]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d002      	beq.n	800c24e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	2210      	movs	r2, #16
 800c24c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d006      	beq.n	800c262 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	2200      	movs	r2, #0
 800c258:	711a      	strb	r2, [r3, #4]
 800c25a:	2200      	movs	r2, #0
 800c25c:	f042 0202 	orr.w	r2, r2, #2
 800c260:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d006      	beq.n	800c276 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	711a      	strb	r2, [r3, #4]
 800c26e:	2200      	movs	r2, #0
 800c270:	f042 0202 	orr.w	r2, r2, #2
 800c274:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2243      	movs	r2, #67	@ 0x43
 800c27a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c27c:	4b02      	ldr	r3, [pc, #8]	@ (800c288 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3718      	adds	r7, #24
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}
 800c286:	bf00      	nop
 800c288:	20000058 	.word	0x20000058

0800c28c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b086      	sub	sp, #24
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c294:	2182      	movs	r1, #130	@ 0x82
 800c296:	4818      	ldr	r0, [pc, #96]	@ (800c2f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c298:	f000 fcdf 	bl	800cc5a <USBD_GetEpDesc>
 800c29c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c29e:	2101      	movs	r1, #1
 800c2a0:	4815      	ldr	r0, [pc, #84]	@ (800c2f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c2a2:	f000 fcda 	bl	800cc5a <USBD_GetEpDesc>
 800c2a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c2a8:	2181      	movs	r1, #129	@ 0x81
 800c2aa:	4813      	ldr	r0, [pc, #76]	@ (800c2f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c2ac:	f000 fcd5 	bl	800cc5a <USBD_GetEpDesc>
 800c2b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d002      	beq.n	800c2be <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	2210      	movs	r2, #16
 800c2bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d006      	beq.n	800c2d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2cc:	711a      	strb	r2, [r3, #4]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d006      	beq.n	800c2e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2e0:	711a      	strb	r2, [r3, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2243      	movs	r2, #67	@ 0x43
 800c2ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c2ec:	4b02      	ldr	r3, [pc, #8]	@ (800c2f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3718      	adds	r7, #24
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	20000058 	.word	0x20000058

0800c2fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b083      	sub	sp, #12
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	220a      	movs	r2, #10
 800c308:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c30a:	4b03      	ldr	r3, [pc, #12]	@ (800c318 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	370c      	adds	r7, #12
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr
 800c318:	20000014 	.word	0x20000014

0800c31c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c31c:	b480      	push	{r7}
 800c31e:	b083      	sub	sp, #12
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
 800c324:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d101      	bne.n	800c330 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c32c:	2303      	movs	r3, #3
 800c32e:	e009      	b.n	800c344 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c336:	687a      	ldr	r2, [r7, #4]
 800c338:	33b0      	adds	r3, #176	@ 0xb0
 800c33a:	009b      	lsls	r3, r3, #2
 800c33c:	4413      	add	r3, r2
 800c33e:	683a      	ldr	r2, [r7, #0]
 800c340:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c342:	2300      	movs	r3, #0
}
 800c344:	4618      	mov	r0, r3
 800c346:	370c      	adds	r7, #12
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr

0800c350 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c350:	b480      	push	{r7}
 800c352:	b087      	sub	sp, #28
 800c354:	af00      	add	r7, sp, #0
 800c356:	60f8      	str	r0, [r7, #12]
 800c358:	60b9      	str	r1, [r7, #8]
 800c35a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	32b0      	adds	r2, #176	@ 0xb0
 800c366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c36a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d101      	bne.n	800c376 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c372:	2303      	movs	r3, #3
 800c374:	e008      	b.n	800c388 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c376:	697b      	ldr	r3, [r7, #20]
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	687a      	ldr	r2, [r7, #4]
 800c382:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c386:	2300      	movs	r3, #0
}
 800c388:	4618      	mov	r0, r3
 800c38a:	371c      	adds	r7, #28
 800c38c:	46bd      	mov	sp, r7
 800c38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c392:	4770      	bx	lr

0800c394 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c394:	b480      	push	{r7}
 800c396:	b085      	sub	sp, #20
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	32b0      	adds	r2, #176	@ 0xb0
 800c3a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d101      	bne.n	800c3b8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c3b4:	2303      	movs	r3, #3
 800c3b6:	e004      	b.n	800c3c2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	683a      	ldr	r2, [r7, #0]
 800c3bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c3c0:	2300      	movs	r3, #0
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3714      	adds	r7, #20
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr
	...

0800c3d0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b084      	sub	sp, #16
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	32b0      	adds	r2, #176	@ 0xb0
 800c3e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3e6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d101      	bne.n	800c3f6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c3f2:	2303      	movs	r3, #3
 800c3f4:	e025      	b.n	800c442 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d11f      	bne.n	800c440 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	2201      	movs	r2, #1
 800c404:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c408:	4b10      	ldr	r3, [pc, #64]	@ (800c44c <USBD_CDC_TransmitPacket+0x7c>)
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	f003 020f 	and.w	r2, r3, #15
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	4613      	mov	r3, r2
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	4413      	add	r3, r2
 800c41e:	009b      	lsls	r3, r3, #2
 800c420:	4403      	add	r3, r0
 800c422:	3318      	adds	r3, #24
 800c424:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c426:	4b09      	ldr	r3, [pc, #36]	@ (800c44c <USBD_CDC_TransmitPacket+0x7c>)
 800c428:	7819      	ldrb	r1, [r3, #0]
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f002 f867 	bl	800e50a <USBD_LL_Transmit>

    ret = USBD_OK;
 800c43c:	2300      	movs	r3, #0
 800c43e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c440:	7bfb      	ldrb	r3, [r7, #15]
}
 800c442:	4618      	mov	r0, r3
 800c444:	3710      	adds	r7, #16
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}
 800c44a:	bf00      	nop
 800c44c:	2000009b 	.word	0x2000009b

0800c450 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	32b0      	adds	r2, #176	@ 0xb0
 800c462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c466:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	32b0      	adds	r2, #176	@ 0xb0
 800c472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d101      	bne.n	800c47e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c47a:	2303      	movs	r3, #3
 800c47c:	e018      	b.n	800c4b0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	7c1b      	ldrb	r3, [r3, #16]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d10a      	bne.n	800c49c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c486:	4b0c      	ldr	r3, [pc, #48]	@ (800c4b8 <USBD_CDC_ReceivePacket+0x68>)
 800c488:	7819      	ldrb	r1, [r3, #0]
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c490:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f002 f859 	bl	800e54c <USBD_LL_PrepareReceive>
 800c49a:	e008      	b.n	800c4ae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c49c:	4b06      	ldr	r3, [pc, #24]	@ (800c4b8 <USBD_CDC_ReceivePacket+0x68>)
 800c49e:	7819      	ldrb	r1, [r3, #0]
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c4a6:	2340      	movs	r3, #64	@ 0x40
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f002 f84f 	bl	800e54c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c4ae:	2300      	movs	r3, #0
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3710      	adds	r7, #16
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}
 800c4b8:	2000009c 	.word	0x2000009c

0800c4bc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b086      	sub	sp, #24
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	60b9      	str	r1, [r7, #8]
 800c4c6:	4613      	mov	r3, r2
 800c4c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d101      	bne.n	800c4d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	e01f      	b.n	800c514 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d003      	beq.n	800c4fa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	68ba      	ldr	r2, [r7, #8]
 800c4f6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	79fa      	ldrb	r2, [r7, #7]
 800c506:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c508:	68f8      	ldr	r0, [r7, #12]
 800c50a:	f001 fec9 	bl	800e2a0 <USBD_LL_Init>
 800c50e:	4603      	mov	r3, r0
 800c510:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c512:	7dfb      	ldrb	r3, [r7, #23]
}
 800c514:	4618      	mov	r0, r3
 800c516:	3718      	adds	r7, #24
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}

0800c51c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c526:	2300      	movs	r3, #0
 800c528:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d101      	bne.n	800c534 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c530:	2303      	movs	r3, #3
 800c532:	e025      	b.n	800c580 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	683a      	ldr	r2, [r7, #0]
 800c538:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	32ae      	adds	r2, #174	@ 0xae
 800c546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d00f      	beq.n	800c570 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	32ae      	adds	r2, #174	@ 0xae
 800c55a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c560:	f107 020e 	add.w	r2, r7, #14
 800c564:	4610      	mov	r0, r2
 800c566:	4798      	blx	r3
 800c568:	4602      	mov	r2, r0
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c576:	1c5a      	adds	r2, r3, #1
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c57e:	2300      	movs	r3, #0
}
 800c580:	4618      	mov	r0, r3
 800c582:	3710      	adds	r7, #16
 800c584:	46bd      	mov	sp, r7
 800c586:	bd80      	pop	{r7, pc}

0800c588 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f001 fed1 	bl	800e338 <USBD_LL_Start>
 800c596:	4603      	mov	r3, r0
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3708      	adds	r7, #8
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}

0800c5a0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c5a8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	370c      	adds	r7, #12
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr

0800c5b6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5b6:	b580      	push	{r7, lr}
 800c5b8:	b084      	sub	sp, #16
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
 800c5be:	460b      	mov	r3, r1
 800c5c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d009      	beq.n	800c5e4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	78fa      	ldrb	r2, [r7, #3]
 800c5da:	4611      	mov	r1, r2
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	4798      	blx	r3
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c5e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	3710      	adds	r7, #16
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}

0800c5ee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b084      	sub	sp, #16
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c604:	685b      	ldr	r3, [r3, #4]
 800c606:	78fa      	ldrb	r2, [r7, #3]
 800c608:	4611      	mov	r1, r2
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	4798      	blx	r3
 800c60e:	4603      	mov	r3, r0
 800c610:	2b00      	cmp	r3, #0
 800c612:	d001      	beq.n	800c618 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c614:	2303      	movs	r3, #3
 800c616:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c618:	7bfb      	ldrb	r3, [r7, #15]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3710      	adds	r7, #16
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}

0800c622 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c622:	b580      	push	{r7, lr}
 800c624:	b084      	sub	sp, #16
 800c626:	af00      	add	r7, sp, #0
 800c628:	6078      	str	r0, [r7, #4]
 800c62a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c632:	6839      	ldr	r1, [r7, #0]
 800c634:	4618      	mov	r0, r3
 800c636:	f001 f90c 	bl	800d852 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2201      	movs	r2, #1
 800c63e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c648:	461a      	mov	r2, r3
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c656:	f003 031f 	and.w	r3, r3, #31
 800c65a:	2b02      	cmp	r3, #2
 800c65c:	d01a      	beq.n	800c694 <USBD_LL_SetupStage+0x72>
 800c65e:	2b02      	cmp	r3, #2
 800c660:	d822      	bhi.n	800c6a8 <USBD_LL_SetupStage+0x86>
 800c662:	2b00      	cmp	r3, #0
 800c664:	d002      	beq.n	800c66c <USBD_LL_SetupStage+0x4a>
 800c666:	2b01      	cmp	r3, #1
 800c668:	d00a      	beq.n	800c680 <USBD_LL_SetupStage+0x5e>
 800c66a:	e01d      	b.n	800c6a8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c672:	4619      	mov	r1, r3
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f000 fb63 	bl	800cd40 <USBD_StdDevReq>
 800c67a:	4603      	mov	r3, r0
 800c67c:	73fb      	strb	r3, [r7, #15]
      break;
 800c67e:	e020      	b.n	800c6c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c686:	4619      	mov	r1, r3
 800c688:	6878      	ldr	r0, [r7, #4]
 800c68a:	f000 fbcb 	bl	800ce24 <USBD_StdItfReq>
 800c68e:	4603      	mov	r3, r0
 800c690:	73fb      	strb	r3, [r7, #15]
      break;
 800c692:	e016      	b.n	800c6c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c69a:	4619      	mov	r1, r3
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	f000 fc2d 	bl	800cefc <USBD_StdEPReq>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	73fb      	strb	r3, [r7, #15]
      break;
 800c6a6:	e00c      	b.n	800c6c2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c6ae:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f001 fe9e 	bl	800e3f8 <USBD_LL_StallEP>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	73fb      	strb	r3, [r7, #15]
      break;
 800c6c0:	bf00      	nop
  }

  return ret;
 800c6c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b086      	sub	sp, #24
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	60f8      	str	r0, [r7, #12]
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	607a      	str	r2, [r7, #4]
 800c6d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c6de:	7afb      	ldrb	r3, [r7, #11]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d16e      	bne.n	800c7c2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c6ea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c6f2:	2b03      	cmp	r3, #3
 800c6f4:	f040 8098 	bne.w	800c828 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	689a      	ldr	r2, [r3, #8]
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	429a      	cmp	r2, r3
 800c702:	d913      	bls.n	800c72c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	689a      	ldr	r2, [r3, #8]
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	68db      	ldr	r3, [r3, #12]
 800c70c:	1ad2      	subs	r2, r2, r3
 800c70e:	693b      	ldr	r3, [r7, #16]
 800c710:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c712:	693b      	ldr	r3, [r7, #16]
 800c714:	68da      	ldr	r2, [r3, #12]
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	689b      	ldr	r3, [r3, #8]
 800c71a:	4293      	cmp	r3, r2
 800c71c:	bf28      	it	cs
 800c71e:	4613      	movcs	r3, r2
 800c720:	461a      	mov	r2, r3
 800c722:	6879      	ldr	r1, [r7, #4]
 800c724:	68f8      	ldr	r0, [r7, #12]
 800c726:	f001 f994 	bl	800da52 <USBD_CtlContinueRx>
 800c72a:	e07d      	b.n	800c828 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c732:	f003 031f 	and.w	r3, r3, #31
 800c736:	2b02      	cmp	r3, #2
 800c738:	d014      	beq.n	800c764 <USBD_LL_DataOutStage+0x98>
 800c73a:	2b02      	cmp	r3, #2
 800c73c:	d81d      	bhi.n	800c77a <USBD_LL_DataOutStage+0xae>
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d002      	beq.n	800c748 <USBD_LL_DataOutStage+0x7c>
 800c742:	2b01      	cmp	r3, #1
 800c744:	d003      	beq.n	800c74e <USBD_LL_DataOutStage+0x82>
 800c746:	e018      	b.n	800c77a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c748:	2300      	movs	r3, #0
 800c74a:	75bb      	strb	r3, [r7, #22]
            break;
 800c74c:	e018      	b.n	800c780 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c754:	b2db      	uxtb	r3, r3
 800c756:	4619      	mov	r1, r3
 800c758:	68f8      	ldr	r0, [r7, #12]
 800c75a:	f000 fa64 	bl	800cc26 <USBD_CoreFindIF>
 800c75e:	4603      	mov	r3, r0
 800c760:	75bb      	strb	r3, [r7, #22]
            break;
 800c762:	e00d      	b.n	800c780 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c76a:	b2db      	uxtb	r3, r3
 800c76c:	4619      	mov	r1, r3
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f000 fa66 	bl	800cc40 <USBD_CoreFindEP>
 800c774:	4603      	mov	r3, r0
 800c776:	75bb      	strb	r3, [r7, #22]
            break;
 800c778:	e002      	b.n	800c780 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c77a:	2300      	movs	r3, #0
 800c77c:	75bb      	strb	r3, [r7, #22]
            break;
 800c77e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c780:	7dbb      	ldrb	r3, [r7, #22]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d119      	bne.n	800c7ba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c78c:	b2db      	uxtb	r3, r3
 800c78e:	2b03      	cmp	r3, #3
 800c790:	d113      	bne.n	800c7ba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c792:	7dba      	ldrb	r2, [r7, #22]
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	32ae      	adds	r2, #174	@ 0xae
 800c798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c79c:	691b      	ldr	r3, [r3, #16]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d00b      	beq.n	800c7ba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c7a2:	7dba      	ldrb	r2, [r7, #22]
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c7aa:	7dba      	ldrb	r2, [r7, #22]
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	32ae      	adds	r2, #174	@ 0xae
 800c7b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7b4:	691b      	ldr	r3, [r3, #16]
 800c7b6:	68f8      	ldr	r0, [r7, #12]
 800c7b8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c7ba:	68f8      	ldr	r0, [r7, #12]
 800c7bc:	f001 f95a 	bl	800da74 <USBD_CtlSendStatus>
 800c7c0:	e032      	b.n	800c828 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c7c2:	7afb      	ldrb	r3, [r7, #11]
 800c7c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	68f8      	ldr	r0, [r7, #12]
 800c7ce:	f000 fa37 	bl	800cc40 <USBD_CoreFindEP>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c7d6:	7dbb      	ldrb	r3, [r7, #22]
 800c7d8:	2bff      	cmp	r3, #255	@ 0xff
 800c7da:	d025      	beq.n	800c828 <USBD_LL_DataOutStage+0x15c>
 800c7dc:	7dbb      	ldrb	r3, [r7, #22]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d122      	bne.n	800c828 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7e8:	b2db      	uxtb	r3, r3
 800c7ea:	2b03      	cmp	r3, #3
 800c7ec:	d117      	bne.n	800c81e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c7ee:	7dba      	ldrb	r2, [r7, #22]
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	32ae      	adds	r2, #174	@ 0xae
 800c7f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7f8:	699b      	ldr	r3, [r3, #24]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d00f      	beq.n	800c81e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c7fe:	7dba      	ldrb	r2, [r7, #22]
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c806:	7dba      	ldrb	r2, [r7, #22]
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	32ae      	adds	r2, #174	@ 0xae
 800c80c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c810:	699b      	ldr	r3, [r3, #24]
 800c812:	7afa      	ldrb	r2, [r7, #11]
 800c814:	4611      	mov	r1, r2
 800c816:	68f8      	ldr	r0, [r7, #12]
 800c818:	4798      	blx	r3
 800c81a:	4603      	mov	r3, r0
 800c81c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c81e:	7dfb      	ldrb	r3, [r7, #23]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d001      	beq.n	800c828 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c824:	7dfb      	ldrb	r3, [r7, #23]
 800c826:	e000      	b.n	800c82a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c828:	2300      	movs	r3, #0
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3718      	adds	r7, #24
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}

0800c832 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c832:	b580      	push	{r7, lr}
 800c834:	b086      	sub	sp, #24
 800c836:	af00      	add	r7, sp, #0
 800c838:	60f8      	str	r0, [r7, #12]
 800c83a:	460b      	mov	r3, r1
 800c83c:	607a      	str	r2, [r7, #4]
 800c83e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c840:	7afb      	ldrb	r3, [r7, #11]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d16f      	bne.n	800c926 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	3314      	adds	r3, #20
 800c84a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c852:	2b02      	cmp	r3, #2
 800c854:	d15a      	bne.n	800c90c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	689a      	ldr	r2, [r3, #8]
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	68db      	ldr	r3, [r3, #12]
 800c85e:	429a      	cmp	r2, r3
 800c860:	d914      	bls.n	800c88c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	689a      	ldr	r2, [r3, #8]
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	68db      	ldr	r3, [r3, #12]
 800c86a:	1ad2      	subs	r2, r2, r3
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	689b      	ldr	r3, [r3, #8]
 800c874:	461a      	mov	r2, r3
 800c876:	6879      	ldr	r1, [r7, #4]
 800c878:	68f8      	ldr	r0, [r7, #12]
 800c87a:	f001 f8bc 	bl	800d9f6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c87e:	2300      	movs	r3, #0
 800c880:	2200      	movs	r2, #0
 800c882:	2100      	movs	r1, #0
 800c884:	68f8      	ldr	r0, [r7, #12]
 800c886:	f001 fe61 	bl	800e54c <USBD_LL_PrepareReceive>
 800c88a:	e03f      	b.n	800c90c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	68da      	ldr	r2, [r3, #12]
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	689b      	ldr	r3, [r3, #8]
 800c894:	429a      	cmp	r2, r3
 800c896:	d11c      	bne.n	800c8d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c898:	693b      	ldr	r3, [r7, #16]
 800c89a:	685a      	ldr	r2, [r3, #4]
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c8a0:	429a      	cmp	r2, r3
 800c8a2:	d316      	bcc.n	800c8d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	685a      	ldr	r2, [r3, #4]
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c8ae:	429a      	cmp	r2, r3
 800c8b0:	d20f      	bcs.n	800c8d2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	2100      	movs	r1, #0
 800c8b6:	68f8      	ldr	r0, [r7, #12]
 800c8b8:	f001 f89d 	bl	800d9f6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	2100      	movs	r1, #0
 800c8ca:	68f8      	ldr	r0, [r7, #12]
 800c8cc:	f001 fe3e 	bl	800e54c <USBD_LL_PrepareReceive>
 800c8d0:	e01c      	b.n	800c90c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8d8:	b2db      	uxtb	r3, r3
 800c8da:	2b03      	cmp	r3, #3
 800c8dc:	d10f      	bne.n	800c8fe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8e4:	68db      	ldr	r3, [r3, #12]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d009      	beq.n	800c8fe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8f8:	68db      	ldr	r3, [r3, #12]
 800c8fa:	68f8      	ldr	r0, [r7, #12]
 800c8fc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8fe:	2180      	movs	r1, #128	@ 0x80
 800c900:	68f8      	ldr	r0, [r7, #12]
 800c902:	f001 fd79 	bl	800e3f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c906:	68f8      	ldr	r0, [r7, #12]
 800c908:	f001 f8c7 	bl	800da9a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d03a      	beq.n	800c98c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c916:	68f8      	ldr	r0, [r7, #12]
 800c918:	f7ff fe42 	bl	800c5a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	2200      	movs	r2, #0
 800c920:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c924:	e032      	b.n	800c98c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c926:	7afb      	ldrb	r3, [r7, #11]
 800c928:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c92c:	b2db      	uxtb	r3, r3
 800c92e:	4619      	mov	r1, r3
 800c930:	68f8      	ldr	r0, [r7, #12]
 800c932:	f000 f985 	bl	800cc40 <USBD_CoreFindEP>
 800c936:	4603      	mov	r3, r0
 800c938:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c93a:	7dfb      	ldrb	r3, [r7, #23]
 800c93c:	2bff      	cmp	r3, #255	@ 0xff
 800c93e:	d025      	beq.n	800c98c <USBD_LL_DataInStage+0x15a>
 800c940:	7dfb      	ldrb	r3, [r7, #23]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d122      	bne.n	800c98c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c94c:	b2db      	uxtb	r3, r3
 800c94e:	2b03      	cmp	r3, #3
 800c950:	d11c      	bne.n	800c98c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c952:	7dfa      	ldrb	r2, [r7, #23]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	32ae      	adds	r2, #174	@ 0xae
 800c958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c95c:	695b      	ldr	r3, [r3, #20]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d014      	beq.n	800c98c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c962:	7dfa      	ldrb	r2, [r7, #23]
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c96a:	7dfa      	ldrb	r2, [r7, #23]
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	32ae      	adds	r2, #174	@ 0xae
 800c970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c974:	695b      	ldr	r3, [r3, #20]
 800c976:	7afa      	ldrb	r2, [r7, #11]
 800c978:	4611      	mov	r1, r2
 800c97a:	68f8      	ldr	r0, [r7, #12]
 800c97c:	4798      	blx	r3
 800c97e:	4603      	mov	r3, r0
 800c980:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c982:	7dbb      	ldrb	r3, [r7, #22]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d001      	beq.n	800c98c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c988:	7dbb      	ldrb	r3, [r7, #22]
 800c98a:	e000      	b.n	800c98e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c98c:	2300      	movs	r3, #0
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3718      	adds	r7, #24
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}

0800c996 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c996:	b580      	push	{r7, lr}
 800c998:	b084      	sub	sp, #16
 800c99a:	af00      	add	r7, sp, #0
 800c99c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2201      	movs	r2, #1
 800c9a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d014      	beq.n	800c9fc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d00e      	beq.n	800c9fc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9e4:	685b      	ldr	r3, [r3, #4]
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	6852      	ldr	r2, [r2, #4]
 800c9ea:	b2d2      	uxtb	r2, r2
 800c9ec:	4611      	mov	r1, r2
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	4798      	blx	r3
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d001      	beq.n	800c9fc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c9f8:	2303      	movs	r3, #3
 800c9fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c9fc:	2340      	movs	r3, #64	@ 0x40
 800c9fe:	2200      	movs	r2, #0
 800ca00:	2100      	movs	r1, #0
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f001 fcb3 	bl	800e36e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	2240      	movs	r2, #64	@ 0x40
 800ca14:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ca18:	2340      	movs	r3, #64	@ 0x40
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	2180      	movs	r1, #128	@ 0x80
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f001 fca5 	bl	800e36e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2201      	movs	r2, #1
 800ca28:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2240      	movs	r2, #64	@ 0x40
 800ca2e:	621a      	str	r2, [r3, #32]

  return ret;
 800ca30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	3710      	adds	r7, #16
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}

0800ca3a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ca3a:	b480      	push	{r7}
 800ca3c:	b083      	sub	sp, #12
 800ca3e:	af00      	add	r7, sp, #0
 800ca40:	6078      	str	r0, [r7, #4]
 800ca42:	460b      	mov	r3, r1
 800ca44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	78fa      	ldrb	r2, [r7, #3]
 800ca4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ca4c:	2300      	movs	r3, #0
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	370c      	adds	r7, #12
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr

0800ca5a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ca5a:	b480      	push	{r7}
 800ca5c:	b083      	sub	sp, #12
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca68:	b2db      	uxtb	r3, r3
 800ca6a:	2b04      	cmp	r3, #4
 800ca6c:	d006      	beq.n	800ca7c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca74:	b2da      	uxtb	r2, r3
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2204      	movs	r2, #4
 800ca80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ca84:	2300      	movs	r3, #0
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	370c      	adds	r7, #12
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca90:	4770      	bx	lr

0800ca92 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ca92:	b480      	push	{r7}
 800ca94:	b083      	sub	sp, #12
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	2b04      	cmp	r3, #4
 800caa4:	d106      	bne.n	800cab4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800caac:	b2da      	uxtb	r2, r3
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800cab4:	2300      	movs	r3, #0
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	370c      	adds	r7, #12
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr

0800cac2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cac2:	b580      	push	{r7, lr}
 800cac4:	b082      	sub	sp, #8
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cad0:	b2db      	uxtb	r3, r3
 800cad2:	2b03      	cmp	r3, #3
 800cad4:	d110      	bne.n	800caf8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d00b      	beq.n	800caf8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cae6:	69db      	ldr	r3, [r3, #28]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d005      	beq.n	800caf8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800caf2:	69db      	ldr	r3, [r3, #28]
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800caf8:	2300      	movs	r3, #0
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3708      	adds	r7, #8
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}

0800cb02 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cb02:	b580      	push	{r7, lr}
 800cb04:	b082      	sub	sp, #8
 800cb06:	af00      	add	r7, sp, #0
 800cb08:	6078      	str	r0, [r7, #4]
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	32ae      	adds	r2, #174	@ 0xae
 800cb18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d101      	bne.n	800cb24 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800cb20:	2303      	movs	r3, #3
 800cb22:	e01c      	b.n	800cb5e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb2a:	b2db      	uxtb	r3, r3
 800cb2c:	2b03      	cmp	r3, #3
 800cb2e:	d115      	bne.n	800cb5c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	32ae      	adds	r2, #174	@ 0xae
 800cb3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb3e:	6a1b      	ldr	r3, [r3, #32]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d00b      	beq.n	800cb5c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	32ae      	adds	r2, #174	@ 0xae
 800cb4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb52:	6a1b      	ldr	r3, [r3, #32]
 800cb54:	78fa      	ldrb	r2, [r7, #3]
 800cb56:	4611      	mov	r1, r2
 800cb58:	6878      	ldr	r0, [r7, #4]
 800cb5a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cb5c:	2300      	movs	r3, #0
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3708      	adds	r7, #8
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cb66:	b580      	push	{r7, lr}
 800cb68:	b082      	sub	sp, #8
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	6078      	str	r0, [r7, #4]
 800cb6e:	460b      	mov	r3, r1
 800cb70:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	32ae      	adds	r2, #174	@ 0xae
 800cb7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d101      	bne.n	800cb88 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cb84:	2303      	movs	r3, #3
 800cb86:	e01c      	b.n	800cbc2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	2b03      	cmp	r3, #3
 800cb92:	d115      	bne.n	800cbc0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	32ae      	adds	r2, #174	@ 0xae
 800cb9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d00b      	beq.n	800cbc0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	32ae      	adds	r2, #174	@ 0xae
 800cbb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbb8:	78fa      	ldrb	r2, [r7, #3]
 800cbba:	4611      	mov	r1, r2
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cbc0:	2300      	movs	r3, #0
}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	3708      	adds	r7, #8
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	bd80      	pop	{r7, pc}

0800cbca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800cbca:	b480      	push	{r7}
 800cbcc:	b083      	sub	sp, #12
 800cbce:	af00      	add	r7, sp, #0
 800cbd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	370c      	adds	r7, #12
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr

0800cbe0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b084      	sub	sp, #16
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d00e      	beq.n	800cc1c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc04:	685b      	ldr	r3, [r3, #4]
 800cc06:	687a      	ldr	r2, [r7, #4]
 800cc08:	6852      	ldr	r2, [r2, #4]
 800cc0a:	b2d2      	uxtb	r2, r2
 800cc0c:	4611      	mov	r1, r2
 800cc0e:	6878      	ldr	r0, [r7, #4]
 800cc10:	4798      	blx	r3
 800cc12:	4603      	mov	r3, r0
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d001      	beq.n	800cc1c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800cc18:	2303      	movs	r3, #3
 800cc1a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cc1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3710      	adds	r7, #16
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}

0800cc26 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cc26:	b480      	push	{r7}
 800cc28:	b083      	sub	sp, #12
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]
 800cc2e:	460b      	mov	r3, r1
 800cc30:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cc32:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cc34:	4618      	mov	r0, r3
 800cc36:	370c      	adds	r7, #12
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3e:	4770      	bx	lr

0800cc40 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cc40:	b480      	push	{r7}
 800cc42:	b083      	sub	sp, #12
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
 800cc48:	460b      	mov	r3, r1
 800cc4a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cc4c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	370c      	adds	r7, #12
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr

0800cc5a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800cc5a:	b580      	push	{r7, lr}
 800cc5c:	b086      	sub	sp, #24
 800cc5e:	af00      	add	r7, sp, #0
 800cc60:	6078      	str	r0, [r7, #4]
 800cc62:	460b      	mov	r3, r1
 800cc64:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	885b      	ldrh	r3, [r3, #2]
 800cc76:	b29b      	uxth	r3, r3
 800cc78:	68fa      	ldr	r2, [r7, #12]
 800cc7a:	7812      	ldrb	r2, [r2, #0]
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	d91f      	bls.n	800ccc0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cc86:	e013      	b.n	800ccb0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cc88:	f107 030a 	add.w	r3, r7, #10
 800cc8c:	4619      	mov	r1, r3
 800cc8e:	6978      	ldr	r0, [r7, #20]
 800cc90:	f000 f81b 	bl	800ccca <USBD_GetNextDesc>
 800cc94:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	785b      	ldrb	r3, [r3, #1]
 800cc9a:	2b05      	cmp	r3, #5
 800cc9c:	d108      	bne.n	800ccb0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	789b      	ldrb	r3, [r3, #2]
 800cca6:	78fa      	ldrb	r2, [r7, #3]
 800cca8:	429a      	cmp	r2, r3
 800ccaa:	d008      	beq.n	800ccbe <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ccac:	2300      	movs	r3, #0
 800ccae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	885b      	ldrh	r3, [r3, #2]
 800ccb4:	b29a      	uxth	r2, r3
 800ccb6:	897b      	ldrh	r3, [r7, #10]
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d8e5      	bhi.n	800cc88 <USBD_GetEpDesc+0x2e>
 800ccbc:	e000      	b.n	800ccc0 <USBD_GetEpDesc+0x66>
          break;
 800ccbe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ccc0:	693b      	ldr	r3, [r7, #16]
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3718      	adds	r7, #24
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}

0800ccca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ccca:	b480      	push	{r7}
 800cccc:	b085      	sub	sp, #20
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	6078      	str	r0, [r7, #4]
 800ccd2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	881b      	ldrh	r3, [r3, #0]
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	7812      	ldrb	r2, [r2, #0]
 800cce0:	4413      	add	r3, r2
 800cce2:	b29a      	uxth	r2, r3
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	461a      	mov	r2, r3
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	4413      	add	r3, r2
 800ccf2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ccf4:	68fb      	ldr	r3, [r7, #12]
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3714      	adds	r7, #20
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr

0800cd02 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cd02:	b480      	push	{r7}
 800cd04:	b087      	sub	sp, #28
 800cd06:	af00      	add	r7, sp, #0
 800cd08:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	3301      	adds	r3, #1
 800cd18:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cd20:	8a3b      	ldrh	r3, [r7, #16]
 800cd22:	021b      	lsls	r3, r3, #8
 800cd24:	b21a      	sxth	r2, r3
 800cd26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cd2a:	4313      	orrs	r3, r2
 800cd2c:	b21b      	sxth	r3, r3
 800cd2e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cd30:	89fb      	ldrh	r3, [r7, #14]
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	371c      	adds	r7, #28
 800cd36:	46bd      	mov	sp, r7
 800cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3c:	4770      	bx	lr
	...

0800cd40 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
 800cd48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cd56:	2b40      	cmp	r3, #64	@ 0x40
 800cd58:	d005      	beq.n	800cd66 <USBD_StdDevReq+0x26>
 800cd5a:	2b40      	cmp	r3, #64	@ 0x40
 800cd5c:	d857      	bhi.n	800ce0e <USBD_StdDevReq+0xce>
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d00f      	beq.n	800cd82 <USBD_StdDevReq+0x42>
 800cd62:	2b20      	cmp	r3, #32
 800cd64:	d153      	bne.n	800ce0e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	32ae      	adds	r2, #174	@ 0xae
 800cd70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	6839      	ldr	r1, [r7, #0]
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	4798      	blx	r3
 800cd7c:	4603      	mov	r3, r0
 800cd7e:	73fb      	strb	r3, [r7, #15]
      break;
 800cd80:	e04a      	b.n	800ce18 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	785b      	ldrb	r3, [r3, #1]
 800cd86:	2b09      	cmp	r3, #9
 800cd88:	d83b      	bhi.n	800ce02 <USBD_StdDevReq+0xc2>
 800cd8a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd90 <USBD_StdDevReq+0x50>)
 800cd8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd90:	0800cde5 	.word	0x0800cde5
 800cd94:	0800cdf9 	.word	0x0800cdf9
 800cd98:	0800ce03 	.word	0x0800ce03
 800cd9c:	0800cdef 	.word	0x0800cdef
 800cda0:	0800ce03 	.word	0x0800ce03
 800cda4:	0800cdc3 	.word	0x0800cdc3
 800cda8:	0800cdb9 	.word	0x0800cdb9
 800cdac:	0800ce03 	.word	0x0800ce03
 800cdb0:	0800cddb 	.word	0x0800cddb
 800cdb4:	0800cdcd 	.word	0x0800cdcd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cdb8:	6839      	ldr	r1, [r7, #0]
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f000 fa3c 	bl	800d238 <USBD_GetDescriptor>
          break;
 800cdc0:	e024      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cdc2:	6839      	ldr	r1, [r7, #0]
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f000 fba1 	bl	800d50c <USBD_SetAddress>
          break;
 800cdca:	e01f      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cdcc:	6839      	ldr	r1, [r7, #0]
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f000 fbe0 	bl	800d594 <USBD_SetConfig>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	73fb      	strb	r3, [r7, #15]
          break;
 800cdd8:	e018      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cdda:	6839      	ldr	r1, [r7, #0]
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f000 fc83 	bl	800d6e8 <USBD_GetConfig>
          break;
 800cde2:	e013      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cde4:	6839      	ldr	r1, [r7, #0]
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 fcb4 	bl	800d754 <USBD_GetStatus>
          break;
 800cdec:	e00e      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cdee:	6839      	ldr	r1, [r7, #0]
 800cdf0:	6878      	ldr	r0, [r7, #4]
 800cdf2:	f000 fce3 	bl	800d7bc <USBD_SetFeature>
          break;
 800cdf6:	e009      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cdf8:	6839      	ldr	r1, [r7, #0]
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f000 fd07 	bl	800d80e <USBD_ClrFeature>
          break;
 800ce00:	e004      	b.n	800ce0c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ce02:	6839      	ldr	r1, [r7, #0]
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f000 fd5e 	bl	800d8c6 <USBD_CtlError>
          break;
 800ce0a:	bf00      	nop
      }
      break;
 800ce0c:	e004      	b.n	800ce18 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ce0e:	6839      	ldr	r1, [r7, #0]
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f000 fd58 	bl	800d8c6 <USBD_CtlError>
      break;
 800ce16:	bf00      	nop
  }

  return ret;
 800ce18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3710      	adds	r7, #16
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	bd80      	pop	{r7, pc}
 800ce22:	bf00      	nop

0800ce24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b084      	sub	sp, #16
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
 800ce2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce2e:	2300      	movs	r3, #0
 800ce30:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ce3a:	2b40      	cmp	r3, #64	@ 0x40
 800ce3c:	d005      	beq.n	800ce4a <USBD_StdItfReq+0x26>
 800ce3e:	2b40      	cmp	r3, #64	@ 0x40
 800ce40:	d852      	bhi.n	800cee8 <USBD_StdItfReq+0xc4>
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d001      	beq.n	800ce4a <USBD_StdItfReq+0x26>
 800ce46:	2b20      	cmp	r3, #32
 800ce48:	d14e      	bne.n	800cee8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce50:	b2db      	uxtb	r3, r3
 800ce52:	3b01      	subs	r3, #1
 800ce54:	2b02      	cmp	r3, #2
 800ce56:	d840      	bhi.n	800ceda <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	889b      	ldrh	r3, [r3, #4]
 800ce5c:	b2db      	uxtb	r3, r3
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	d836      	bhi.n	800ced0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	889b      	ldrh	r3, [r3, #4]
 800ce66:	b2db      	uxtb	r3, r3
 800ce68:	4619      	mov	r1, r3
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f7ff fedb 	bl	800cc26 <USBD_CoreFindIF>
 800ce70:	4603      	mov	r3, r0
 800ce72:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce74:	7bbb      	ldrb	r3, [r7, #14]
 800ce76:	2bff      	cmp	r3, #255	@ 0xff
 800ce78:	d01d      	beq.n	800ceb6 <USBD_StdItfReq+0x92>
 800ce7a:	7bbb      	ldrb	r3, [r7, #14]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d11a      	bne.n	800ceb6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ce80:	7bba      	ldrb	r2, [r7, #14]
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	32ae      	adds	r2, #174	@ 0xae
 800ce86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce8a:	689b      	ldr	r3, [r3, #8]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d00f      	beq.n	800ceb0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ce90:	7bba      	ldrb	r2, [r7, #14]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ce98:	7bba      	ldrb	r2, [r7, #14]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	32ae      	adds	r2, #174	@ 0xae
 800ce9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cea2:	689b      	ldr	r3, [r3, #8]
 800cea4:	6839      	ldr	r1, [r7, #0]
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	4798      	blx	r3
 800ceaa:	4603      	mov	r3, r0
 800ceac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ceae:	e004      	b.n	800ceba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ceb0:	2303      	movs	r3, #3
 800ceb2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ceb4:	e001      	b.n	800ceba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ceb6:	2303      	movs	r3, #3
 800ceb8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	88db      	ldrh	r3, [r3, #6]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d110      	bne.n	800cee4 <USBD_StdItfReq+0xc0>
 800cec2:	7bfb      	ldrb	r3, [r7, #15]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d10d      	bne.n	800cee4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f000 fdd3 	bl	800da74 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cece:	e009      	b.n	800cee4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ced0:	6839      	ldr	r1, [r7, #0]
 800ced2:	6878      	ldr	r0, [r7, #4]
 800ced4:	f000 fcf7 	bl	800d8c6 <USBD_CtlError>
          break;
 800ced8:	e004      	b.n	800cee4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ceda:	6839      	ldr	r1, [r7, #0]
 800cedc:	6878      	ldr	r0, [r7, #4]
 800cede:	f000 fcf2 	bl	800d8c6 <USBD_CtlError>
          break;
 800cee2:	e000      	b.n	800cee6 <USBD_StdItfReq+0xc2>
          break;
 800cee4:	bf00      	nop
      }
      break;
 800cee6:	e004      	b.n	800cef2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cee8:	6839      	ldr	r1, [r7, #0]
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f000 fceb 	bl	800d8c6 <USBD_CtlError>
      break;
 800cef0:	bf00      	nop
  }

  return ret;
 800cef2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3710      	adds	r7, #16
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}

0800cefc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b084      	sub	sp, #16
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
 800cf04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cf06:	2300      	movs	r3, #0
 800cf08:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	889b      	ldrh	r3, [r3, #4]
 800cf0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf18:	2b40      	cmp	r3, #64	@ 0x40
 800cf1a:	d007      	beq.n	800cf2c <USBD_StdEPReq+0x30>
 800cf1c:	2b40      	cmp	r3, #64	@ 0x40
 800cf1e:	f200 817f 	bhi.w	800d220 <USBD_StdEPReq+0x324>
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d02a      	beq.n	800cf7c <USBD_StdEPReq+0x80>
 800cf26:	2b20      	cmp	r3, #32
 800cf28:	f040 817a 	bne.w	800d220 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cf2c:	7bbb      	ldrb	r3, [r7, #14]
 800cf2e:	4619      	mov	r1, r3
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f7ff fe85 	bl	800cc40 <USBD_CoreFindEP>
 800cf36:	4603      	mov	r3, r0
 800cf38:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cf3a:	7b7b      	ldrb	r3, [r7, #13]
 800cf3c:	2bff      	cmp	r3, #255	@ 0xff
 800cf3e:	f000 8174 	beq.w	800d22a <USBD_StdEPReq+0x32e>
 800cf42:	7b7b      	ldrb	r3, [r7, #13]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	f040 8170 	bne.w	800d22a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800cf4a:	7b7a      	ldrb	r2, [r7, #13]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cf52:	7b7a      	ldrb	r2, [r7, #13]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	32ae      	adds	r2, #174	@ 0xae
 800cf58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf5c:	689b      	ldr	r3, [r3, #8]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	f000 8163 	beq.w	800d22a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cf64:	7b7a      	ldrb	r2, [r7, #13]
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	32ae      	adds	r2, #174	@ 0xae
 800cf6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf6e:	689b      	ldr	r3, [r3, #8]
 800cf70:	6839      	ldr	r1, [r7, #0]
 800cf72:	6878      	ldr	r0, [r7, #4]
 800cf74:	4798      	blx	r3
 800cf76:	4603      	mov	r3, r0
 800cf78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cf7a:	e156      	b.n	800d22a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	785b      	ldrb	r3, [r3, #1]
 800cf80:	2b03      	cmp	r3, #3
 800cf82:	d008      	beq.n	800cf96 <USBD_StdEPReq+0x9a>
 800cf84:	2b03      	cmp	r3, #3
 800cf86:	f300 8145 	bgt.w	800d214 <USBD_StdEPReq+0x318>
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	f000 809b 	beq.w	800d0c6 <USBD_StdEPReq+0x1ca>
 800cf90:	2b01      	cmp	r3, #1
 800cf92:	d03c      	beq.n	800d00e <USBD_StdEPReq+0x112>
 800cf94:	e13e      	b.n	800d214 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	2b02      	cmp	r3, #2
 800cfa0:	d002      	beq.n	800cfa8 <USBD_StdEPReq+0xac>
 800cfa2:	2b03      	cmp	r3, #3
 800cfa4:	d016      	beq.n	800cfd4 <USBD_StdEPReq+0xd8>
 800cfa6:	e02c      	b.n	800d002 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cfa8:	7bbb      	ldrb	r3, [r7, #14]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d00d      	beq.n	800cfca <USBD_StdEPReq+0xce>
 800cfae:	7bbb      	ldrb	r3, [r7, #14]
 800cfb0:	2b80      	cmp	r3, #128	@ 0x80
 800cfb2:	d00a      	beq.n	800cfca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cfb4:	7bbb      	ldrb	r3, [r7, #14]
 800cfb6:	4619      	mov	r1, r3
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f001 fa1d 	bl	800e3f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cfbe:	2180      	movs	r1, #128	@ 0x80
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f001 fa19 	bl	800e3f8 <USBD_LL_StallEP>
 800cfc6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cfc8:	e020      	b.n	800d00c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cfca:	6839      	ldr	r1, [r7, #0]
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 fc7a 	bl	800d8c6 <USBD_CtlError>
              break;
 800cfd2:	e01b      	b.n	800d00c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	885b      	ldrh	r3, [r3, #2]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10e      	bne.n	800cffa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cfdc:	7bbb      	ldrb	r3, [r7, #14]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00b      	beq.n	800cffa <USBD_StdEPReq+0xfe>
 800cfe2:	7bbb      	ldrb	r3, [r7, #14]
 800cfe4:	2b80      	cmp	r3, #128	@ 0x80
 800cfe6:	d008      	beq.n	800cffa <USBD_StdEPReq+0xfe>
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	88db      	ldrh	r3, [r3, #6]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d104      	bne.n	800cffa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cff0:	7bbb      	ldrb	r3, [r7, #14]
 800cff2:	4619      	mov	r1, r3
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f001 f9ff 	bl	800e3f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f000 fd3a 	bl	800da74 <USBD_CtlSendStatus>

              break;
 800d000:	e004      	b.n	800d00c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d002:	6839      	ldr	r1, [r7, #0]
 800d004:	6878      	ldr	r0, [r7, #4]
 800d006:	f000 fc5e 	bl	800d8c6 <USBD_CtlError>
              break;
 800d00a:	bf00      	nop
          }
          break;
 800d00c:	e107      	b.n	800d21e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d014:	b2db      	uxtb	r3, r3
 800d016:	2b02      	cmp	r3, #2
 800d018:	d002      	beq.n	800d020 <USBD_StdEPReq+0x124>
 800d01a:	2b03      	cmp	r3, #3
 800d01c:	d016      	beq.n	800d04c <USBD_StdEPReq+0x150>
 800d01e:	e04b      	b.n	800d0b8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d020:	7bbb      	ldrb	r3, [r7, #14]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d00d      	beq.n	800d042 <USBD_StdEPReq+0x146>
 800d026:	7bbb      	ldrb	r3, [r7, #14]
 800d028:	2b80      	cmp	r3, #128	@ 0x80
 800d02a:	d00a      	beq.n	800d042 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d02c:	7bbb      	ldrb	r3, [r7, #14]
 800d02e:	4619      	mov	r1, r3
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f001 f9e1 	bl	800e3f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d036:	2180      	movs	r1, #128	@ 0x80
 800d038:	6878      	ldr	r0, [r7, #4]
 800d03a:	f001 f9dd 	bl	800e3f8 <USBD_LL_StallEP>
 800d03e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d040:	e040      	b.n	800d0c4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d042:	6839      	ldr	r1, [r7, #0]
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f000 fc3e 	bl	800d8c6 <USBD_CtlError>
              break;
 800d04a:	e03b      	b.n	800d0c4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	885b      	ldrh	r3, [r3, #2]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d136      	bne.n	800d0c2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d054:	7bbb      	ldrb	r3, [r7, #14]
 800d056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d004      	beq.n	800d068 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d05e:	7bbb      	ldrb	r3, [r7, #14]
 800d060:	4619      	mov	r1, r3
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	f001 f9e7 	bl	800e436 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f000 fd03 	bl	800da74 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d06e:	7bbb      	ldrb	r3, [r7, #14]
 800d070:	4619      	mov	r1, r3
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f7ff fde4 	bl	800cc40 <USBD_CoreFindEP>
 800d078:	4603      	mov	r3, r0
 800d07a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d07c:	7b7b      	ldrb	r3, [r7, #13]
 800d07e:	2bff      	cmp	r3, #255	@ 0xff
 800d080:	d01f      	beq.n	800d0c2 <USBD_StdEPReq+0x1c6>
 800d082:	7b7b      	ldrb	r3, [r7, #13]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d11c      	bne.n	800d0c2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d088:	7b7a      	ldrb	r2, [r7, #13]
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d090:	7b7a      	ldrb	r2, [r7, #13]
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	32ae      	adds	r2, #174	@ 0xae
 800d096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d010      	beq.n	800d0c2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d0a0:	7b7a      	ldrb	r2, [r7, #13]
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	32ae      	adds	r2, #174	@ 0xae
 800d0a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0aa:	689b      	ldr	r3, [r3, #8]
 800d0ac:	6839      	ldr	r1, [r7, #0]
 800d0ae:	6878      	ldr	r0, [r7, #4]
 800d0b0:	4798      	blx	r3
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d0b6:	e004      	b.n	800d0c2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d0b8:	6839      	ldr	r1, [r7, #0]
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	f000 fc03 	bl	800d8c6 <USBD_CtlError>
              break;
 800d0c0:	e000      	b.n	800d0c4 <USBD_StdEPReq+0x1c8>
              break;
 800d0c2:	bf00      	nop
          }
          break;
 800d0c4:	e0ab      	b.n	800d21e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0cc:	b2db      	uxtb	r3, r3
 800d0ce:	2b02      	cmp	r3, #2
 800d0d0:	d002      	beq.n	800d0d8 <USBD_StdEPReq+0x1dc>
 800d0d2:	2b03      	cmp	r3, #3
 800d0d4:	d032      	beq.n	800d13c <USBD_StdEPReq+0x240>
 800d0d6:	e097      	b.n	800d208 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d0d8:	7bbb      	ldrb	r3, [r7, #14]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d007      	beq.n	800d0ee <USBD_StdEPReq+0x1f2>
 800d0de:	7bbb      	ldrb	r3, [r7, #14]
 800d0e0:	2b80      	cmp	r3, #128	@ 0x80
 800d0e2:	d004      	beq.n	800d0ee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d0e4:	6839      	ldr	r1, [r7, #0]
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f000 fbed 	bl	800d8c6 <USBD_CtlError>
                break;
 800d0ec:	e091      	b.n	800d212 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d0ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	da0b      	bge.n	800d10e <USBD_StdEPReq+0x212>
 800d0f6:	7bbb      	ldrb	r3, [r7, #14]
 800d0f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d0fc:	4613      	mov	r3, r2
 800d0fe:	009b      	lsls	r3, r3, #2
 800d100:	4413      	add	r3, r2
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	3310      	adds	r3, #16
 800d106:	687a      	ldr	r2, [r7, #4]
 800d108:	4413      	add	r3, r2
 800d10a:	3304      	adds	r3, #4
 800d10c:	e00b      	b.n	800d126 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d10e:	7bbb      	ldrb	r3, [r7, #14]
 800d110:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d114:	4613      	mov	r3, r2
 800d116:	009b      	lsls	r3, r3, #2
 800d118:	4413      	add	r3, r2
 800d11a:	009b      	lsls	r3, r3, #2
 800d11c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d120:	687a      	ldr	r2, [r7, #4]
 800d122:	4413      	add	r3, r2
 800d124:	3304      	adds	r3, #4
 800d126:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	2200      	movs	r2, #0
 800d12c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	2202      	movs	r2, #2
 800d132:	4619      	mov	r1, r3
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f000 fc43 	bl	800d9c0 <USBD_CtlSendData>
              break;
 800d13a:	e06a      	b.n	800d212 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d13c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d140:	2b00      	cmp	r3, #0
 800d142:	da11      	bge.n	800d168 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d144:	7bbb      	ldrb	r3, [r7, #14]
 800d146:	f003 020f 	and.w	r2, r3, #15
 800d14a:	6879      	ldr	r1, [r7, #4]
 800d14c:	4613      	mov	r3, r2
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	4413      	add	r3, r2
 800d152:	009b      	lsls	r3, r3, #2
 800d154:	440b      	add	r3, r1
 800d156:	3324      	adds	r3, #36	@ 0x24
 800d158:	881b      	ldrh	r3, [r3, #0]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d117      	bne.n	800d18e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d15e:	6839      	ldr	r1, [r7, #0]
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f000 fbb0 	bl	800d8c6 <USBD_CtlError>
                  break;
 800d166:	e054      	b.n	800d212 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d168:	7bbb      	ldrb	r3, [r7, #14]
 800d16a:	f003 020f 	and.w	r2, r3, #15
 800d16e:	6879      	ldr	r1, [r7, #4]
 800d170:	4613      	mov	r3, r2
 800d172:	009b      	lsls	r3, r3, #2
 800d174:	4413      	add	r3, r2
 800d176:	009b      	lsls	r3, r3, #2
 800d178:	440b      	add	r3, r1
 800d17a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d17e:	881b      	ldrh	r3, [r3, #0]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d104      	bne.n	800d18e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d184:	6839      	ldr	r1, [r7, #0]
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f000 fb9d 	bl	800d8c6 <USBD_CtlError>
                  break;
 800d18c:	e041      	b.n	800d212 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d18e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d192:	2b00      	cmp	r3, #0
 800d194:	da0b      	bge.n	800d1ae <USBD_StdEPReq+0x2b2>
 800d196:	7bbb      	ldrb	r3, [r7, #14]
 800d198:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d19c:	4613      	mov	r3, r2
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	4413      	add	r3, r2
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	3310      	adds	r3, #16
 800d1a6:	687a      	ldr	r2, [r7, #4]
 800d1a8:	4413      	add	r3, r2
 800d1aa:	3304      	adds	r3, #4
 800d1ac:	e00b      	b.n	800d1c6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d1ae:	7bbb      	ldrb	r3, [r7, #14]
 800d1b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d1b4:	4613      	mov	r3, r2
 800d1b6:	009b      	lsls	r3, r3, #2
 800d1b8:	4413      	add	r3, r2
 800d1ba:	009b      	lsls	r3, r3, #2
 800d1bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	3304      	adds	r3, #4
 800d1c6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d1c8:	7bbb      	ldrb	r3, [r7, #14]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d002      	beq.n	800d1d4 <USBD_StdEPReq+0x2d8>
 800d1ce:	7bbb      	ldrb	r3, [r7, #14]
 800d1d0:	2b80      	cmp	r3, #128	@ 0x80
 800d1d2:	d103      	bne.n	800d1dc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	601a      	str	r2, [r3, #0]
 800d1da:	e00e      	b.n	800d1fa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d1dc:	7bbb      	ldrb	r3, [r7, #14]
 800d1de:	4619      	mov	r1, r3
 800d1e0:	6878      	ldr	r0, [r7, #4]
 800d1e2:	f001 f947 	bl	800e474 <USBD_LL_IsStallEP>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d003      	beq.n	800d1f4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	601a      	str	r2, [r3, #0]
 800d1f2:	e002      	b.n	800d1fa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d1f4:	68bb      	ldr	r3, [r7, #8]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	2202      	movs	r2, #2
 800d1fe:	4619      	mov	r1, r3
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f000 fbdd 	bl	800d9c0 <USBD_CtlSendData>
              break;
 800d206:	e004      	b.n	800d212 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d208:	6839      	ldr	r1, [r7, #0]
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 fb5b 	bl	800d8c6 <USBD_CtlError>
              break;
 800d210:	bf00      	nop
          }
          break;
 800d212:	e004      	b.n	800d21e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d214:	6839      	ldr	r1, [r7, #0]
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f000 fb55 	bl	800d8c6 <USBD_CtlError>
          break;
 800d21c:	bf00      	nop
      }
      break;
 800d21e:	e005      	b.n	800d22c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d220:	6839      	ldr	r1, [r7, #0]
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f000 fb4f 	bl	800d8c6 <USBD_CtlError>
      break;
 800d228:	e000      	b.n	800d22c <USBD_StdEPReq+0x330>
      break;
 800d22a:	bf00      	nop
  }

  return ret;
 800d22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3710      	adds	r7, #16
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}
	...

0800d238 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b084      	sub	sp, #16
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
 800d240:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d242:	2300      	movs	r3, #0
 800d244:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d246:	2300      	movs	r3, #0
 800d248:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d24a:	2300      	movs	r3, #0
 800d24c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	885b      	ldrh	r3, [r3, #2]
 800d252:	0a1b      	lsrs	r3, r3, #8
 800d254:	b29b      	uxth	r3, r3
 800d256:	3b01      	subs	r3, #1
 800d258:	2b06      	cmp	r3, #6
 800d25a:	f200 8128 	bhi.w	800d4ae <USBD_GetDescriptor+0x276>
 800d25e:	a201      	add	r2, pc, #4	@ (adr r2, 800d264 <USBD_GetDescriptor+0x2c>)
 800d260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d264:	0800d281 	.word	0x0800d281
 800d268:	0800d299 	.word	0x0800d299
 800d26c:	0800d2d9 	.word	0x0800d2d9
 800d270:	0800d4af 	.word	0x0800d4af
 800d274:	0800d4af 	.word	0x0800d4af
 800d278:	0800d44f 	.word	0x0800d44f
 800d27c:	0800d47b 	.word	0x0800d47b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	687a      	ldr	r2, [r7, #4]
 800d28a:	7c12      	ldrb	r2, [r2, #16]
 800d28c:	f107 0108 	add.w	r1, r7, #8
 800d290:	4610      	mov	r0, r2
 800d292:	4798      	blx	r3
 800d294:	60f8      	str	r0, [r7, #12]
      break;
 800d296:	e112      	b.n	800d4be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	7c1b      	ldrb	r3, [r3, #16]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d10d      	bne.n	800d2bc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2a8:	f107 0208 	add.w	r2, r7, #8
 800d2ac:	4610      	mov	r0, r2
 800d2ae:	4798      	blx	r3
 800d2b0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	3301      	adds	r3, #1
 800d2b6:	2202      	movs	r2, #2
 800d2b8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d2ba:	e100      	b.n	800d4be <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2c4:	f107 0208 	add.w	r2, r7, #8
 800d2c8:	4610      	mov	r0, r2
 800d2ca:	4798      	blx	r3
 800d2cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	3301      	adds	r3, #1
 800d2d2:	2202      	movs	r2, #2
 800d2d4:	701a      	strb	r2, [r3, #0]
      break;
 800d2d6:	e0f2      	b.n	800d4be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	885b      	ldrh	r3, [r3, #2]
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	2b05      	cmp	r3, #5
 800d2e0:	f200 80ac 	bhi.w	800d43c <USBD_GetDescriptor+0x204>
 800d2e4:	a201      	add	r2, pc, #4	@ (adr r2, 800d2ec <USBD_GetDescriptor+0xb4>)
 800d2e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ea:	bf00      	nop
 800d2ec:	0800d305 	.word	0x0800d305
 800d2f0:	0800d339 	.word	0x0800d339
 800d2f4:	0800d36d 	.word	0x0800d36d
 800d2f8:	0800d3a1 	.word	0x0800d3a1
 800d2fc:	0800d3d5 	.word	0x0800d3d5
 800d300:	0800d409 	.word	0x0800d409
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d30a:	685b      	ldr	r3, [r3, #4]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d00b      	beq.n	800d328 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d316:	685b      	ldr	r3, [r3, #4]
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	7c12      	ldrb	r2, [r2, #16]
 800d31c:	f107 0108 	add.w	r1, r7, #8
 800d320:	4610      	mov	r0, r2
 800d322:	4798      	blx	r3
 800d324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d326:	e091      	b.n	800d44c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d328:	6839      	ldr	r1, [r7, #0]
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f000 facb 	bl	800d8c6 <USBD_CtlError>
            err++;
 800d330:	7afb      	ldrb	r3, [r7, #11]
 800d332:	3301      	adds	r3, #1
 800d334:	72fb      	strb	r3, [r7, #11]
          break;
 800d336:	e089      	b.n	800d44c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d33e:	689b      	ldr	r3, [r3, #8]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d00b      	beq.n	800d35c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	687a      	ldr	r2, [r7, #4]
 800d34e:	7c12      	ldrb	r2, [r2, #16]
 800d350:	f107 0108 	add.w	r1, r7, #8
 800d354:	4610      	mov	r0, r2
 800d356:	4798      	blx	r3
 800d358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d35a:	e077      	b.n	800d44c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d35c:	6839      	ldr	r1, [r7, #0]
 800d35e:	6878      	ldr	r0, [r7, #4]
 800d360:	f000 fab1 	bl	800d8c6 <USBD_CtlError>
            err++;
 800d364:	7afb      	ldrb	r3, [r7, #11]
 800d366:	3301      	adds	r3, #1
 800d368:	72fb      	strb	r3, [r7, #11]
          break;
 800d36a:	e06f      	b.n	800d44c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d372:	68db      	ldr	r3, [r3, #12]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00b      	beq.n	800d390 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d37e:	68db      	ldr	r3, [r3, #12]
 800d380:	687a      	ldr	r2, [r7, #4]
 800d382:	7c12      	ldrb	r2, [r2, #16]
 800d384:	f107 0108 	add.w	r1, r7, #8
 800d388:	4610      	mov	r0, r2
 800d38a:	4798      	blx	r3
 800d38c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d38e:	e05d      	b.n	800d44c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d390:	6839      	ldr	r1, [r7, #0]
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f000 fa97 	bl	800d8c6 <USBD_CtlError>
            err++;
 800d398:	7afb      	ldrb	r3, [r7, #11]
 800d39a:	3301      	adds	r3, #1
 800d39c:	72fb      	strb	r3, [r7, #11]
          break;
 800d39e:	e055      	b.n	800d44c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3a6:	691b      	ldr	r3, [r3, #16]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d00b      	beq.n	800d3c4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3b2:	691b      	ldr	r3, [r3, #16]
 800d3b4:	687a      	ldr	r2, [r7, #4]
 800d3b6:	7c12      	ldrb	r2, [r2, #16]
 800d3b8:	f107 0108 	add.w	r1, r7, #8
 800d3bc:	4610      	mov	r0, r2
 800d3be:	4798      	blx	r3
 800d3c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3c2:	e043      	b.n	800d44c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d3c4:	6839      	ldr	r1, [r7, #0]
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f000 fa7d 	bl	800d8c6 <USBD_CtlError>
            err++;
 800d3cc:	7afb      	ldrb	r3, [r7, #11]
 800d3ce:	3301      	adds	r3, #1
 800d3d0:	72fb      	strb	r3, [r7, #11]
          break;
 800d3d2:	e03b      	b.n	800d44c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3da:	695b      	ldr	r3, [r3, #20]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d00b      	beq.n	800d3f8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3e6:	695b      	ldr	r3, [r3, #20]
 800d3e8:	687a      	ldr	r2, [r7, #4]
 800d3ea:	7c12      	ldrb	r2, [r2, #16]
 800d3ec:	f107 0108 	add.w	r1, r7, #8
 800d3f0:	4610      	mov	r0, r2
 800d3f2:	4798      	blx	r3
 800d3f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3f6:	e029      	b.n	800d44c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d3f8:	6839      	ldr	r1, [r7, #0]
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f000 fa63 	bl	800d8c6 <USBD_CtlError>
            err++;
 800d400:	7afb      	ldrb	r3, [r7, #11]
 800d402:	3301      	adds	r3, #1
 800d404:	72fb      	strb	r3, [r7, #11]
          break;
 800d406:	e021      	b.n	800d44c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d40e:	699b      	ldr	r3, [r3, #24]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d00b      	beq.n	800d42c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d41a:	699b      	ldr	r3, [r3, #24]
 800d41c:	687a      	ldr	r2, [r7, #4]
 800d41e:	7c12      	ldrb	r2, [r2, #16]
 800d420:	f107 0108 	add.w	r1, r7, #8
 800d424:	4610      	mov	r0, r2
 800d426:	4798      	blx	r3
 800d428:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d42a:	e00f      	b.n	800d44c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d42c:	6839      	ldr	r1, [r7, #0]
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	f000 fa49 	bl	800d8c6 <USBD_CtlError>
            err++;
 800d434:	7afb      	ldrb	r3, [r7, #11]
 800d436:	3301      	adds	r3, #1
 800d438:	72fb      	strb	r3, [r7, #11]
          break;
 800d43a:	e007      	b.n	800d44c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d43c:	6839      	ldr	r1, [r7, #0]
 800d43e:	6878      	ldr	r0, [r7, #4]
 800d440:	f000 fa41 	bl	800d8c6 <USBD_CtlError>
          err++;
 800d444:	7afb      	ldrb	r3, [r7, #11]
 800d446:	3301      	adds	r3, #1
 800d448:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d44a:	bf00      	nop
      }
      break;
 800d44c:	e037      	b.n	800d4be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	7c1b      	ldrb	r3, [r3, #16]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d109      	bne.n	800d46a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d45e:	f107 0208 	add.w	r2, r7, #8
 800d462:	4610      	mov	r0, r2
 800d464:	4798      	blx	r3
 800d466:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d468:	e029      	b.n	800d4be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d46a:	6839      	ldr	r1, [r7, #0]
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f000 fa2a 	bl	800d8c6 <USBD_CtlError>
        err++;
 800d472:	7afb      	ldrb	r3, [r7, #11]
 800d474:	3301      	adds	r3, #1
 800d476:	72fb      	strb	r3, [r7, #11]
      break;
 800d478:	e021      	b.n	800d4be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	7c1b      	ldrb	r3, [r3, #16]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d10d      	bne.n	800d49e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d48a:	f107 0208 	add.w	r2, r7, #8
 800d48e:	4610      	mov	r0, r2
 800d490:	4798      	blx	r3
 800d492:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	3301      	adds	r3, #1
 800d498:	2207      	movs	r2, #7
 800d49a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d49c:	e00f      	b.n	800d4be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d49e:	6839      	ldr	r1, [r7, #0]
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f000 fa10 	bl	800d8c6 <USBD_CtlError>
        err++;
 800d4a6:	7afb      	ldrb	r3, [r7, #11]
 800d4a8:	3301      	adds	r3, #1
 800d4aa:	72fb      	strb	r3, [r7, #11]
      break;
 800d4ac:	e007      	b.n	800d4be <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d4ae:	6839      	ldr	r1, [r7, #0]
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f000 fa08 	bl	800d8c6 <USBD_CtlError>
      err++;
 800d4b6:	7afb      	ldrb	r3, [r7, #11]
 800d4b8:	3301      	adds	r3, #1
 800d4ba:	72fb      	strb	r3, [r7, #11]
      break;
 800d4bc:	bf00      	nop
  }

  if (err != 0U)
 800d4be:	7afb      	ldrb	r3, [r7, #11]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d11e      	bne.n	800d502 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	88db      	ldrh	r3, [r3, #6]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d016      	beq.n	800d4fa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d4cc:	893b      	ldrh	r3, [r7, #8]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d00e      	beq.n	800d4f0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	88da      	ldrh	r2, [r3, #6]
 800d4d6:	893b      	ldrh	r3, [r7, #8]
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	bf28      	it	cs
 800d4dc:	4613      	movcs	r3, r2
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d4e2:	893b      	ldrh	r3, [r7, #8]
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	68f9      	ldr	r1, [r7, #12]
 800d4e8:	6878      	ldr	r0, [r7, #4]
 800d4ea:	f000 fa69 	bl	800d9c0 <USBD_CtlSendData>
 800d4ee:	e009      	b.n	800d504 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d4f0:	6839      	ldr	r1, [r7, #0]
 800d4f2:	6878      	ldr	r0, [r7, #4]
 800d4f4:	f000 f9e7 	bl	800d8c6 <USBD_CtlError>
 800d4f8:	e004      	b.n	800d504 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 faba 	bl	800da74 <USBD_CtlSendStatus>
 800d500:	e000      	b.n	800d504 <USBD_GetDescriptor+0x2cc>
    return;
 800d502:	bf00      	nop
  }
}
 800d504:	3710      	adds	r7, #16
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}
 800d50a:	bf00      	nop

0800d50c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b084      	sub	sp, #16
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	889b      	ldrh	r3, [r3, #4]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d131      	bne.n	800d582 <USBD_SetAddress+0x76>
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	88db      	ldrh	r3, [r3, #6]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d12d      	bne.n	800d582 <USBD_SetAddress+0x76>
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	885b      	ldrh	r3, [r3, #2]
 800d52a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d52c:	d829      	bhi.n	800d582 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	885b      	ldrh	r3, [r3, #2]
 800d532:	b2db      	uxtb	r3, r3
 800d534:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d538:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d540:	b2db      	uxtb	r3, r3
 800d542:	2b03      	cmp	r3, #3
 800d544:	d104      	bne.n	800d550 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d546:	6839      	ldr	r1, [r7, #0]
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 f9bc 	bl	800d8c6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d54e:	e01d      	b.n	800d58c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	7bfa      	ldrb	r2, [r7, #15]
 800d554:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d558:	7bfb      	ldrb	r3, [r7, #15]
 800d55a:	4619      	mov	r1, r3
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 ffb5 	bl	800e4cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 fa86 	bl	800da74 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d568:	7bfb      	ldrb	r3, [r7, #15]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d004      	beq.n	800d578 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2202      	movs	r2, #2
 800d572:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d576:	e009      	b.n	800d58c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2201      	movs	r2, #1
 800d57c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d580:	e004      	b.n	800d58c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d582:	6839      	ldr	r1, [r7, #0]
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f000 f99e 	bl	800d8c6 <USBD_CtlError>
  }
}
 800d58a:	bf00      	nop
 800d58c:	bf00      	nop
 800d58e:	3710      	adds	r7, #16
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d59e:	2300      	movs	r3, #0
 800d5a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	885b      	ldrh	r3, [r3, #2]
 800d5a6:	b2da      	uxtb	r2, r3
 800d5a8:	4b4e      	ldr	r3, [pc, #312]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d5aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d5ac:	4b4d      	ldr	r3, [pc, #308]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	2b01      	cmp	r3, #1
 800d5b2:	d905      	bls.n	800d5c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d5b4:	6839      	ldr	r1, [r7, #0]
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f000 f985 	bl	800d8c6 <USBD_CtlError>
    return USBD_FAIL;
 800d5bc:	2303      	movs	r3, #3
 800d5be:	e08c      	b.n	800d6da <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5c6:	b2db      	uxtb	r3, r3
 800d5c8:	2b02      	cmp	r3, #2
 800d5ca:	d002      	beq.n	800d5d2 <USBD_SetConfig+0x3e>
 800d5cc:	2b03      	cmp	r3, #3
 800d5ce:	d029      	beq.n	800d624 <USBD_SetConfig+0x90>
 800d5d0:	e075      	b.n	800d6be <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d5d2:	4b44      	ldr	r3, [pc, #272]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d020      	beq.n	800d61c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d5da:	4b42      	ldr	r3, [pc, #264]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	461a      	mov	r2, r3
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d5e4:	4b3f      	ldr	r3, [pc, #252]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d5e6:	781b      	ldrb	r3, [r3, #0]
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	f7fe ffe3 	bl	800c5b6 <USBD_SetClassConfig>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d5f4:	7bfb      	ldrb	r3, [r7, #15]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d008      	beq.n	800d60c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d5fa:	6839      	ldr	r1, [r7, #0]
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f000 f962 	bl	800d8c6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2202      	movs	r2, #2
 800d606:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d60a:	e065      	b.n	800d6d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f000 fa31 	bl	800da74 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	2203      	movs	r2, #3
 800d616:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d61a:	e05d      	b.n	800d6d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d61c:	6878      	ldr	r0, [r7, #4]
 800d61e:	f000 fa29 	bl	800da74 <USBD_CtlSendStatus>
      break;
 800d622:	e059      	b.n	800d6d8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d624:	4b2f      	ldr	r3, [pc, #188]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d112      	bne.n	800d652 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	2202      	movs	r2, #2
 800d630:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d634:	4b2b      	ldr	r3, [pc, #172]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	461a      	mov	r2, r3
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d63e:	4b29      	ldr	r3, [pc, #164]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d640:	781b      	ldrb	r3, [r3, #0]
 800d642:	4619      	mov	r1, r3
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f7fe ffd2 	bl	800c5ee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f000 fa12 	bl	800da74 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d650:	e042      	b.n	800d6d8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d652:	4b24      	ldr	r3, [pc, #144]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	461a      	mov	r2, r3
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	685b      	ldr	r3, [r3, #4]
 800d65c:	429a      	cmp	r2, r3
 800d65e:	d02a      	beq.n	800d6b6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	b2db      	uxtb	r3, r3
 800d666:	4619      	mov	r1, r3
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f7fe ffc0 	bl	800c5ee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d66e:	4b1d      	ldr	r3, [pc, #116]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	461a      	mov	r2, r3
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d678:	4b1a      	ldr	r3, [pc, #104]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	4619      	mov	r1, r3
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f7fe ff99 	bl	800c5b6 <USBD_SetClassConfig>
 800d684:	4603      	mov	r3, r0
 800d686:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d688:	7bfb      	ldrb	r3, [r7, #15]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d00f      	beq.n	800d6ae <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d68e:	6839      	ldr	r1, [r7, #0]
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f000 f918 	bl	800d8c6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	685b      	ldr	r3, [r3, #4]
 800d69a:	b2db      	uxtb	r3, r3
 800d69c:	4619      	mov	r1, r3
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f7fe ffa5 	bl	800c5ee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2202      	movs	r2, #2
 800d6a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d6ac:	e014      	b.n	800d6d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	f000 f9e0 	bl	800da74 <USBD_CtlSendStatus>
      break;
 800d6b4:	e010      	b.n	800d6d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d6b6:	6878      	ldr	r0, [r7, #4]
 800d6b8:	f000 f9dc 	bl	800da74 <USBD_CtlSendStatus>
      break;
 800d6bc:	e00c      	b.n	800d6d8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d6be:	6839      	ldr	r1, [r7, #0]
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f000 f900 	bl	800d8c6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d6c6:	4b07      	ldr	r3, [pc, #28]	@ (800d6e4 <USBD_SetConfig+0x150>)
 800d6c8:	781b      	ldrb	r3, [r3, #0]
 800d6ca:	4619      	mov	r1, r3
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7fe ff8e 	bl	800c5ee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d6d2:	2303      	movs	r3, #3
 800d6d4:	73fb      	strb	r3, [r7, #15]
      break;
 800d6d6:	bf00      	nop
  }

  return ret;
 800d6d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	3710      	adds	r7, #16
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bd80      	pop	{r7, pc}
 800d6e2:	bf00      	nop
 800d6e4:	200130b0 	.word	0x200130b0

0800d6e8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b082      	sub	sp, #8
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
 800d6f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	88db      	ldrh	r3, [r3, #6]
 800d6f6:	2b01      	cmp	r3, #1
 800d6f8:	d004      	beq.n	800d704 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d6fa:	6839      	ldr	r1, [r7, #0]
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f000 f8e2 	bl	800d8c6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d702:	e023      	b.n	800d74c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d70a:	b2db      	uxtb	r3, r3
 800d70c:	2b02      	cmp	r3, #2
 800d70e:	dc02      	bgt.n	800d716 <USBD_GetConfig+0x2e>
 800d710:	2b00      	cmp	r3, #0
 800d712:	dc03      	bgt.n	800d71c <USBD_GetConfig+0x34>
 800d714:	e015      	b.n	800d742 <USBD_GetConfig+0x5a>
 800d716:	2b03      	cmp	r3, #3
 800d718:	d00b      	beq.n	800d732 <USBD_GetConfig+0x4a>
 800d71a:	e012      	b.n	800d742 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2200      	movs	r2, #0
 800d720:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	3308      	adds	r3, #8
 800d726:	2201      	movs	r2, #1
 800d728:	4619      	mov	r1, r3
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f000 f948 	bl	800d9c0 <USBD_CtlSendData>
        break;
 800d730:	e00c      	b.n	800d74c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	3304      	adds	r3, #4
 800d736:	2201      	movs	r2, #1
 800d738:	4619      	mov	r1, r3
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	f000 f940 	bl	800d9c0 <USBD_CtlSendData>
        break;
 800d740:	e004      	b.n	800d74c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d742:	6839      	ldr	r1, [r7, #0]
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f000 f8be 	bl	800d8c6 <USBD_CtlError>
        break;
 800d74a:	bf00      	nop
}
 800d74c:	bf00      	nop
 800d74e:	3708      	adds	r7, #8
 800d750:	46bd      	mov	sp, r7
 800d752:	bd80      	pop	{r7, pc}

0800d754 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b082      	sub	sp, #8
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d764:	b2db      	uxtb	r3, r3
 800d766:	3b01      	subs	r3, #1
 800d768:	2b02      	cmp	r3, #2
 800d76a:	d81e      	bhi.n	800d7aa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	88db      	ldrh	r3, [r3, #6]
 800d770:	2b02      	cmp	r3, #2
 800d772:	d004      	beq.n	800d77e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d774:	6839      	ldr	r1, [r7, #0]
 800d776:	6878      	ldr	r0, [r7, #4]
 800d778:	f000 f8a5 	bl	800d8c6 <USBD_CtlError>
        break;
 800d77c:	e01a      	b.n	800d7b4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2201      	movs	r2, #1
 800d782:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d005      	beq.n	800d79a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	f043 0202 	orr.w	r2, r3, #2
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	330c      	adds	r3, #12
 800d79e:	2202      	movs	r2, #2
 800d7a0:	4619      	mov	r1, r3
 800d7a2:	6878      	ldr	r0, [r7, #4]
 800d7a4:	f000 f90c 	bl	800d9c0 <USBD_CtlSendData>
      break;
 800d7a8:	e004      	b.n	800d7b4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d7aa:	6839      	ldr	r1, [r7, #0]
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 f88a 	bl	800d8c6 <USBD_CtlError>
      break;
 800d7b2:	bf00      	nop
  }
}
 800d7b4:	bf00      	nop
 800d7b6:	3708      	adds	r7, #8
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	bd80      	pop	{r7, pc}

0800d7bc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b082      	sub	sp, #8
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
 800d7c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	885b      	ldrh	r3, [r3, #2]
 800d7ca:	2b01      	cmp	r3, #1
 800d7cc:	d107      	bne.n	800d7de <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2201      	movs	r2, #1
 800d7d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 f94c 	bl	800da74 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d7dc:	e013      	b.n	800d806 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	885b      	ldrh	r3, [r3, #2]
 800d7e2:	2b02      	cmp	r3, #2
 800d7e4:	d10b      	bne.n	800d7fe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	889b      	ldrh	r3, [r3, #4]
 800d7ea:	0a1b      	lsrs	r3, r3, #8
 800d7ec:	b29b      	uxth	r3, r3
 800d7ee:	b2da      	uxtb	r2, r3
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 f93c 	bl	800da74 <USBD_CtlSendStatus>
}
 800d7fc:	e003      	b.n	800d806 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d7fe:	6839      	ldr	r1, [r7, #0]
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f000 f860 	bl	800d8c6 <USBD_CtlError>
}
 800d806:	bf00      	nop
 800d808:	3708      	adds	r7, #8
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bd80      	pop	{r7, pc}

0800d80e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d80e:	b580      	push	{r7, lr}
 800d810:	b082      	sub	sp, #8
 800d812:	af00      	add	r7, sp, #0
 800d814:	6078      	str	r0, [r7, #4]
 800d816:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d81e:	b2db      	uxtb	r3, r3
 800d820:	3b01      	subs	r3, #1
 800d822:	2b02      	cmp	r3, #2
 800d824:	d80b      	bhi.n	800d83e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	885b      	ldrh	r3, [r3, #2]
 800d82a:	2b01      	cmp	r3, #1
 800d82c:	d10c      	bne.n	800d848 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2200      	movs	r2, #0
 800d832:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d836:	6878      	ldr	r0, [r7, #4]
 800d838:	f000 f91c 	bl	800da74 <USBD_CtlSendStatus>
      }
      break;
 800d83c:	e004      	b.n	800d848 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d83e:	6839      	ldr	r1, [r7, #0]
 800d840:	6878      	ldr	r0, [r7, #4]
 800d842:	f000 f840 	bl	800d8c6 <USBD_CtlError>
      break;
 800d846:	e000      	b.n	800d84a <USBD_ClrFeature+0x3c>
      break;
 800d848:	bf00      	nop
  }
}
 800d84a:	bf00      	nop
 800d84c:	3708      	adds	r7, #8
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}

0800d852 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d852:	b580      	push	{r7, lr}
 800d854:	b084      	sub	sp, #16
 800d856:	af00      	add	r7, sp, #0
 800d858:	6078      	str	r0, [r7, #4]
 800d85a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	781a      	ldrb	r2, [r3, #0]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	3301      	adds	r3, #1
 800d86c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	781a      	ldrb	r2, [r3, #0]
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	3301      	adds	r3, #1
 800d87a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d87c:	68f8      	ldr	r0, [r7, #12]
 800d87e:	f7ff fa40 	bl	800cd02 <SWAPBYTE>
 800d882:	4603      	mov	r3, r0
 800d884:	461a      	mov	r2, r3
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	3301      	adds	r3, #1
 800d88e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	3301      	adds	r3, #1
 800d894:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d896:	68f8      	ldr	r0, [r7, #12]
 800d898:	f7ff fa33 	bl	800cd02 <SWAPBYTE>
 800d89c:	4603      	mov	r3, r0
 800d89e:	461a      	mov	r2, r3
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	3301      	adds	r3, #1
 800d8a8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	3301      	adds	r3, #1
 800d8ae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d8b0:	68f8      	ldr	r0, [r7, #12]
 800d8b2:	f7ff fa26 	bl	800cd02 <SWAPBYTE>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	80da      	strh	r2, [r3, #6]
}
 800d8be:	bf00      	nop
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}

0800d8c6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8c6:	b580      	push	{r7, lr}
 800d8c8:	b082      	sub	sp, #8
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	6078      	str	r0, [r7, #4]
 800d8ce:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d8d0:	2180      	movs	r1, #128	@ 0x80
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f000 fd90 	bl	800e3f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d8d8:	2100      	movs	r1, #0
 800d8da:	6878      	ldr	r0, [r7, #4]
 800d8dc:	f000 fd8c 	bl	800e3f8 <USBD_LL_StallEP>
}
 800d8e0:	bf00      	nop
 800d8e2:	3708      	adds	r7, #8
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	bd80      	pop	{r7, pc}

0800d8e8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b086      	sub	sp, #24
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	60f8      	str	r0, [r7, #12]
 800d8f0:	60b9      	str	r1, [r7, #8]
 800d8f2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d042      	beq.n	800d984 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d902:	6938      	ldr	r0, [r7, #16]
 800d904:	f000 f842 	bl	800d98c <USBD_GetLen>
 800d908:	4603      	mov	r3, r0
 800d90a:	3301      	adds	r3, #1
 800d90c:	005b      	lsls	r3, r3, #1
 800d90e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d912:	d808      	bhi.n	800d926 <USBD_GetString+0x3e>
 800d914:	6938      	ldr	r0, [r7, #16]
 800d916:	f000 f839 	bl	800d98c <USBD_GetLen>
 800d91a:	4603      	mov	r3, r0
 800d91c:	3301      	adds	r3, #1
 800d91e:	b29b      	uxth	r3, r3
 800d920:	005b      	lsls	r3, r3, #1
 800d922:	b29a      	uxth	r2, r3
 800d924:	e001      	b.n	800d92a <USBD_GetString+0x42>
 800d926:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d92e:	7dfb      	ldrb	r3, [r7, #23]
 800d930:	68ba      	ldr	r2, [r7, #8]
 800d932:	4413      	add	r3, r2
 800d934:	687a      	ldr	r2, [r7, #4]
 800d936:	7812      	ldrb	r2, [r2, #0]
 800d938:	701a      	strb	r2, [r3, #0]
  idx++;
 800d93a:	7dfb      	ldrb	r3, [r7, #23]
 800d93c:	3301      	adds	r3, #1
 800d93e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d940:	7dfb      	ldrb	r3, [r7, #23]
 800d942:	68ba      	ldr	r2, [r7, #8]
 800d944:	4413      	add	r3, r2
 800d946:	2203      	movs	r2, #3
 800d948:	701a      	strb	r2, [r3, #0]
  idx++;
 800d94a:	7dfb      	ldrb	r3, [r7, #23]
 800d94c:	3301      	adds	r3, #1
 800d94e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d950:	e013      	b.n	800d97a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d952:	7dfb      	ldrb	r3, [r7, #23]
 800d954:	68ba      	ldr	r2, [r7, #8]
 800d956:	4413      	add	r3, r2
 800d958:	693a      	ldr	r2, [r7, #16]
 800d95a:	7812      	ldrb	r2, [r2, #0]
 800d95c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d95e:	693b      	ldr	r3, [r7, #16]
 800d960:	3301      	adds	r3, #1
 800d962:	613b      	str	r3, [r7, #16]
    idx++;
 800d964:	7dfb      	ldrb	r3, [r7, #23]
 800d966:	3301      	adds	r3, #1
 800d968:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d96a:	7dfb      	ldrb	r3, [r7, #23]
 800d96c:	68ba      	ldr	r2, [r7, #8]
 800d96e:	4413      	add	r3, r2
 800d970:	2200      	movs	r2, #0
 800d972:	701a      	strb	r2, [r3, #0]
    idx++;
 800d974:	7dfb      	ldrb	r3, [r7, #23]
 800d976:	3301      	adds	r3, #1
 800d978:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	781b      	ldrb	r3, [r3, #0]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d1e7      	bne.n	800d952 <USBD_GetString+0x6a>
 800d982:	e000      	b.n	800d986 <USBD_GetString+0x9e>
    return;
 800d984:	bf00      	nop
  }
}
 800d986:	3718      	adds	r7, #24
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}

0800d98c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b085      	sub	sp, #20
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d994:	2300      	movs	r3, #0
 800d996:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d99c:	e005      	b.n	800d9aa <USBD_GetLen+0x1e>
  {
    len++;
 800d99e:	7bfb      	ldrb	r3, [r7, #15]
 800d9a0:	3301      	adds	r3, #1
 800d9a2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d1f5      	bne.n	800d99e <USBD_GetLen+0x12>
  }

  return len;
 800d9b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3714      	adds	r7, #20
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b084      	sub	sp, #16
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	60b9      	str	r1, [r7, #8]
 800d9ca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	2202      	movs	r2, #2
 800d9d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	687a      	ldr	r2, [r7, #4]
 800d9de:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	68ba      	ldr	r2, [r7, #8]
 800d9e4:	2100      	movs	r1, #0
 800d9e6:	68f8      	ldr	r0, [r7, #12]
 800d9e8:	f000 fd8f 	bl	800e50a <USBD_LL_Transmit>

  return USBD_OK;
 800d9ec:	2300      	movs	r3, #0
}
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	3710      	adds	r7, #16
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd80      	pop	{r7, pc}

0800d9f6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d9f6:	b580      	push	{r7, lr}
 800d9f8:	b084      	sub	sp, #16
 800d9fa:	af00      	add	r7, sp, #0
 800d9fc:	60f8      	str	r0, [r7, #12]
 800d9fe:	60b9      	str	r1, [r7, #8]
 800da00:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	68ba      	ldr	r2, [r7, #8]
 800da06:	2100      	movs	r1, #0
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f000 fd7e 	bl	800e50a <USBD_LL_Transmit>

  return USBD_OK;
 800da0e:	2300      	movs	r3, #0
}
 800da10:	4618      	mov	r0, r3
 800da12:	3710      	adds	r7, #16
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b084      	sub	sp, #16
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	60f8      	str	r0, [r7, #12]
 800da20:	60b9      	str	r1, [r7, #8]
 800da22:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	2203      	movs	r2, #3
 800da28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	687a      	ldr	r2, [r7, #4]
 800da30:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	687a      	ldr	r2, [r7, #4]
 800da38:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	68ba      	ldr	r2, [r7, #8]
 800da40:	2100      	movs	r1, #0
 800da42:	68f8      	ldr	r0, [r7, #12]
 800da44:	f000 fd82 	bl	800e54c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da48:	2300      	movs	r3, #0
}
 800da4a:	4618      	mov	r0, r3
 800da4c:	3710      	adds	r7, #16
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd80      	pop	{r7, pc}

0800da52 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800da52:	b580      	push	{r7, lr}
 800da54:	b084      	sub	sp, #16
 800da56:	af00      	add	r7, sp, #0
 800da58:	60f8      	str	r0, [r7, #12]
 800da5a:	60b9      	str	r1, [r7, #8]
 800da5c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	68ba      	ldr	r2, [r7, #8]
 800da62:	2100      	movs	r1, #0
 800da64:	68f8      	ldr	r0, [r7, #12]
 800da66:	f000 fd71 	bl	800e54c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da6a:	2300      	movs	r3, #0
}
 800da6c:	4618      	mov	r0, r3
 800da6e:	3710      	adds	r7, #16
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}

0800da74 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b082      	sub	sp, #8
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2204      	movs	r2, #4
 800da80:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800da84:	2300      	movs	r3, #0
 800da86:	2200      	movs	r2, #0
 800da88:	2100      	movs	r1, #0
 800da8a:	6878      	ldr	r0, [r7, #4]
 800da8c:	f000 fd3d 	bl	800e50a <USBD_LL_Transmit>

  return USBD_OK;
 800da90:	2300      	movs	r3, #0
}
 800da92:	4618      	mov	r0, r3
 800da94:	3708      	adds	r7, #8
 800da96:	46bd      	mov	sp, r7
 800da98:	bd80      	pop	{r7, pc}

0800da9a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800da9a:	b580      	push	{r7, lr}
 800da9c:	b082      	sub	sp, #8
 800da9e:	af00      	add	r7, sp, #0
 800daa0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2205      	movs	r2, #5
 800daa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800daaa:	2300      	movs	r3, #0
 800daac:	2200      	movs	r2, #0
 800daae:	2100      	movs	r1, #0
 800dab0:	6878      	ldr	r0, [r7, #4]
 800dab2:	f000 fd4b 	bl	800e54c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dab6:	2300      	movs	r3, #0
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3708      	adds	r7, #8
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dac4:	2200      	movs	r2, #0
 800dac6:	4912      	ldr	r1, [pc, #72]	@ (800db10 <MX_USB_DEVICE_Init+0x50>)
 800dac8:	4812      	ldr	r0, [pc, #72]	@ (800db14 <MX_USB_DEVICE_Init+0x54>)
 800daca:	f7fe fcf7 	bl	800c4bc <USBD_Init>
 800dace:	4603      	mov	r3, r0
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d001      	beq.n	800dad8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dad4:	f7f3 fc4e 	bl	8001374 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800dad8:	490f      	ldr	r1, [pc, #60]	@ (800db18 <MX_USB_DEVICE_Init+0x58>)
 800dada:	480e      	ldr	r0, [pc, #56]	@ (800db14 <MX_USB_DEVICE_Init+0x54>)
 800dadc:	f7fe fd1e 	bl	800c51c <USBD_RegisterClass>
 800dae0:	4603      	mov	r3, r0
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d001      	beq.n	800daea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dae6:	f7f3 fc45 	bl	8001374 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800daea:	490c      	ldr	r1, [pc, #48]	@ (800db1c <MX_USB_DEVICE_Init+0x5c>)
 800daec:	4809      	ldr	r0, [pc, #36]	@ (800db14 <MX_USB_DEVICE_Init+0x54>)
 800daee:	f7fe fc15 	bl	800c31c <USBD_CDC_RegisterInterface>
 800daf2:	4603      	mov	r3, r0
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d001      	beq.n	800dafc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800daf8:	f7f3 fc3c 	bl	8001374 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800dafc:	4805      	ldr	r0, [pc, #20]	@ (800db14 <MX_USB_DEVICE_Init+0x54>)
 800dafe:	f7fe fd43 	bl	800c588 <USBD_Start>
 800db02:	4603      	mov	r3, r0
 800db04:	2b00      	cmp	r3, #0
 800db06:	d001      	beq.n	800db0c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800db08:	f7f3 fc34 	bl	8001374 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800db0c:	bf00      	nop
 800db0e:	bd80      	pop	{r7, pc}
 800db10:	200000b4 	.word	0x200000b4
 800db14:	200130b4 	.word	0x200130b4
 800db18:	20000020 	.word	0x20000020
 800db1c:	200000a0 	.word	0x200000a0

0800db20 <parse_packet>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int8_t parse_packet(uint8_t *buffer, uint16_t packet_length, SensorData *data) {
 800db20:	b580      	push	{r7, lr}
 800db22:	b086      	sub	sp, #24
 800db24:	af00      	add	r7, sp, #0
 800db26:	60f8      	str	r0, [r7, #12]
 800db28:	460b      	mov	r3, r1
 800db2a:	607a      	str	r2, [r7, #4]
 800db2c:	817b      	strh	r3, [r7, #10]
    // Ensure the packet is large enough
    if (packet_length < 8) { // Minimum size: danger(1) + proximity(4) + roadTypeLength(1) + quality(4)
 800db2e:	897b      	ldrh	r3, [r7, #10]
 800db30:	2b07      	cmp	r3, #7
 800db32:	d801      	bhi.n	800db38 <parse_packet+0x18>
        return 0;
 800db34:	2300      	movs	r3, #0
 800db36:	e050      	b.n	800dbda <parse_packet+0xba>
    }

    // Step 1: Extract fields
    uint8_t *ptr = buffer + 3;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	3303      	adds	r3, #3
 800db3c:	617b      	str	r3, [r7, #20]
    data->danger = *ptr; // 1 byte
 800db3e:	697b      	ldr	r3, [r7, #20]
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	b25a      	sxtb	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	701a      	strb	r2, [r3, #0]
    ptr += 1;
 800db48:	697b      	ldr	r3, [r7, #20]
 800db4a:	3301      	adds	r3, #1
 800db4c:	617b      	str	r3, [r7, #20]

    data->dangerProximity = (ptr[0] << 24) | (ptr[1] << 16) | (ptr[2] << 8) | ptr[3]; // 4 bytes
 800db4e:	697b      	ldr	r3, [r7, #20]
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	061a      	lsls	r2, r3, #24
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	3301      	adds	r3, #1
 800db58:	781b      	ldrb	r3, [r3, #0]
 800db5a:	041b      	lsls	r3, r3, #16
 800db5c:	431a      	orrs	r2, r3
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	3302      	adds	r3, #2
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	021b      	lsls	r3, r3, #8
 800db66:	4313      	orrs	r3, r2
 800db68:	697a      	ldr	r2, [r7, #20]
 800db6a:	3203      	adds	r2, #3
 800db6c:	7812      	ldrb	r2, [r2, #0]
 800db6e:	431a      	orrs	r2, r3
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	605a      	str	r2, [r3, #4]
    ptr += 4;
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	3304      	adds	r3, #4
 800db78:	617b      	str	r3, [r7, #20]

    uint8_t roadTypeLength = *ptr; // 1 byte
 800db7a:	697b      	ldr	r3, [r7, #20]
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	74fb      	strb	r3, [r7, #19]
    ptr += 1;
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	3301      	adds	r3, #1
 800db84:	617b      	str	r3, [r7, #20]

    // Ensure the roadType string fits within the buffer
    if (roadTypeLength >= sizeof(data->roadType)) {
 800db86:	7cfb      	ldrb	r3, [r7, #19]
 800db88:	2b04      	cmp	r3, #4
 800db8a:	d901      	bls.n	800db90 <parse_packet+0x70>
        return 0; // String too long
 800db8c:	2300      	movs	r3, #0
 800db8e:	e024      	b.n	800dbda <parse_packet+0xba>
    }

    // Copy roadType string
    memcpy(data->roadType, ptr, roadTypeLength);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	3308      	adds	r3, #8
 800db94:	7cfa      	ldrb	r2, [r7, #19]
 800db96:	6979      	ldr	r1, [r7, #20]
 800db98:	4618      	mov	r0, r3
 800db9a:	f000 fd7b 	bl	800e694 <memcpy>
    data->roadType[roadTypeLength] = '\0'; // Null-terminate
 800db9e:	7cfb      	ldrb	r3, [r7, #19]
 800dba0:	687a      	ldr	r2, [r7, #4]
 800dba2:	4413      	add	r3, r2
 800dba4:	2200      	movs	r2, #0
 800dba6:	721a      	strb	r2, [r3, #8]
    ptr += roadTypeLength;
 800dba8:	7cfb      	ldrb	r3, [r7, #19]
 800dbaa:	697a      	ldr	r2, [r7, #20]
 800dbac:	4413      	add	r3, r2
 800dbae:	617b      	str	r3, [r7, #20]

    // Extract roadQuality
    data->roadQuality = (ptr[0] << 24) | (ptr[1] << 16) | (ptr[2] << 8) | ptr[3]; // 4 bytes
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	781b      	ldrb	r3, [r3, #0]
 800dbb4:	061a      	lsls	r2, r3, #24
 800dbb6:	697b      	ldr	r3, [r7, #20]
 800dbb8:	3301      	adds	r3, #1
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	041b      	lsls	r3, r3, #16
 800dbbe:	431a      	orrs	r2, r3
 800dbc0:	697b      	ldr	r3, [r7, #20]
 800dbc2:	3302      	adds	r3, #2
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	021b      	lsls	r3, r3, #8
 800dbc8:	4313      	orrs	r3, r2
 800dbca:	697a      	ldr	r2, [r7, #20]
 800dbcc:	3203      	adds	r2, #3
 800dbce:	7812      	ldrb	r2, [r2, #0]
 800dbd0:	4313      	orrs	r3, r2
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	611a      	str	r2, [r3, #16]

    return 1;
 800dbd8:	2301      	movs	r3, #1
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3718      	adds	r7, #24
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}
	...

0800dbe4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dbe8:	2200      	movs	r2, #0
 800dbea:	4905      	ldr	r1, [pc, #20]	@ (800dc00 <CDC_Init_FS+0x1c>)
 800dbec:	4805      	ldr	r0, [pc, #20]	@ (800dc04 <CDC_Init_FS+0x20>)
 800dbee:	f7fe fbaf 	bl	800c350 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dbf2:	4905      	ldr	r1, [pc, #20]	@ (800dc08 <CDC_Init_FS+0x24>)
 800dbf4:	4803      	ldr	r0, [pc, #12]	@ (800dc04 <CDC_Init_FS+0x20>)
 800dbf6:	f7fe fbcd 	bl	800c394 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dbfa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	bd80      	pop	{r7, pc}
 800dc00:	20013b90 	.word	0x20013b90
 800dc04:	200130b4 	.word	0x200130b4
 800dc08:	20013390 	.word	0x20013390

0800dc0c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dc10:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	46bd      	mov	sp, r7
 800dc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1a:	4770      	bx	lr

0800dc1c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dc1c:	b480      	push	{r7}
 800dc1e:	b083      	sub	sp, #12
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	4603      	mov	r3, r0
 800dc24:	6039      	str	r1, [r7, #0]
 800dc26:	71fb      	strb	r3, [r7, #7]
 800dc28:	4613      	mov	r3, r2
 800dc2a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dc2c:	79fb      	ldrb	r3, [r7, #7]
 800dc2e:	2b23      	cmp	r3, #35	@ 0x23
 800dc30:	d84a      	bhi.n	800dcc8 <CDC_Control_FS+0xac>
 800dc32:	a201      	add	r2, pc, #4	@ (adr r2, 800dc38 <CDC_Control_FS+0x1c>)
 800dc34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc38:	0800dcc9 	.word	0x0800dcc9
 800dc3c:	0800dcc9 	.word	0x0800dcc9
 800dc40:	0800dcc9 	.word	0x0800dcc9
 800dc44:	0800dcc9 	.word	0x0800dcc9
 800dc48:	0800dcc9 	.word	0x0800dcc9
 800dc4c:	0800dcc9 	.word	0x0800dcc9
 800dc50:	0800dcc9 	.word	0x0800dcc9
 800dc54:	0800dcc9 	.word	0x0800dcc9
 800dc58:	0800dcc9 	.word	0x0800dcc9
 800dc5c:	0800dcc9 	.word	0x0800dcc9
 800dc60:	0800dcc9 	.word	0x0800dcc9
 800dc64:	0800dcc9 	.word	0x0800dcc9
 800dc68:	0800dcc9 	.word	0x0800dcc9
 800dc6c:	0800dcc9 	.word	0x0800dcc9
 800dc70:	0800dcc9 	.word	0x0800dcc9
 800dc74:	0800dcc9 	.word	0x0800dcc9
 800dc78:	0800dcc9 	.word	0x0800dcc9
 800dc7c:	0800dcc9 	.word	0x0800dcc9
 800dc80:	0800dcc9 	.word	0x0800dcc9
 800dc84:	0800dcc9 	.word	0x0800dcc9
 800dc88:	0800dcc9 	.word	0x0800dcc9
 800dc8c:	0800dcc9 	.word	0x0800dcc9
 800dc90:	0800dcc9 	.word	0x0800dcc9
 800dc94:	0800dcc9 	.word	0x0800dcc9
 800dc98:	0800dcc9 	.word	0x0800dcc9
 800dc9c:	0800dcc9 	.word	0x0800dcc9
 800dca0:	0800dcc9 	.word	0x0800dcc9
 800dca4:	0800dcc9 	.word	0x0800dcc9
 800dca8:	0800dcc9 	.word	0x0800dcc9
 800dcac:	0800dcc9 	.word	0x0800dcc9
 800dcb0:	0800dcc9 	.word	0x0800dcc9
 800dcb4:	0800dcc9 	.word	0x0800dcc9
 800dcb8:	0800dcc9 	.word	0x0800dcc9
 800dcbc:	0800dcc9 	.word	0x0800dcc9
 800dcc0:	0800dcc9 	.word	0x0800dcc9
 800dcc4:	0800dcc9 	.word	0x0800dcc9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dcc8:	bf00      	nop
  }

  return (USBD_OK);
 800dcca:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dccc:	4618      	mov	r0, r3
 800dcce:	370c      	adds	r7, #12
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd6:	4770      	bx	lr

0800dcd8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dcd8:	b5b0      	push	{r4, r5, r7, lr}
 800dcda:	b08e      	sub	sp, #56	@ 0x38
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	SensorData data;
	if(!parse_packet(Buf, *Len, &data)){
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	b29b      	uxth	r3, r3
 800dce8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800dcec:	4619      	mov	r1, r3
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f7ff ff16 	bl	800db20 <parse_packet>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d119      	bne.n	800dd2e <CDC_Receive_FS+0x56>
		uint8_t error_response[] = "Invalid packet format";
 800dcfa:	4b1b      	ldr	r3, [pc, #108]	@ (800dd68 <CDC_Receive_FS+0x90>)
 800dcfc:	f107 040c 	add.w	r4, r7, #12
 800dd00:	461d      	mov	r5, r3
 800dd02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dd04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd06:	e895 0003 	ldmia.w	r5, {r0, r1}
 800dd0a:	6020      	str	r0, [r4, #0]
 800dd0c:	3404      	adds	r4, #4
 800dd0e:	8021      	strh	r1, [r4, #0]
		CDC_Transmit_FS(error_response, strlen((char*)error_response));
 800dd10:	f107 030c 	add.w	r3, r7, #12
 800dd14:	4618      	mov	r0, r3
 800dd16:	f7f2 fa63 	bl	80001e0 <strlen>
 800dd1a:	4603      	mov	r3, r0
 800dd1c:	b29a      	uxth	r2, r3
 800dd1e:	f107 030c 	add.w	r3, r7, #12
 800dd22:	4611      	mov	r1, r2
 800dd24:	4618      	mov	r0, r3
 800dd26:	f000 f829 	bl	800dd7c <CDC_Transmit_FS>
		return USBD_FAIL;
 800dd2a:	2303      	movs	r3, #3
 800dd2c:	e017      	b.n	800dd5e <CDC_Receive_FS+0x86>
	}

	recivedData = data;
 800dd2e:	4b0f      	ldr	r3, [pc, #60]	@ (800dd6c <CDC_Receive_FS+0x94>)
 800dd30:	461d      	mov	r5, r3
 800dd32:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800dd36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800dd38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800dd3a:	6823      	ldr	r3, [r4, #0]
 800dd3c:	602b      	str	r3, [r5, #0]
	isDefined = 1;
 800dd3e:	4b0c      	ldr	r3, [pc, #48]	@ (800dd70 <CDC_Receive_FS+0x98>)
 800dd40:	2201      	movs	r2, #1
 800dd42:	701a      	strb	r2, [r3, #0]

	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dd44:	6879      	ldr	r1, [r7, #4]
 800dd46:	480b      	ldr	r0, [pc, #44]	@ (800dd74 <CDC_Receive_FS+0x9c>)
 800dd48:	f7fe fb24 	bl	800c394 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dd4c:	4809      	ldr	r0, [pc, #36]	@ (800dd74 <CDC_Receive_FS+0x9c>)
 800dd4e:	f7fe fb7f 	bl	800c450 <USBD_CDC_ReceivePacket>

	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800dd52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800dd56:	4808      	ldr	r0, [pc, #32]	@ (800dd78 <CDC_Receive_FS+0xa0>)
 800dd58:	f7f4 f8d9 	bl	8001f0e <HAL_GPIO_TogglePin>
	return (USBD_OK);
 800dd5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dd5e:	4618      	mov	r0, r3
 800dd60:	3738      	adds	r7, #56	@ 0x38
 800dd62:	46bd      	mov	sp, r7
 800dd64:	bdb0      	pop	{r4, r5, r7, pc}
 800dd66:	bf00      	nop
 800dd68:	0800e738 	.word	0x0800e738
 800dd6c:	20014394 	.word	0x20014394
 800dd70:	20014390 	.word	0x20014390
 800dd74:	200130b4 	.word	0x200130b4
 800dd78:	40020c00 	.word	0x40020c00

0800dd7c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b084      	sub	sp, #16
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	460b      	mov	r3, r1
 800dd86:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dd8c:	4b0d      	ldr	r3, [pc, #52]	@ (800ddc4 <CDC_Transmit_FS+0x48>)
 800dd8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dd92:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dd94:	68bb      	ldr	r3, [r7, #8]
 800dd96:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d001      	beq.n	800dda2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800dd9e:	2301      	movs	r3, #1
 800dda0:	e00b      	b.n	800ddba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dda2:	887b      	ldrh	r3, [r7, #2]
 800dda4:	461a      	mov	r2, r3
 800dda6:	6879      	ldr	r1, [r7, #4]
 800dda8:	4806      	ldr	r0, [pc, #24]	@ (800ddc4 <CDC_Transmit_FS+0x48>)
 800ddaa:	f7fe fad1 	bl	800c350 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ddae:	4805      	ldr	r0, [pc, #20]	@ (800ddc4 <CDC_Transmit_FS+0x48>)
 800ddb0:	f7fe fb0e 	bl	800c3d0 <USBD_CDC_TransmitPacket>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ddb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3710      	adds	r7, #16
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}
 800ddc2:	bf00      	nop
 800ddc4:	200130b4 	.word	0x200130b4

0800ddc8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b087      	sub	sp, #28
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	60f8      	str	r0, [r7, #12]
 800ddd0:	60b9      	str	r1, [r7, #8]
 800ddd2:	4613      	mov	r3, r2
 800ddd4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ddda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ddde:	4618      	mov	r0, r3
 800dde0:	371c      	adds	r7, #28
 800dde2:	46bd      	mov	sp, r7
 800dde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde8:	4770      	bx	lr
	...

0800ddec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddec:	b480      	push	{r7}
 800ddee:	b083      	sub	sp, #12
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	6039      	str	r1, [r7, #0]
 800ddf6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	2212      	movs	r2, #18
 800ddfc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ddfe:	4b03      	ldr	r3, [pc, #12]	@ (800de0c <USBD_FS_DeviceDescriptor+0x20>)
}
 800de00:	4618      	mov	r0, r3
 800de02:	370c      	adds	r7, #12
 800de04:	46bd      	mov	sp, r7
 800de06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0a:	4770      	bx	lr
 800de0c:	200000d0 	.word	0x200000d0

0800de10 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de10:	b480      	push	{r7}
 800de12:	b083      	sub	sp, #12
 800de14:	af00      	add	r7, sp, #0
 800de16:	4603      	mov	r3, r0
 800de18:	6039      	str	r1, [r7, #0]
 800de1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	2204      	movs	r2, #4
 800de20:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800de22:	4b03      	ldr	r3, [pc, #12]	@ (800de30 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800de24:	4618      	mov	r0, r3
 800de26:	370c      	adds	r7, #12
 800de28:	46bd      	mov	sp, r7
 800de2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2e:	4770      	bx	lr
 800de30:	200000e4 	.word	0x200000e4

0800de34 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b082      	sub	sp, #8
 800de38:	af00      	add	r7, sp, #0
 800de3a:	4603      	mov	r3, r0
 800de3c:	6039      	str	r1, [r7, #0]
 800de3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800de40:	79fb      	ldrb	r3, [r7, #7]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d105      	bne.n	800de52 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800de46:	683a      	ldr	r2, [r7, #0]
 800de48:	4907      	ldr	r1, [pc, #28]	@ (800de68 <USBD_FS_ProductStrDescriptor+0x34>)
 800de4a:	4808      	ldr	r0, [pc, #32]	@ (800de6c <USBD_FS_ProductStrDescriptor+0x38>)
 800de4c:	f7ff fd4c 	bl	800d8e8 <USBD_GetString>
 800de50:	e004      	b.n	800de5c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800de52:	683a      	ldr	r2, [r7, #0]
 800de54:	4904      	ldr	r1, [pc, #16]	@ (800de68 <USBD_FS_ProductStrDescriptor+0x34>)
 800de56:	4805      	ldr	r0, [pc, #20]	@ (800de6c <USBD_FS_ProductStrDescriptor+0x38>)
 800de58:	f7ff fd46 	bl	800d8e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800de5c:	4b02      	ldr	r3, [pc, #8]	@ (800de68 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3708      	adds	r7, #8
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
 800de66:	bf00      	nop
 800de68:	200143a8 	.word	0x200143a8
 800de6c:	0800e750 	.word	0x0800e750

0800de70 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b082      	sub	sp, #8
 800de74:	af00      	add	r7, sp, #0
 800de76:	4603      	mov	r3, r0
 800de78:	6039      	str	r1, [r7, #0]
 800de7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800de7c:	683a      	ldr	r2, [r7, #0]
 800de7e:	4904      	ldr	r1, [pc, #16]	@ (800de90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800de80:	4804      	ldr	r0, [pc, #16]	@ (800de94 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800de82:	f7ff fd31 	bl	800d8e8 <USBD_GetString>
  return USBD_StrDesc;
 800de86:	4b02      	ldr	r3, [pc, #8]	@ (800de90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3708      	adds	r7, #8
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}
 800de90:	200143a8 	.word	0x200143a8
 800de94:	0800e760 	.word	0x0800e760

0800de98 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b082      	sub	sp, #8
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	4603      	mov	r3, r0
 800dea0:	6039      	str	r1, [r7, #0]
 800dea2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	221a      	movs	r2, #26
 800dea8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800deaa:	f000 f843 	bl	800df34 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800deae:	4b02      	ldr	r3, [pc, #8]	@ (800deb8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	3708      	adds	r7, #8
 800deb4:	46bd      	mov	sp, r7
 800deb6:	bd80      	pop	{r7, pc}
 800deb8:	200000e8 	.word	0x200000e8

0800debc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b082      	sub	sp, #8
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	4603      	mov	r3, r0
 800dec4:	6039      	str	r1, [r7, #0]
 800dec6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dec8:	79fb      	ldrb	r3, [r7, #7]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d105      	bne.n	800deda <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dece:	683a      	ldr	r2, [r7, #0]
 800ded0:	4907      	ldr	r1, [pc, #28]	@ (800def0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ded2:	4808      	ldr	r0, [pc, #32]	@ (800def4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ded4:	f7ff fd08 	bl	800d8e8 <USBD_GetString>
 800ded8:	e004      	b.n	800dee4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800deda:	683a      	ldr	r2, [r7, #0]
 800dedc:	4904      	ldr	r1, [pc, #16]	@ (800def0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dede:	4805      	ldr	r0, [pc, #20]	@ (800def4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dee0:	f7ff fd02 	bl	800d8e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dee4:	4b02      	ldr	r3, [pc, #8]	@ (800def0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3708      	adds	r7, #8
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}
 800deee:	bf00      	nop
 800def0:	200143a8 	.word	0x200143a8
 800def4:	0800e774 	.word	0x0800e774

0800def8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b082      	sub	sp, #8
 800defc:	af00      	add	r7, sp, #0
 800defe:	4603      	mov	r3, r0
 800df00:	6039      	str	r1, [r7, #0]
 800df02:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df04:	79fb      	ldrb	r3, [r7, #7]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d105      	bne.n	800df16 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800df0a:	683a      	ldr	r2, [r7, #0]
 800df0c:	4907      	ldr	r1, [pc, #28]	@ (800df2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800df0e:	4808      	ldr	r0, [pc, #32]	@ (800df30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800df10:	f7ff fcea 	bl	800d8e8 <USBD_GetString>
 800df14:	e004      	b.n	800df20 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800df16:	683a      	ldr	r2, [r7, #0]
 800df18:	4904      	ldr	r1, [pc, #16]	@ (800df2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800df1a:	4805      	ldr	r0, [pc, #20]	@ (800df30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800df1c:	f7ff fce4 	bl	800d8e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800df20:	4b02      	ldr	r3, [pc, #8]	@ (800df2c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800df22:	4618      	mov	r0, r3
 800df24:	3708      	adds	r7, #8
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	bf00      	nop
 800df2c:	200143a8 	.word	0x200143a8
 800df30:	0800e780 	.word	0x0800e780

0800df34 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800df34:	b580      	push	{r7, lr}
 800df36:	b084      	sub	sp, #16
 800df38:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800df3a:	4b0f      	ldr	r3, [pc, #60]	@ (800df78 <Get_SerialNum+0x44>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800df40:	4b0e      	ldr	r3, [pc, #56]	@ (800df7c <Get_SerialNum+0x48>)
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800df46:	4b0e      	ldr	r3, [pc, #56]	@ (800df80 <Get_SerialNum+0x4c>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800df4c:	68fa      	ldr	r2, [r7, #12]
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	4413      	add	r3, r2
 800df52:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d009      	beq.n	800df6e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800df5a:	2208      	movs	r2, #8
 800df5c:	4909      	ldr	r1, [pc, #36]	@ (800df84 <Get_SerialNum+0x50>)
 800df5e:	68f8      	ldr	r0, [r7, #12]
 800df60:	f000 f814 	bl	800df8c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800df64:	2204      	movs	r2, #4
 800df66:	4908      	ldr	r1, [pc, #32]	@ (800df88 <Get_SerialNum+0x54>)
 800df68:	68b8      	ldr	r0, [r7, #8]
 800df6a:	f000 f80f 	bl	800df8c <IntToUnicode>
  }
}
 800df6e:	bf00      	nop
 800df70:	3710      	adds	r7, #16
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}
 800df76:	bf00      	nop
 800df78:	1fff7a10 	.word	0x1fff7a10
 800df7c:	1fff7a14 	.word	0x1fff7a14
 800df80:	1fff7a18 	.word	0x1fff7a18
 800df84:	200000ea 	.word	0x200000ea
 800df88:	200000fa 	.word	0x200000fa

0800df8c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800df8c:	b480      	push	{r7}
 800df8e:	b087      	sub	sp, #28
 800df90:	af00      	add	r7, sp, #0
 800df92:	60f8      	str	r0, [r7, #12]
 800df94:	60b9      	str	r1, [r7, #8]
 800df96:	4613      	mov	r3, r2
 800df98:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800df9a:	2300      	movs	r3, #0
 800df9c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800df9e:	2300      	movs	r3, #0
 800dfa0:	75fb      	strb	r3, [r7, #23]
 800dfa2:	e027      	b.n	800dff4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	0f1b      	lsrs	r3, r3, #28
 800dfa8:	2b09      	cmp	r3, #9
 800dfaa:	d80b      	bhi.n	800dfc4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	0f1b      	lsrs	r3, r3, #28
 800dfb0:	b2da      	uxtb	r2, r3
 800dfb2:	7dfb      	ldrb	r3, [r7, #23]
 800dfb4:	005b      	lsls	r3, r3, #1
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	440b      	add	r3, r1
 800dfbc:	3230      	adds	r2, #48	@ 0x30
 800dfbe:	b2d2      	uxtb	r2, r2
 800dfc0:	701a      	strb	r2, [r3, #0]
 800dfc2:	e00a      	b.n	800dfda <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	0f1b      	lsrs	r3, r3, #28
 800dfc8:	b2da      	uxtb	r2, r3
 800dfca:	7dfb      	ldrb	r3, [r7, #23]
 800dfcc:	005b      	lsls	r3, r3, #1
 800dfce:	4619      	mov	r1, r3
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	440b      	add	r3, r1
 800dfd4:	3237      	adds	r2, #55	@ 0x37
 800dfd6:	b2d2      	uxtb	r2, r2
 800dfd8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	011b      	lsls	r3, r3, #4
 800dfde:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dfe0:	7dfb      	ldrb	r3, [r7, #23]
 800dfe2:	005b      	lsls	r3, r3, #1
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	68ba      	ldr	r2, [r7, #8]
 800dfe8:	4413      	add	r3, r2
 800dfea:	2200      	movs	r2, #0
 800dfec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dfee:	7dfb      	ldrb	r3, [r7, #23]
 800dff0:	3301      	adds	r3, #1
 800dff2:	75fb      	strb	r3, [r7, #23]
 800dff4:	7dfa      	ldrb	r2, [r7, #23]
 800dff6:	79fb      	ldrb	r3, [r7, #7]
 800dff8:	429a      	cmp	r2, r3
 800dffa:	d3d3      	bcc.n	800dfa4 <IntToUnicode+0x18>
  }
}
 800dffc:	bf00      	nop
 800dffe:	bf00      	nop
 800e000:	371c      	adds	r7, #28
 800e002:	46bd      	mov	sp, r7
 800e004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e008:	4770      	bx	lr
	...

0800e00c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b08a      	sub	sp, #40	@ 0x28
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e014:	f107 0314 	add.w	r3, r7, #20
 800e018:	2200      	movs	r2, #0
 800e01a:	601a      	str	r2, [r3, #0]
 800e01c:	605a      	str	r2, [r3, #4]
 800e01e:	609a      	str	r2, [r3, #8]
 800e020:	60da      	str	r2, [r3, #12]
 800e022:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e02c:	d147      	bne.n	800e0be <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e02e:	2300      	movs	r3, #0
 800e030:	613b      	str	r3, [r7, #16]
 800e032:	4b25      	ldr	r3, [pc, #148]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e036:	4a24      	ldr	r2, [pc, #144]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e038:	f043 0301 	orr.w	r3, r3, #1
 800e03c:	6313      	str	r3, [r2, #48]	@ 0x30
 800e03e:	4b22      	ldr	r3, [pc, #136]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e042:	f003 0301 	and.w	r3, r3, #1
 800e046:	613b      	str	r3, [r7, #16]
 800e048:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800e04a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e04e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e050:	2300      	movs	r3, #0
 800e052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e054:	2300      	movs	r3, #0
 800e056:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800e058:	f107 0314 	add.w	r3, r7, #20
 800e05c:	4619      	mov	r1, r3
 800e05e:	481b      	ldr	r0, [pc, #108]	@ (800e0cc <HAL_PCD_MspInit+0xc0>)
 800e060:	f7f3 fda0 	bl	8001ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800e064:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800e068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e06a:	2302      	movs	r3, #2
 800e06c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e06e:	2300      	movs	r3, #0
 800e070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e072:	2303      	movs	r3, #3
 800e074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e076:	230a      	movs	r3, #10
 800e078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e07a:	f107 0314 	add.w	r3, r7, #20
 800e07e:	4619      	mov	r1, r3
 800e080:	4812      	ldr	r0, [pc, #72]	@ (800e0cc <HAL_PCD_MspInit+0xc0>)
 800e082:	f7f3 fd8f 	bl	8001ba4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e086:	4b10      	ldr	r3, [pc, #64]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e08a:	4a0f      	ldr	r2, [pc, #60]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e08c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e090:	6353      	str	r3, [r2, #52]	@ 0x34
 800e092:	2300      	movs	r3, #0
 800e094:	60fb      	str	r3, [r7, #12]
 800e096:	4b0c      	ldr	r3, [pc, #48]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e09a:	4a0b      	ldr	r2, [pc, #44]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e09c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e0a0:	6453      	str	r3, [r2, #68]	@ 0x44
 800e0a2:	4b09      	ldr	r3, [pc, #36]	@ (800e0c8 <HAL_PCD_MspInit+0xbc>)
 800e0a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e0a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e0aa:	60fb      	str	r3, [r7, #12]
 800e0ac:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	2100      	movs	r1, #0
 800e0b2:	2043      	movs	r0, #67	@ 0x43
 800e0b4:	f7f3 fd4c 	bl	8001b50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e0b8:	2043      	movs	r0, #67	@ 0x43
 800e0ba:	f7f3 fd65 	bl	8001b88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e0be:	bf00      	nop
 800e0c0:	3728      	adds	r7, #40	@ 0x28
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}
 800e0c6:	bf00      	nop
 800e0c8:	40023800 	.word	0x40023800
 800e0cc:	40020000 	.word	0x40020000

0800e0d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b082      	sub	sp, #8
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e0e4:	4619      	mov	r1, r3
 800e0e6:	4610      	mov	r0, r2
 800e0e8:	f7fe fa9b 	bl	800c622 <USBD_LL_SetupStage>
}
 800e0ec:	bf00      	nop
 800e0ee:	3708      	adds	r7, #8
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	bd80      	pop	{r7, pc}

0800e0f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b082      	sub	sp, #8
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
 800e0fc:	460b      	mov	r3, r1
 800e0fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e106:	78fa      	ldrb	r2, [r7, #3]
 800e108:	6879      	ldr	r1, [r7, #4]
 800e10a:	4613      	mov	r3, r2
 800e10c:	00db      	lsls	r3, r3, #3
 800e10e:	4413      	add	r3, r2
 800e110:	009b      	lsls	r3, r3, #2
 800e112:	440b      	add	r3, r1
 800e114:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e118:	681a      	ldr	r2, [r3, #0]
 800e11a:	78fb      	ldrb	r3, [r7, #3]
 800e11c:	4619      	mov	r1, r3
 800e11e:	f7fe fad5 	bl	800c6cc <USBD_LL_DataOutStage>
}
 800e122:	bf00      	nop
 800e124:	3708      	adds	r7, #8
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}

0800e12a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e12a:	b580      	push	{r7, lr}
 800e12c:	b082      	sub	sp, #8
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
 800e132:	460b      	mov	r3, r1
 800e134:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e13c:	78fa      	ldrb	r2, [r7, #3]
 800e13e:	6879      	ldr	r1, [r7, #4]
 800e140:	4613      	mov	r3, r2
 800e142:	00db      	lsls	r3, r3, #3
 800e144:	4413      	add	r3, r2
 800e146:	009b      	lsls	r3, r3, #2
 800e148:	440b      	add	r3, r1
 800e14a:	3320      	adds	r3, #32
 800e14c:	681a      	ldr	r2, [r3, #0]
 800e14e:	78fb      	ldrb	r3, [r7, #3]
 800e150:	4619      	mov	r1, r3
 800e152:	f7fe fb6e 	bl	800c832 <USBD_LL_DataInStage>
}
 800e156:	bf00      	nop
 800e158:	3708      	adds	r7, #8
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}

0800e15e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	b082      	sub	sp, #8
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e16c:	4618      	mov	r0, r3
 800e16e:	f7fe fca8 	bl	800cac2 <USBD_LL_SOF>
}
 800e172:	bf00      	nop
 800e174:	3708      	adds	r7, #8
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}

0800e17a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e17a:	b580      	push	{r7, lr}
 800e17c:	b084      	sub	sp, #16
 800e17e:	af00      	add	r7, sp, #0
 800e180:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e182:	2301      	movs	r3, #1
 800e184:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	79db      	ldrb	r3, [r3, #7]
 800e18a:	2b02      	cmp	r3, #2
 800e18c:	d001      	beq.n	800e192 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e18e:	f7f3 f8f1 	bl	8001374 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e198:	7bfa      	ldrb	r2, [r7, #15]
 800e19a:	4611      	mov	r1, r2
 800e19c:	4618      	mov	r0, r3
 800e19e:	f7fe fc4c 	bl	800ca3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f7fe fbf4 	bl	800c996 <USBD_LL_Reset>
}
 800e1ae:	bf00      	nop
 800e1b0:	3710      	adds	r7, #16
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}
	...

0800e1b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b082      	sub	sp, #8
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f7fe fc47 	bl	800ca5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	687a      	ldr	r2, [r7, #4]
 800e1d8:	6812      	ldr	r2, [r2, #0]
 800e1da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e1de:	f043 0301 	orr.w	r3, r3, #1
 800e1e2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	7adb      	ldrb	r3, [r3, #11]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d005      	beq.n	800e1f8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e1ec:	4b04      	ldr	r3, [pc, #16]	@ (800e200 <HAL_PCD_SuspendCallback+0x48>)
 800e1ee:	691b      	ldr	r3, [r3, #16]
 800e1f0:	4a03      	ldr	r2, [pc, #12]	@ (800e200 <HAL_PCD_SuspendCallback+0x48>)
 800e1f2:	f043 0306 	orr.w	r3, r3, #6
 800e1f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e1f8:	bf00      	nop
 800e1fa:	3708      	adds	r7, #8
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}
 800e200:	e000ed00 	.word	0xe000ed00

0800e204 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b082      	sub	sp, #8
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e212:	4618      	mov	r0, r3
 800e214:	f7fe fc3d 	bl	800ca92 <USBD_LL_Resume>
}
 800e218:	bf00      	nop
 800e21a:	3708      	adds	r7, #8
 800e21c:	46bd      	mov	sp, r7
 800e21e:	bd80      	pop	{r7, pc}

0800e220 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b082      	sub	sp, #8
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	460b      	mov	r3, r1
 800e22a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e232:	78fa      	ldrb	r2, [r7, #3]
 800e234:	4611      	mov	r1, r2
 800e236:	4618      	mov	r0, r3
 800e238:	f7fe fc95 	bl	800cb66 <USBD_LL_IsoOUTIncomplete>
}
 800e23c:	bf00      	nop
 800e23e:	3708      	adds	r7, #8
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}

0800e244 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e244:	b580      	push	{r7, lr}
 800e246:	b082      	sub	sp, #8
 800e248:	af00      	add	r7, sp, #0
 800e24a:	6078      	str	r0, [r7, #4]
 800e24c:	460b      	mov	r3, r1
 800e24e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e256:	78fa      	ldrb	r2, [r7, #3]
 800e258:	4611      	mov	r1, r2
 800e25a:	4618      	mov	r0, r3
 800e25c:	f7fe fc51 	bl	800cb02 <USBD_LL_IsoINIncomplete>
}
 800e260:	bf00      	nop
 800e262:	3708      	adds	r7, #8
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}

0800e268 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b082      	sub	sp, #8
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e276:	4618      	mov	r0, r3
 800e278:	f7fe fca7 	bl	800cbca <USBD_LL_DevConnected>
}
 800e27c:	bf00      	nop
 800e27e:	3708      	adds	r7, #8
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b082      	sub	sp, #8
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e292:	4618      	mov	r0, r3
 800e294:	f7fe fca4 	bl	800cbe0 <USBD_LL_DevDisconnected>
}
 800e298:	bf00      	nop
 800e29a:	3708      	adds	r7, #8
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b082      	sub	sp, #8
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	781b      	ldrb	r3, [r3, #0]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d13c      	bne.n	800e32a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e2b0:	4a20      	ldr	r2, [pc, #128]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	4a1e      	ldr	r2, [pc, #120]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2bc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e2c0:	4b1c      	ldr	r3, [pc, #112]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2c2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e2c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e2c8:	4b1a      	ldr	r3, [pc, #104]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2ca:	2204      	movs	r2, #4
 800e2cc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e2ce:	4b19      	ldr	r3, [pc, #100]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2d0:	2202      	movs	r2, #2
 800e2d2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e2d4:	4b17      	ldr	r3, [pc, #92]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e2da:	4b16      	ldr	r3, [pc, #88]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2dc:	2202      	movs	r2, #2
 800e2de:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e2e0:	4b14      	ldr	r3, [pc, #80]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e2e6:	4b13      	ldr	r3, [pc, #76]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e2ec:	4b11      	ldr	r3, [pc, #68]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e2f2:	4b10      	ldr	r3, [pc, #64]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2f4:	2201      	movs	r2, #1
 800e2f6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e2f8:	4b0e      	ldr	r3, [pc, #56]	@ (800e334 <USBD_LL_Init+0x94>)
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e2fe:	480d      	ldr	r0, [pc, #52]	@ (800e334 <USBD_LL_Init+0x94>)
 800e300:	f7f5 fae4 	bl	80038cc <HAL_PCD_Init>
 800e304:	4603      	mov	r3, r0
 800e306:	2b00      	cmp	r3, #0
 800e308:	d001      	beq.n	800e30e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e30a:	f7f3 f833 	bl	8001374 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e30e:	2180      	movs	r1, #128	@ 0x80
 800e310:	4808      	ldr	r0, [pc, #32]	@ (800e334 <USBD_LL_Init+0x94>)
 800e312:	f7f6 fd10 	bl	8004d36 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e316:	2240      	movs	r2, #64	@ 0x40
 800e318:	2100      	movs	r1, #0
 800e31a:	4806      	ldr	r0, [pc, #24]	@ (800e334 <USBD_LL_Init+0x94>)
 800e31c:	f7f6 fcc4 	bl	8004ca8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e320:	2280      	movs	r2, #128	@ 0x80
 800e322:	2101      	movs	r1, #1
 800e324:	4803      	ldr	r0, [pc, #12]	@ (800e334 <USBD_LL_Init+0x94>)
 800e326:	f7f6 fcbf 	bl	8004ca8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e32a:	2300      	movs	r3, #0
}
 800e32c:	4618      	mov	r0, r3
 800e32e:	3708      	adds	r7, #8
 800e330:	46bd      	mov	sp, r7
 800e332:	bd80      	pop	{r7, pc}
 800e334:	200145a8 	.word	0x200145a8

0800e338 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b084      	sub	sp, #16
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e340:	2300      	movs	r3, #0
 800e342:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e344:	2300      	movs	r3, #0
 800e346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e34e:	4618      	mov	r0, r3
 800e350:	f7f5 fbcb 	bl	8003aea <HAL_PCD_Start>
 800e354:	4603      	mov	r3, r0
 800e356:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e358:	7bfb      	ldrb	r3, [r7, #15]
 800e35a:	4618      	mov	r0, r3
 800e35c:	f000 f942 	bl	800e5e4 <USBD_Get_USB_Status>
 800e360:	4603      	mov	r3, r0
 800e362:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e364:	7bbb      	ldrb	r3, [r7, #14]
}
 800e366:	4618      	mov	r0, r3
 800e368:	3710      	adds	r7, #16
 800e36a:	46bd      	mov	sp, r7
 800e36c:	bd80      	pop	{r7, pc}

0800e36e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e36e:	b580      	push	{r7, lr}
 800e370:	b084      	sub	sp, #16
 800e372:	af00      	add	r7, sp, #0
 800e374:	6078      	str	r0, [r7, #4]
 800e376:	4608      	mov	r0, r1
 800e378:	4611      	mov	r1, r2
 800e37a:	461a      	mov	r2, r3
 800e37c:	4603      	mov	r3, r0
 800e37e:	70fb      	strb	r3, [r7, #3]
 800e380:	460b      	mov	r3, r1
 800e382:	70bb      	strb	r3, [r7, #2]
 800e384:	4613      	mov	r3, r2
 800e386:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e388:	2300      	movs	r3, #0
 800e38a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e38c:	2300      	movs	r3, #0
 800e38e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e396:	78bb      	ldrb	r3, [r7, #2]
 800e398:	883a      	ldrh	r2, [r7, #0]
 800e39a:	78f9      	ldrb	r1, [r7, #3]
 800e39c:	f7f6 f89f 	bl	80044de <HAL_PCD_EP_Open>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3a4:	7bfb      	ldrb	r3, [r7, #15]
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	f000 f91c 	bl	800e5e4 <USBD_Get_USB_Status>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	3710      	adds	r7, #16
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}

0800e3ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3ba:	b580      	push	{r7, lr}
 800e3bc:	b084      	sub	sp, #16
 800e3be:	af00      	add	r7, sp, #0
 800e3c0:	6078      	str	r0, [r7, #4]
 800e3c2:	460b      	mov	r3, r1
 800e3c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e3d4:	78fa      	ldrb	r2, [r7, #3]
 800e3d6:	4611      	mov	r1, r2
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7f6 f8ea 	bl	80045b2 <HAL_PCD_EP_Close>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3e2:	7bfb      	ldrb	r3, [r7, #15]
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f000 f8fd 	bl	800e5e4 <USBD_Get_USB_Status>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3710      	adds	r7, #16
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b084      	sub	sp, #16
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
 800e400:	460b      	mov	r3, r1
 800e402:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e404:	2300      	movs	r3, #0
 800e406:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e408:	2300      	movs	r3, #0
 800e40a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e412:	78fa      	ldrb	r2, [r7, #3]
 800e414:	4611      	mov	r1, r2
 800e416:	4618      	mov	r0, r3
 800e418:	f7f6 f9a2 	bl	8004760 <HAL_PCD_EP_SetStall>
 800e41c:	4603      	mov	r3, r0
 800e41e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e420:	7bfb      	ldrb	r3, [r7, #15]
 800e422:	4618      	mov	r0, r3
 800e424:	f000 f8de 	bl	800e5e4 <USBD_Get_USB_Status>
 800e428:	4603      	mov	r3, r0
 800e42a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e42c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e42e:	4618      	mov	r0, r3
 800e430:	3710      	adds	r7, #16
 800e432:	46bd      	mov	sp, r7
 800e434:	bd80      	pop	{r7, pc}

0800e436 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e436:	b580      	push	{r7, lr}
 800e438:	b084      	sub	sp, #16
 800e43a:	af00      	add	r7, sp, #0
 800e43c:	6078      	str	r0, [r7, #4]
 800e43e:	460b      	mov	r3, r1
 800e440:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e442:	2300      	movs	r3, #0
 800e444:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e446:	2300      	movs	r3, #0
 800e448:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e450:	78fa      	ldrb	r2, [r7, #3]
 800e452:	4611      	mov	r1, r2
 800e454:	4618      	mov	r0, r3
 800e456:	f7f6 f9e6 	bl	8004826 <HAL_PCD_EP_ClrStall>
 800e45a:	4603      	mov	r3, r0
 800e45c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e45e:	7bfb      	ldrb	r3, [r7, #15]
 800e460:	4618      	mov	r0, r3
 800e462:	f000 f8bf 	bl	800e5e4 <USBD_Get_USB_Status>
 800e466:	4603      	mov	r3, r0
 800e468:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e46a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e46c:	4618      	mov	r0, r3
 800e46e:	3710      	adds	r7, #16
 800e470:	46bd      	mov	sp, r7
 800e472:	bd80      	pop	{r7, pc}

0800e474 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e474:	b480      	push	{r7}
 800e476:	b085      	sub	sp, #20
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
 800e47c:	460b      	mov	r3, r1
 800e47e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e486:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e488:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	da0b      	bge.n	800e4a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e490:	78fb      	ldrb	r3, [r7, #3]
 800e492:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e496:	68f9      	ldr	r1, [r7, #12]
 800e498:	4613      	mov	r3, r2
 800e49a:	00db      	lsls	r3, r3, #3
 800e49c:	4413      	add	r3, r2
 800e49e:	009b      	lsls	r3, r3, #2
 800e4a0:	440b      	add	r3, r1
 800e4a2:	3316      	adds	r3, #22
 800e4a4:	781b      	ldrb	r3, [r3, #0]
 800e4a6:	e00b      	b.n	800e4c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e4a8:	78fb      	ldrb	r3, [r7, #3]
 800e4aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4ae:	68f9      	ldr	r1, [r7, #12]
 800e4b0:	4613      	mov	r3, r2
 800e4b2:	00db      	lsls	r3, r3, #3
 800e4b4:	4413      	add	r3, r2
 800e4b6:	009b      	lsls	r3, r3, #2
 800e4b8:	440b      	add	r3, r1
 800e4ba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e4be:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3714      	adds	r7, #20
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ca:	4770      	bx	lr

0800e4cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b084      	sub	sp, #16
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
 800e4d4:	460b      	mov	r3, r1
 800e4d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e4dc:	2300      	movs	r3, #0
 800e4de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e4e6:	78fa      	ldrb	r2, [r7, #3]
 800e4e8:	4611      	mov	r1, r2
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f7f5 ffd3 	bl	8004496 <HAL_PCD_SetAddress>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4f4:	7bfb      	ldrb	r3, [r7, #15]
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f000 f874 	bl	800e5e4 <USBD_Get_USB_Status>
 800e4fc:	4603      	mov	r3, r0
 800e4fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e500:	7bbb      	ldrb	r3, [r7, #14]
}
 800e502:	4618      	mov	r0, r3
 800e504:	3710      	adds	r7, #16
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}

0800e50a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e50a:	b580      	push	{r7, lr}
 800e50c:	b086      	sub	sp, #24
 800e50e:	af00      	add	r7, sp, #0
 800e510:	60f8      	str	r0, [r7, #12]
 800e512:	607a      	str	r2, [r7, #4]
 800e514:	603b      	str	r3, [r7, #0]
 800e516:	460b      	mov	r3, r1
 800e518:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e51a:	2300      	movs	r3, #0
 800e51c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e51e:	2300      	movs	r3, #0
 800e520:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e528:	7af9      	ldrb	r1, [r7, #11]
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	687a      	ldr	r2, [r7, #4]
 800e52e:	f7f6 f8dd 	bl	80046ec <HAL_PCD_EP_Transmit>
 800e532:	4603      	mov	r3, r0
 800e534:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e536:	7dfb      	ldrb	r3, [r7, #23]
 800e538:	4618      	mov	r0, r3
 800e53a:	f000 f853 	bl	800e5e4 <USBD_Get_USB_Status>
 800e53e:	4603      	mov	r3, r0
 800e540:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e542:	7dbb      	ldrb	r3, [r7, #22]
}
 800e544:	4618      	mov	r0, r3
 800e546:	3718      	adds	r7, #24
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}

0800e54c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b086      	sub	sp, #24
 800e550:	af00      	add	r7, sp, #0
 800e552:	60f8      	str	r0, [r7, #12]
 800e554:	607a      	str	r2, [r7, #4]
 800e556:	603b      	str	r3, [r7, #0]
 800e558:	460b      	mov	r3, r1
 800e55a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e55c:	2300      	movs	r3, #0
 800e55e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e560:	2300      	movs	r3, #0
 800e562:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e56a:	7af9      	ldrb	r1, [r7, #11]
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	687a      	ldr	r2, [r7, #4]
 800e570:	f7f6 f869 	bl	8004646 <HAL_PCD_EP_Receive>
 800e574:	4603      	mov	r3, r0
 800e576:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e578:	7dfb      	ldrb	r3, [r7, #23]
 800e57a:	4618      	mov	r0, r3
 800e57c:	f000 f832 	bl	800e5e4 <USBD_Get_USB_Status>
 800e580:	4603      	mov	r3, r0
 800e582:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e584:	7dbb      	ldrb	r3, [r7, #22]
}
 800e586:	4618      	mov	r0, r3
 800e588:	3718      	adds	r7, #24
 800e58a:	46bd      	mov	sp, r7
 800e58c:	bd80      	pop	{r7, pc}

0800e58e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e58e:	b580      	push	{r7, lr}
 800e590:	b082      	sub	sp, #8
 800e592:	af00      	add	r7, sp, #0
 800e594:	6078      	str	r0, [r7, #4]
 800e596:	460b      	mov	r3, r1
 800e598:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e5a0:	78fa      	ldrb	r2, [r7, #3]
 800e5a2:	4611      	mov	r1, r2
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	f7f6 f889 	bl	80046bc <HAL_PCD_EP_GetRxCount>
 800e5aa:	4603      	mov	r3, r0
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3708      	adds	r7, #8
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	bd80      	pop	{r7, pc}

0800e5b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b083      	sub	sp, #12
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e5bc:	4b03      	ldr	r3, [pc, #12]	@ (800e5cc <USBD_static_malloc+0x18>)
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	370c      	adds	r7, #12
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c8:	4770      	bx	lr
 800e5ca:	bf00      	nop
 800e5cc:	20014a8c 	.word	0x20014a8c

0800e5d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	b083      	sub	sp, #12
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]

}
 800e5d8:	bf00      	nop
 800e5da:	370c      	adds	r7, #12
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e2:	4770      	bx	lr

0800e5e4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e5e4:	b480      	push	{r7}
 800e5e6:	b085      	sub	sp, #20
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e5f2:	79fb      	ldrb	r3, [r7, #7]
 800e5f4:	2b03      	cmp	r3, #3
 800e5f6:	d817      	bhi.n	800e628 <USBD_Get_USB_Status+0x44>
 800e5f8:	a201      	add	r2, pc, #4	@ (adr r2, 800e600 <USBD_Get_USB_Status+0x1c>)
 800e5fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5fe:	bf00      	nop
 800e600:	0800e611 	.word	0x0800e611
 800e604:	0800e617 	.word	0x0800e617
 800e608:	0800e61d 	.word	0x0800e61d
 800e60c:	0800e623 	.word	0x0800e623
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e610:	2300      	movs	r3, #0
 800e612:	73fb      	strb	r3, [r7, #15]
    break;
 800e614:	e00b      	b.n	800e62e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e616:	2303      	movs	r3, #3
 800e618:	73fb      	strb	r3, [r7, #15]
    break;
 800e61a:	e008      	b.n	800e62e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e61c:	2301      	movs	r3, #1
 800e61e:	73fb      	strb	r3, [r7, #15]
    break;
 800e620:	e005      	b.n	800e62e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e622:	2303      	movs	r3, #3
 800e624:	73fb      	strb	r3, [r7, #15]
    break;
 800e626:	e002      	b.n	800e62e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e628:	2303      	movs	r3, #3
 800e62a:	73fb      	strb	r3, [r7, #15]
    break;
 800e62c:	bf00      	nop
  }
  return usb_status;
 800e62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e630:	4618      	mov	r0, r3
 800e632:	3714      	adds	r7, #20
 800e634:	46bd      	mov	sp, r7
 800e636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e63a:	4770      	bx	lr

0800e63c <memset>:
 800e63c:	4402      	add	r2, r0
 800e63e:	4603      	mov	r3, r0
 800e640:	4293      	cmp	r3, r2
 800e642:	d100      	bne.n	800e646 <memset+0xa>
 800e644:	4770      	bx	lr
 800e646:	f803 1b01 	strb.w	r1, [r3], #1
 800e64a:	e7f9      	b.n	800e640 <memset+0x4>

0800e64c <__libc_init_array>:
 800e64c:	b570      	push	{r4, r5, r6, lr}
 800e64e:	4d0d      	ldr	r5, [pc, #52]	@ (800e684 <__libc_init_array+0x38>)
 800e650:	4c0d      	ldr	r4, [pc, #52]	@ (800e688 <__libc_init_array+0x3c>)
 800e652:	1b64      	subs	r4, r4, r5
 800e654:	10a4      	asrs	r4, r4, #2
 800e656:	2600      	movs	r6, #0
 800e658:	42a6      	cmp	r6, r4
 800e65a:	d109      	bne.n	800e670 <__libc_init_array+0x24>
 800e65c:	4d0b      	ldr	r5, [pc, #44]	@ (800e68c <__libc_init_array+0x40>)
 800e65e:	4c0c      	ldr	r4, [pc, #48]	@ (800e690 <__libc_init_array+0x44>)
 800e660:	f000 f826 	bl	800e6b0 <_init>
 800e664:	1b64      	subs	r4, r4, r5
 800e666:	10a4      	asrs	r4, r4, #2
 800e668:	2600      	movs	r6, #0
 800e66a:	42a6      	cmp	r6, r4
 800e66c:	d105      	bne.n	800e67a <__libc_init_array+0x2e>
 800e66e:	bd70      	pop	{r4, r5, r6, pc}
 800e670:	f855 3b04 	ldr.w	r3, [r5], #4
 800e674:	4798      	blx	r3
 800e676:	3601      	adds	r6, #1
 800e678:	e7ee      	b.n	800e658 <__libc_init_array+0xc>
 800e67a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e67e:	4798      	blx	r3
 800e680:	3601      	adds	r6, #1
 800e682:	e7f2      	b.n	800e66a <__libc_init_array+0x1e>
 800e684:	0800e7b0 	.word	0x0800e7b0
 800e688:	0800e7b0 	.word	0x0800e7b0
 800e68c:	0800e7b0 	.word	0x0800e7b0
 800e690:	0800e7b4 	.word	0x0800e7b4

0800e694 <memcpy>:
 800e694:	440a      	add	r2, r1
 800e696:	4291      	cmp	r1, r2
 800e698:	f100 33ff 	add.w	r3, r0, #4294967295
 800e69c:	d100      	bne.n	800e6a0 <memcpy+0xc>
 800e69e:	4770      	bx	lr
 800e6a0:	b510      	push	{r4, lr}
 800e6a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6aa:	4291      	cmp	r1, r2
 800e6ac:	d1f9      	bne.n	800e6a2 <memcpy+0xe>
 800e6ae:	bd10      	pop	{r4, pc}

0800e6b0 <_init>:
 800e6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6b2:	bf00      	nop
 800e6b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6b6:	bc08      	pop	{r3}
 800e6b8:	469e      	mov	lr, r3
 800e6ba:	4770      	bx	lr

0800e6bc <_fini>:
 800e6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6be:	bf00      	nop
 800e6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6c2:	bc08      	pop	{r3}
 800e6c4:	469e      	mov	lr, r3
 800e6c6:	4770      	bx	lr
