INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 13.4 - Xilinx CORE Generator IP GUI Launcher O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:471 - The chosen IP does not support a VHDL behavioral model,
   generating a VHDL structural model instead.
WARNING:sim:89 - A core named <divider_small> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Generating VHDL structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'divider_small'...
Generating metadata file...
Generating ISE project...
XCO file found: divider_small.xco
XMDF file found: divider_small_xmdf.tcl
Adding /home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.asy -view all
-origin_type imported
Adding /home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.ngc -view all
-origin_type created
Checking file "/home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.ngc"
for project device match ...
File "/home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.ngc" device
information matches project device.
Adding /home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.sym -view all
-origin_type imported
Adding /home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ben/prog/vhdl/rt3d/ipcore_dir/tmp/_cg/divider_small.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/divider_small"
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Generating README file...
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'divider_small'.
