Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 22 07:10:50 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/caravel-soc_fpga-lab/lab3_fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (165)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (165)
---------------------------------
 There are 165 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.991        0.000                      0                  172        0.152        0.000                      0                  172        2.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.991        0.000                      0                  172        0.152        0.000                      0                  172        2.000        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 data_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.021ns (26.362%)  route 2.852ns (73.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_addr_reg[11]/Q
                         net (fo=3, unplaced)         0.983     3.917    data_addr[11]
                                                                      r  data_addr[11]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  data_addr[11]_i_7/O
                         net (fo=4, unplaced)         0.926     5.138    data_addr[11]_i_7_n_0
                                                                      r  data_addr[11]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.262 f  data_addr[11]_i_3/O
                         net (fo=9, unplaced)         0.943     6.205    data_addr[11]_i_3_n_0
                                                                      f  data_addr[2]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.329 r  data_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.329    data_addr[2]_i_1_n_0
                         FDCE                                         r  data_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[2]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 data_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.021ns (26.362%)  route 2.852ns (73.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_addr_reg[11]/Q
                         net (fo=3, unplaced)         0.983     3.917    data_addr[11]
                                                                      r  data_addr[11]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  data_addr[11]_i_7/O
                         net (fo=4, unplaced)         0.926     5.138    data_addr[11]_i_7_n_0
                                                                      r  data_addr[11]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.262 f  data_addr[11]_i_3/O
                         net (fo=9, unplaced)         0.943     6.205    data_addr[11]_i_3_n_0
                                                                      f  data_addr[4]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.329 r  data_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.329    data_addr[4]_i_1_n_0
                         FDCE                                         r  data_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[4]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[10]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[10]_i_1/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[10]_i_1_n_0
                         FDCE                                         r  data_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[10]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[11]_i_2/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[11]_i_2_n_0
                         FDCE                                         r  data_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[11]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[5]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[5]_i_1_n_0
                         FDCE                                         r  data_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[5]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[6]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[6]_i_1/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[6]_i_1_n_0
                         FDCE                                         r  data_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[6]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[7]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[7]_i_1/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[7]_i_1_n_0
                         FDCE                                         r  data_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[7]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[8]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[8]_i_1_n_0
                         FDCE                                         r  data_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[8]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.021ns (27.118%)  route 2.744ns (72.882%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_reg[1]/Q
                         net (fo=119, unplaced)       0.845     3.779    state[1]
                                                                      f  tap_addr[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.074 f  tap_addr[11]_i_5/O
                         net (fo=16, unplaced)        0.956     5.030    tap_addr[11]_i_5_n_0
                                                                      f  data_addr[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.154 f  data_addr[11]_i_5/O
                         net (fo=9, unplaced)         0.943     6.097    data_addr[11]_i_5_n_0
                                                                      f  data_addr[9]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  data_addr[9]_i_1/O
                         net (fo=1, unplaced)         0.000     6.221    data_addr[9]_i_1_n_0
                         FDCE                                         r  data_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[9]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    data_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_len_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.021ns (31.290%)  route 2.242ns (68.710%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.460     4.454    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  ap_config[2]_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.578 r  ap_config[2]_i_5/O
                         net (fo=4, unplaced)         0.473     5.051    ap_config[2]_i_5_n_0
                                                                      r  data_len[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.175 r  data_len[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.719    data_len_next
                         FDCE                                         r  data_len_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[0]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     7.074    data_len_reg[0]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fir_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  fir_out[8]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[8]_i_7_n_0
                                                                      r  fir_out_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  fir_out_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    fir_out_reg[8]_i_1_n_5
                         FDCE                                         r  fir_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fir_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                                                                      r  fir_out[12]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[12]_i_7_n_0
                                                                      r  fir_out_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  fir_out_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    fir_out_reg[12]_i_1_n_5
                         FDCE                                         r  fir_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fir_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[2]
                                                                      r  fir_out[0]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[0]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[0]_i_7_n_0
                                                                      r  fir_out_reg[0]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  fir_out_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    fir_out_reg[0]_i_1_n_5
                         FDCE                                         r  fir_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fir_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[6]
                                                                      r  fir_out[4]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[4]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[4]_i_7_n_0
                                                                      r  fir_out_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  fir_out_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    fir_out_reg[4]_i_1_n_5
                         FDCE                                         r  fir_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fir_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[13]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[13]
                                                                      r  fir_out[12]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[12]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[12]_i_8_n_0
                                                                      r  fir_out_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  fir_out_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    fir_out_reg[12]_i_1_n_6
                         FDCE                                         r  fir_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fir_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[1]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[1]
                                                                      r  fir_out[0]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[0]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[0]_i_8_n_0
                                                                      r  fir_out_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  fir_out_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    fir_out_reg[0]_i_1_n_6
                         FDCE                                         r  fir_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fir_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[5]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[5]
                                                                      r  fir_out[4]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[4]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[4]_i_8_n_0
                                                                      r  fir_out_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  fir_out_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    fir_out_reg[4]_i_1_n_6
                         FDCE                                         r  fir_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fir_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[9]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[9]
                                                                      r  fir_out[8]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[8]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[8]_i_8_n_0
                                                                      r  fir_out_reg[8]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  fir_out_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    fir_out_reg[8]_i_1_n_6
                         FDCE                                         r  fir_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.245ns (59.477%)  route 0.167ns (40.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_reg[2]/Q
                         net (fo=56, unplaced)        0.167     0.991    state[2]
                                                                      f  state[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.089 r  state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.089    state[1]_i_1_n_0
                         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fir_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fir_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.293ns (65.631%)  route 0.153ns (34.369%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_out_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  fir_out[8]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  fir_out[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    fir_out[8]_i_7_n_0
                                                                      r  fir_out_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.124 r  fir_out_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.124    fir_out_reg[8]_i_1_n_4
                         FDCE                                         r  fir_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    fir_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                ap_config_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                ap_config_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000                ap_config_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                awready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                data_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                data_addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                data_addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                data_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000                ap_config_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.500       2.000                ap_config_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                arready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000                arready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                awready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000                awready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                ap_config_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.500       2.000                ap_config_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.500       2.000                ap_config_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000                arready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                arready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000                awready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                awready_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.978ns (53.372%)  route 3.475ns (46.628%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     2.821    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.945 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.950     3.895    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.019 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.819    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.454 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.454    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.978ns (53.372%)  route 3.475ns (46.628%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     2.821    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.945 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.950     3.895    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.019 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.819    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.454 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.454    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.978ns (53.372%)  route 3.475ns (46.628%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     2.821    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.945 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.950     3.895    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.019 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.819    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.454 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.454    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.978ns (53.372%)  route 3.475ns (46.628%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     2.821    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.945 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.950     3.895    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.019 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.819    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.454 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.454    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.978ns (55.301%)  route 3.215ns (44.699%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     2.808    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     3.635    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.759 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.559    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.194 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.194    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.978ns (55.301%)  route 3.215ns (44.699%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     2.808    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     3.635    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.759 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.559    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.194 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.194    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.978ns (55.301%)  route 3.215ns (44.699%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     2.808    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     3.635    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.759 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.559    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.194 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.194    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.978ns (55.301%)  route 3.215ns (44.699%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     2.808    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     3.635    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.759 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.559    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.194 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.194    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 3.978ns (56.826%)  route 3.022ns (43.174%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     2.821    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.945 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     3.442    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.566 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.366    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.001 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.001    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 3.978ns (56.826%)  route 3.022ns (43.174%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     2.821    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.945 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     3.442    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.566 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.366    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.001 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.001    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[19]
                            (input port)
  Destination:            data_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[19] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[19]
                                                                      r  ss_tdata_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[19]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[19]
                                                                      r  data_Di_OBUF[19]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[19]
                                                                      r  data_Di_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[19]
                                                                      r  data_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[1]
                            (input port)
  Destination:            data_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[1]
                                                                      r  ss_tdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[1]
                                                                      r  data_Di_OBUF[1]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[1]
                                                                      r  data_Di_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[1]
                                                                      r  data_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[21]
                            (input port)
  Destination:            data_Di[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[21] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[21]
                                                                      r  ss_tdata_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[21]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[21]
                                                                      r  data_Di_OBUF[21]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[21]
                                                                      r  data_Di_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[21]
                                                                      r  data_Di[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[23]
                            (input port)
  Destination:            data_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[23] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[23]
                                                                      r  ss_tdata_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[23]
                                                                      r  data_Di_OBUF[23]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[23]
                                                                      r  data_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[23]
                                                                      r  data_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[25]
                            (input port)
  Destination:            data_Di[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[25] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[25]
                                                                      r  ss_tdata_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[25]
                                                                      r  data_Di_OBUF[25]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[25]
                                                                      r  data_Di_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[25]
                                                                      r  data_Di[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[27]
                            (input port)
  Destination:            data_Di[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[27] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[27]
                                                                      r  ss_tdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[27]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[27]
                                                                      r  data_Di_OBUF[27]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[27]
                                                                      r  data_Di_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[27]
                                                                      r  data_Di[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.655ns (53.472%)  route 3.181ns (46.528%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.765     3.699    wready_OBUF
                                                                      r  tap_A_OBUF[11]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=2, unplaced)         0.913     4.907    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     5.734    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.293 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.293    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 3.655ns (57.420%)  route 2.711ns (42.580%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  arready_reg/Q
                         net (fo=3, unplaced)         0.488     3.422    arready_OBUF
                                                                      f  rvalid_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     4.643    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     5.264    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.188    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.823 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.823    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 3.655ns (57.420%)  route 2.711ns (42.580%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  arready_reg/Q
                         net (fo=3, unplaced)         0.488     3.422    arready_OBUF
                                                                      f  rvalid_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 f  rvalid_i_1/O
                         net (fo=4, unplaced)         0.926     4.643    rvalid0
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     5.264    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.188    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.823 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.823    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  awready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[8]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[9]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[0]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[1]/Q
                         net (fo=9, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[2]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[3]/Q
                         net (fo=9, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[4]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_reg[5]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           298 Endpoints
Min Delay           298 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.991ns  (logic 8.699ns (79.143%)  route 2.292ns (20.857%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[20]_i_10_n_0
                                                                      r  fir_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    fir_out_reg[24]_i_10_n_4
                                                                      r  fir_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.225 r  fir_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    fir_out[24]_i_2_n_0
                                                                      r  fir_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  fir_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    fir_out_reg[24]_i_1_n_0
                                                                      r  fir_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.991 r  fir_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.991    fir_out_reg[28]_i_1_n_6
                         FDCE                                         r  fir_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.985ns  (logic 8.693ns (79.131%)  route 2.292ns (20.869%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[20]_i_10_n_0
                                                                      r  fir_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    fir_out_reg[24]_i_10_n_4
                                                                      r  fir_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.225 r  fir_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    fir_out[24]_i_2_n_0
                                                                      r  fir_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  fir_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    fir_out_reg[24]_i_1_n_0
                                                                      r  fir_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.985 r  fir_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.985    fir_out_reg[28]_i_1_n_4
                         FDCE                                         r  fir_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.910ns  (logic 8.618ns (78.988%)  route 2.292ns (21.012%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[20]_i_10_n_0
                                                                      r  fir_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    fir_out_reg[24]_i_10_n_4
                                                                      r  fir_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.225 r  fir_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    fir_out[24]_i_2_n_0
                                                                      r  fir_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  fir_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    fir_out_reg[24]_i_1_n_0
                                                                      r  fir_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.910 r  fir_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.910    fir_out_reg[28]_i_1_n_5
                         FDCE                                         r  fir_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.886ns  (logic 8.594ns (78.942%)  route 2.292ns (21.058%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[20]_i_10_n_0
                                                                      r  fir_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    fir_out_reg[24]_i_10_n_4
                                                                      r  fir_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.225 r  fir_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    fir_out[24]_i_2_n_0
                                                                      r  fir_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  fir_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    fir_out_reg[24]_i_1_n_0
                                                                      r  fir_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.886 r  fir_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.886    fir_out_reg[28]_i_1_n_7
                         FDCE                                         r  fir_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.874ns  (logic 8.582ns (78.918%)  route 2.292ns (21.082%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    fir_out_reg[20]_i_10_n_4
                                                                      r  fir_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.108 r  fir_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    fir_out[20]_i_2_n_0
                                                                      r  fir_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  fir_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    fir_out_reg[20]_i_1_n_0
                                                                      r  fir_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.874 r  fir_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.874    fir_out_reg[24]_i_1_n_6
                         FDCE                                         r  fir_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.868ns  (logic 8.576ns (78.907%)  route 2.292ns (21.093%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    fir_out_reg[20]_i_10_n_4
                                                                      r  fir_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.108 r  fir_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    fir_out[20]_i_2_n_0
                                                                      r  fir_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  fir_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    fir_out_reg[20]_i_1_n_0
                                                                      r  fir_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.868 r  fir_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.868    fir_out_reg[24]_i_1_n_4
                         FDCE                                         r  fir_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 8.501ns (78.760%)  route 2.292ns (21.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    fir_out_reg[20]_i_10_n_4
                                                                      r  fir_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.108 r  fir_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    fir_out[20]_i_2_n_0
                                                                      r  fir_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  fir_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    fir_out_reg[20]_i_1_n_0
                                                                      r  fir_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.793 r  fir_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.793    fir_out_reg[24]_i_1_n_5
                         FDCE                                         r  fir_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 8.477ns (78.713%)  route 2.292ns (21.287%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[16]_i_10_n_0
                                                                      r  fir_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    fir_out_reg[20]_i_10_n_4
                                                                      r  fir_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.108 r  fir_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    fir_out[20]_i_2_n_0
                                                                      r  fir_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  fir_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    fir_out_reg[20]_i_1_n_0
                                                                      r  fir_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.769 r  fir_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.769    fir_out_reg[24]_i_1_n_7
                         FDCE                                         r  fir_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.644ns  (logic 8.361ns (78.547%)  route 2.283ns (21.453%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  fir_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    fir_out_reg[16]_i_10_n_4
                                                                      r  fir_out[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.878 r  fir_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.878    fir_out[16]_i_2_n_0
                                                                      r  fir_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.307 r  fir_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.307    fir_out_reg[16]_i_1_n_0
                                                                      r  fir_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.644 r  fir_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.644    fir_out_reg[20]_i_1_n_6
                         FDCE                                         r  fir_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.638ns  (logic 8.355ns (78.535%)  route 2.283ns (21.465%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[16]_i_13_n_0
                                                                      r  fir_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  fir_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    fir_out_reg[16]_i_10_n_4
                                                                      r  fir_out[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.878 r  fir_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.878    fir_out[16]_i_2_n_0
                                                                      r  fir_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.307 r  fir_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.307    fir_out_reg[16]_i_1_n_0
                                                                      r  fir_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.638 r  fir_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.638    fir_out_reg[20]_i_1_n_4
                         FDCE                                         r  fir_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    arvalid_IBUF
                         FDRE                                         r  arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  arready_reg/C

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            data_len_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wdata_IBUF[0]
                         FDCE                                         r  data_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            data_len_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[10]
                         FDCE                                         r  data_len_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            data_len_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                         FDCE                                         r  data_len_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            data_len_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[12]
                         FDCE                                         r  data_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            data_len_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[13]
                         FDCE                                         r  data_len_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            data_len_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[14]
                         FDCE                                         r  data_len_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            data_len_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[15]
                         FDCE                                         r  data_len_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            data_len_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[16]
                         FDCE                                         r  data_len_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            data_len_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[17]
                         FDCE                                         r  data_len_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_reg[17]/C





