#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 22 23:46:42 2022
# Process ID: 7696
# Current directory: C:/Users/HP G4/Downloads/GRUPO1_LAB3_VIV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4904 C:\Users\HP G4\Downloads\GRUPO1_LAB3_VIV\GRUPO1_LAB3_VIV.xpr
# Log file: C:/Users/HP G4/Downloads/GRUPO1_LAB3_VIV/vivado.log
# Journal file: C:/Users/HP G4/Downloads/GRUPO1_LAB3_VIV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/HP G4/Downloads/GRUPO1_LAB3_VIV/GRUPO1_LAB3_VIV.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Cjuan/Downloads/GRUPO1_LAB3_VIV' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'GRUPO1_LAB3_VIV.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 723.074 ; gain = 122.879
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: LAB3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 840.152 ; gain = 72.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAB3' [C:/Users/HP G4/Downloads/GRUPO1_LAB3_VIV/GRUPO1_LAB3_VIV.srcs/sources_1/new/LAB3.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'LAB3' (1#1) [C:/Users/HP G4/Downloads/GRUPO1_LAB3_VIV/GRUPO1_LAB3_VIV.srcs/sources_1/new/LAB3.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 888.477 ; gain = 120.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 888.477 ; gain = 120.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 888.477 ; gain = 120.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1266.980 ; gain = 498.957
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1266.980 ; gain = 498.957
save_project_as lab3 {C:/Users/HP G4/Desktop/labosvivado/lab3} -force
save_project_as: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1289.277 ; gain = 1.148
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 00:01:12 2022...
