Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 78a8060f624049d085c3231234ff887e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot topTB_func_synth xil_defaultlib.topTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'cs' is not connected on this instance [C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.deklet
Compiling module xil_defaultlib.topTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot topTB_func_synth
