

================================================================
== Vivado HLS Report for 'DownsampleUnit2'
================================================================
* Date:           Mon Dec 10 14:57:13 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10040942|  10040942|  10040942|  10040942|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_conv1r_output     |  7007|  7007|        73|          -|          -|    96|    no    |
        | + memset_conv1r_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv1r_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv2r_ourput     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv2r_ourput    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv2r_ourput  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv3r_ourput     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv3r_ourput    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv3r_ourput  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv1l_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv1l_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv1l_output  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv2l_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv2l_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv2l_output  |     3|     3|         1|          -|          -|     4|    no    |
        +---------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!tmp_s)
	3  / (tmp_s & !tmp_395)
	2  / (tmp_s & tmp_395 & !tmp_396)
	5  / (tmp_s & tmp_395 & tmp_396)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!tmp_397)
	6  / (tmp_397 & !tmp_398)
	5  / (tmp_397 & tmp_398 & !tmp_399)
	8  / (tmp_397 & tmp_398 & tmp_399)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	10  / (!tmp_400)
	9  / (tmp_400 & !tmp_401)
	8  / (tmp_400 & tmp_401 & !tmp_402)
	11  / (tmp_400 & tmp_401 & tmp_402)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	13  / (!tmp_403)
	12  / (tmp_403 & !tmp_404)
	11  / (tmp_403 & tmp_404 & !tmp_405)
	14  / (tmp_403 & tmp_404 & tmp_405)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!tmp_406)
	15  / (tmp_406 & !tmp_407)
	14  / (tmp_406 & tmp_407 & !tmp_408)
	17  / (tmp_406 & tmp_407 & tmp_408)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: conv1r_output (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst.0:0  %conv1r_output = alloca [6144 x float], align 4

ST_1: conv2r_ourput_0 (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst.0:1  %conv2r_ourput_0 = alloca [1536 x float], align 4

ST_1: conv3r_ourput_0 (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst.0:2  %conv3r_ourput_0 = alloca [1536 x float], align 4

ST_1: conv1l_output_0 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst.0:3  %conv1l_output_0 = alloca [1536 x float], align 4

ST_1: conv2l_output_0 (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst.0:4  %conv2l_output_0 = alloca [1536 x float], align 4

ST_1: StgValue_31 (18)  [1/1] 1.59ns
meminst.0:5  br label %meminst2.0


 <State 2>: 2.32ns
ST_2: invdar3 (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst2.0:0  %invdar3 = phi i7 [ 0, %meminst.0 ], [ %indvarinc4, %meminst25.0 ]

ST_2: indvarinc4 (21)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:487
meminst2.0:1  %indvarinc4 = add i7 %invdar3, 1

ST_2: empty_424 (22)  [1/1] 0.00ns
meminst2.0:2  %empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: StgValue_35 (23)  [1/1] 1.59ns
meminst2.0:3  br label %meminst6.0


 <State 3>: 2.26ns
ST_3: invdar7 (25)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst6.0:0  %invdar7 = phi i3 [ 0, %meminst2.0 ], [ %indvarinc8, %meminst69.0 ]

ST_3: indvarinc8 (26)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:487
meminst6.0:1  %indvarinc8 = add i3 %invdar7, 1

ST_3: empty_423 (27)  [1/1] 0.00ns
meminst6.0:2  %empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_39 (28)  [1/1] 1.59ns
meminst6.0:3  br label %meminst10.0


 <State 4>: 3.25ns
ST_4: invdar11 (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst10.0:0  %invdar11 = phi i3 [ 0, %meminst6.0 ], [ %indvarinc12, %meminst10.0 ]

ST_4: indvarinc12 (31)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:487
meminst10.0:1  %indvarinc12 = add i3 %invdar11, 1

ST_4: tmp (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst10.0:2  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 %invdar3, i3 %invdar7, i3 %invdar11)

ST_4: tmp_654 (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst10.0:3  %tmp_654 = zext i13 %tmp to i64

ST_4: conv1r_output_addr (34)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst10.0:4  %conv1r_output_addr = getelementptr [6144 x float]* %conv1r_output, i64 0, i64 %tmp_654

ST_4: StgValue_45 (35)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:487
meminst10.0:5  store float 0.000000e+00, float* %conv1r_output_addr, align 4

ST_4: tmp_s (36)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:487
meminst10.0:6  %tmp_s = icmp eq i3 %invdar11, -1

ST_4: empty_421 (37)  [1/1] 0.00ns
meminst10.0:7  %empty_421 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: empty_422 (38)  [1/1] 0.00ns
meminst10.0:8  %empty_422 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_49 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst10.0:9  br i1 %tmp_s, label %meminst69.0, label %meminst10.0

ST_4: tmp_395 (41)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:487
meminst69.0:0  %tmp_395 = icmp eq i3 %invdar7, -1

ST_4: empty_420 (42)  [1/1] 0.00ns
meminst69.0:1  %empty_420 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: StgValue_52 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst69.0:2  br i1 %tmp_395, label %meminst25.0, label %meminst6.0

ST_4: tmp_396 (45)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:487
meminst25.0:0  %tmp_396 = icmp eq i7 %invdar3, -33

ST_4: empty (46)  [1/1] 0.00ns
meminst25.0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: StgValue_55 (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:487
meminst25.0:2  br i1 %tmp_396, label %meminst17.0.preheader, label %meminst2.0

ST_4: StgValue_56 (49)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:488
meminst17.0.preheader:0  br label %meminst17.0


 <State 5>: 2.32ns
ST_5: invdar18 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst17.0:0  %invdar18 = phi i7 [ %indvarinc19, %meminst1720.0 ], [ 0, %meminst17.0.preheader ]

ST_5: indvarinc19 (52)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:488
meminst17.0:1  %indvarinc19 = add i7 %invdar18, 1

ST_5: empty_430 (53)  [1/1] 0.00ns
meminst17.0:2  %empty_430 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_5: StgValue_60 (54)  [1/1] 1.59ns
meminst17.0:3  br label %meminst21.0


 <State 6>: 2.17ns
ST_6: invdar22 (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst21.0:0  %invdar22 = phi i2 [ 0, %meminst17.0 ], [ %indvarinc23, %meminst2124.0 ]

ST_6: indvarinc23 (57)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:488
meminst21.0:1  %indvarinc23 = add i2 %invdar22, 1

ST_6: empty_429 (58)  [1/1] 0.00ns
meminst21.0:2  %empty_429 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: StgValue_64 (59)  [1/1] 1.59ns
meminst21.0:3  br label %meminst26.0


 <State 7>: 3.25ns
ST_7: invdar27 (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst26.0:0  %invdar27 = phi i2 [ 0, %meminst21.0 ], [ %indvarinc28, %meminst26.0 ]

ST_7: indvarinc28 (62)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:488
meminst26.0:1  %indvarinc28 = add i2 %invdar27, 1

ST_7: tmp_147 (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst26.0:2  %tmp_147 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %invdar18, i2 %invdar22, i2 %invdar27)

ST_7: tmp_655 (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst26.0:3  %tmp_655 = zext i11 %tmp_147 to i64

ST_7: conv2r_ourput_0_add (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst26.0:4  %conv2r_ourput_0_add = getelementptr [1536 x float]* %conv2r_ourput_0, i64 0, i64 %tmp_655

ST_7: StgValue_70 (66)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:488
meminst26.0:5  store float 0.000000e+00, float* %conv2r_ourput_0_add, align 4

ST_7: tmp_397 (67)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:488
meminst26.0:6  %tmp_397 = icmp eq i2 %invdar27, -1

ST_7: empty_427 (68)  [1/1] 0.00ns
meminst26.0:7  %empty_427 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: empty_428 (69)  [1/1] 0.00ns
meminst26.0:8  %empty_428 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_7: StgValue_74 (70)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst26.0:9  br i1 %tmp_397, label %meminst2124.0, label %meminst26.0

ST_7: tmp_398 (72)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:488
meminst2124.0:0  %tmp_398 = icmp eq i2 %invdar22, -1

ST_7: empty_426 (73)  [1/1] 0.00ns
meminst2124.0:1  %empty_426 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: StgValue_77 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst2124.0:2  br i1 %tmp_398, label %meminst1720.0, label %meminst21.0

ST_7: tmp_399 (76)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:488
meminst1720.0:0  %tmp_399 = icmp eq i7 %invdar18, -33

ST_7: empty_425 (77)  [1/1] 0.00ns
meminst1720.0:1  %empty_425 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: StgValue_80 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:488
meminst1720.0:2  br i1 %tmp_399, label %meminst33.0.preheader, label %meminst17.0

ST_7: StgValue_81 (80)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:489
meminst33.0.preheader:0  br label %meminst33.0


 <State 8>: 2.32ns
ST_8: invdar34 (82)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst33.0:0  %invdar34 = phi i7 [ %indvarinc35, %meminst3336.0 ], [ 0, %meminst33.0.preheader ]

ST_8: indvarinc35 (83)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:489
meminst33.0:1  %indvarinc35 = add i7 %invdar34, 1

ST_8: empty_436 (84)  [1/1] 0.00ns
meminst33.0:2  %empty_436 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_8: StgValue_85 (85)  [1/1] 1.59ns
meminst33.0:3  br label %meminst37.0


 <State 9>: 2.17ns
ST_9: invdar (87)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst37.0:0  %invdar = phi i2 [ 0, %meminst33.0 ], [ %indvarinc, %meminst3740.0 ]

ST_9: indvarinc (88)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:489
meminst37.0:1  %indvarinc = add i2 %invdar, 1

ST_9: empty_435 (89)  [1/1] 0.00ns
meminst37.0:2  %empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: StgValue_89 (90)  [1/1] 1.59ns
meminst37.0:3  br label %meminst41.0


 <State 10>: 3.25ns
ST_10: invdar35 (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst41.0:0  %invdar35 = phi i2 [ 0, %meminst37.0 ], [ %indvarinc36, %meminst41.0 ]

ST_10: indvarinc36 (93)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:489
meminst41.0:1  %indvarinc36 = add i2 %invdar35, 1

ST_10: tmp_148 (94)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst41.0:2  %tmp_148 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %invdar34, i2 %invdar, i2 %invdar35)

ST_10: tmp_656 (95)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst41.0:3  %tmp_656 = zext i11 %tmp_148 to i64

ST_10: conv3r_ourput_0_add (96)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst41.0:4  %conv3r_ourput_0_add = getelementptr [1536 x float]* %conv3r_ourput_0, i64 0, i64 %tmp_656

ST_10: StgValue_95 (97)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:489
meminst41.0:5  store float 0.000000e+00, float* %conv3r_ourput_0_add, align 4

ST_10: tmp_400 (98)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:489
meminst41.0:6  %tmp_400 = icmp eq i2 %invdar35, -1

ST_10: empty_433 (99)  [1/1] 0.00ns
meminst41.0:7  %empty_433 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: empty_434 (100)  [1/1] 0.00ns
meminst41.0:8  %empty_434 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_10: StgValue_99 (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst41.0:9  br i1 %tmp_400, label %meminst3740.0, label %meminst41.0

ST_10: tmp_401 (103)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:489
meminst3740.0:0  %tmp_401 = icmp eq i2 %invdar, -1

ST_10: empty_432 (104)  [1/1] 0.00ns
meminst3740.0:1  %empty_432 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: StgValue_102 (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst3740.0:2  br i1 %tmp_401, label %meminst3336.0, label %meminst37.0

ST_10: tmp_402 (107)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:489
meminst3336.0:0  %tmp_402 = icmp eq i7 %invdar34, -33

ST_10: empty_431 (108)  [1/1] 0.00ns
meminst3336.0:1  %empty_431 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: StgValue_105 (109)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
meminst3336.0:2  br i1 %tmp_402, label %meminst48.0.preheader, label %meminst33.0

ST_10: StgValue_106 (111)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:490
meminst48.0.preheader:0  br label %meminst48.0


 <State 11>: 2.32ns
ST_11: invdar36 (113)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst48.0:0  %invdar36 = phi i7 [ %indvarinc37, %meminst4851.0 ], [ 0, %meminst48.0.preheader ]

ST_11: indvarinc37 (114)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:490
meminst48.0:1  %indvarinc37 = add i7 %invdar36, 1

ST_11: empty_442 (115)  [1/1] 0.00ns
meminst48.0:2  %empty_442 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_11: StgValue_110 (116)  [1/1] 1.59ns
meminst48.0:3  br label %meminst52.0


 <State 12>: 2.17ns
ST_12: invdar37 (118)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst52.0:0  %invdar37 = phi i2 [ 0, %meminst48.0 ], [ %indvarinc38, %meminst5255.0 ]

ST_12: indvarinc38 (119)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:490
meminst52.0:1  %indvarinc38 = add i2 %invdar37, 1

ST_12: empty_441 (120)  [1/1] 0.00ns
meminst52.0:2  %empty_441 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_12: StgValue_114 (121)  [1/1] 1.59ns
meminst52.0:3  br label %meminst56.0


 <State 13>: 3.25ns
ST_13: invdar38 (123)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst56.0:0  %invdar38 = phi i2 [ 0, %meminst52.0 ], [ %indvarinc39, %meminst56.0 ]

ST_13: indvarinc39 (124)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:490
meminst56.0:1  %indvarinc39 = add i2 %invdar38, 1

ST_13: tmp_149 (125)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst56.0:2  %tmp_149 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %invdar36, i2 %invdar37, i2 %invdar38)

ST_13: tmp_657 (126)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst56.0:3  %tmp_657 = zext i11 %tmp_149 to i64

ST_13: conv1l_output_0_add (127)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst56.0:4  %conv1l_output_0_add = getelementptr [1536 x float]* %conv1l_output_0, i64 0, i64 %tmp_657

ST_13: StgValue_120 (128)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:490
meminst56.0:5  store float 0.000000e+00, float* %conv1l_output_0_add, align 4

ST_13: tmp_403 (129)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:490
meminst56.0:6  %tmp_403 = icmp eq i2 %invdar38, -1

ST_13: empty_439 (130)  [1/1] 0.00ns
meminst56.0:7  %empty_439 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: empty_440 (131)  [1/1] 0.00ns
meminst56.0:8  %empty_440 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_13: StgValue_124 (132)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst56.0:9  br i1 %tmp_403, label %meminst5255.0, label %meminst56.0

ST_13: tmp_404 (134)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:490
meminst5255.0:0  %tmp_404 = icmp eq i2 %invdar37, -1

ST_13: empty_438 (135)  [1/1] 0.00ns
meminst5255.0:1  %empty_438 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: StgValue_127 (136)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst5255.0:2  br i1 %tmp_404, label %meminst4851.0, label %meminst52.0

ST_13: tmp_405 (138)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:490
meminst4851.0:0  %tmp_405 = icmp eq i7 %invdar36, -33

ST_13: empty_437 (139)  [1/1] 0.00ns
meminst4851.0:1  %empty_437 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: StgValue_130 (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
meminst4851.0:2  br i1 %tmp_405, label %meminst63.0.preheader, label %meminst48.0

ST_13: StgValue_131 (142)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:491
meminst63.0.preheader:0  br label %meminst63.0


 <State 14>: 2.32ns
ST_14: invdar39 (144)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst63.0:0  %invdar39 = phi i7 [ %indvarinc40, %meminst6366.0 ], [ 0, %meminst63.0.preheader ]

ST_14: indvarinc40 (145)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:491
meminst63.0:1  %indvarinc40 = add i7 %invdar39, 1

ST_14: empty_448 (146)  [1/1] 0.00ns
meminst63.0:2  %empty_448 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_14: StgValue_135 (147)  [1/1] 1.59ns
meminst63.0:3  br label %meminst67.0


 <State 15>: 2.17ns
ST_15: invdar40 (149)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst67.0:0  %invdar40 = phi i2 [ 0, %meminst63.0 ], [ %indvarinc41, %meminst6770.0 ]

ST_15: indvarinc41 (150)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:491
meminst67.0:1  %indvarinc41 = add i2 %invdar40, 1

ST_15: empty_447 (151)  [1/1] 0.00ns
meminst67.0:2  %empty_447 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_15: StgValue_139 (152)  [1/1] 1.59ns
meminst67.0:3  br label %meminst71.0


 <State 16>: 3.25ns
ST_16: invdar41 (154)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst71.0:0  %invdar41 = phi i2 [ 0, %meminst67.0 ], [ %indvarinc42, %meminst71.0 ]

ST_16: indvarinc42 (155)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:491
meminst71.0:1  %indvarinc42 = add i2 %invdar41, 1

ST_16: tmp_150 (156)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst71.0:2  %tmp_150 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %invdar39, i2 %invdar40, i2 %invdar41)

ST_16: tmp_658 (157)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst71.0:3  %tmp_658 = zext i11 %tmp_150 to i64

ST_16: conv2l_output_0_add (158)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst71.0:4  %conv2l_output_0_add = getelementptr [1536 x float]* %conv2l_output_0, i64 0, i64 %tmp_658

ST_16: StgValue_145 (159)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:491
meminst71.0:5  store float 0.000000e+00, float* %conv2l_output_0_add, align 4

ST_16: tmp_406 (160)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:491
meminst71.0:6  %tmp_406 = icmp eq i2 %invdar41, -1

ST_16: empty_445 (161)  [1/1] 0.00ns
meminst71.0:7  %empty_445 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: empty_446 (162)  [1/1] 0.00ns
meminst71.0:8  %empty_446 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_16: StgValue_149 (163)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst71.0:9  br i1 %tmp_406, label %meminst6770.0, label %meminst71.0

ST_16: tmp_407 (165)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:491
meminst6770.0:0  %tmp_407 = icmp eq i2 %invdar40, -1

ST_16: empty_444 (166)  [1/1] 0.00ns
meminst6770.0:1  %empty_444 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: StgValue_152 (167)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst6770.0:2  br i1 %tmp_407, label %meminst6366.0, label %meminst67.0

ST_16: tmp_408 (169)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:491
meminst6366.0:0  %tmp_408 = icmp eq i7 %invdar39, -33

ST_16: empty_443 (170)  [1/1] 0.00ns
meminst6366.0:1  %empty_443 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: StgValue_155 (171)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
meminst6366.0:2  br i1 %tmp_408, label %meminst5962.0, label %meminst63.0

ST_16: StgValue_156 (173)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:495
meminst5962.0:0  call fastcc void @subconv_1x1_8p20([9216 x float]* %conv1r_weight, [96 x float]* %conv1r_bias, [6144 x float]* %conv1r_output)


 <State 17>: 0.00ns
ST_17: StgValue_157 (173)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:495
meminst5962.0:0  call fastcc void @subconv_1x1_8p20([9216 x float]* %conv1r_weight, [96 x float]* %conv1r_bias, [6144 x float]* %conv1r_output)


 <State 18>: 1.59ns
ST_18: StgValue_158 (174)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:497
meminst5962.0:1  call fastcc void @subconv_3x3_8_stride([6144 x float]* %conv1r_output, [864 x float]* %conv2r_weight, [96 x float]* %conv2r_bias, [1536 x float]* %conv2r_ourput_0)


 <State 19>: 0.00ns
ST_19: StgValue_159 (174)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:497
meminst5962.0:1  call fastcc void @subconv_3x3_8_stride([6144 x float]* %conv1r_output, [864 x float]* %conv2r_weight, [96 x float]* %conv2r_bias, [1536 x float]* %conv2r_ourput_0)


 <State 20>: 1.59ns
ST_20: StgValue_160 (175)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:499
meminst5962.0:2  call fastcc void @subconv_1x1_419([1536 x float]* %conv2r_ourput_0, [9216 x float]* %conv3r_weight, [96 x float]* %conv3r_bias, [1536 x float]* %conv3r_ourput_0)

ST_20: StgValue_161 (176)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:501
meminst5962.0:3  call fastcc void @subconv_3x3_8_stride([6144 x float]* @shuffleunit1_7_outpu, [864 x float]* %conv1l_weight, [96 x float]* %conv1l_bias, [1536 x float]* %conv1l_output_0)


 <State 21>: 0.00ns
ST_21: StgValue_162 (175)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:499
meminst5962.0:2  call fastcc void @subconv_1x1_419([1536 x float]* %conv2r_ourput_0, [9216 x float]* %conv3r_weight, [96 x float]* %conv3r_bias, [1536 x float]* %conv3r_ourput_0)

ST_21: StgValue_163 (176)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:501
meminst5962.0:3  call fastcc void @subconv_3x3_8_stride([6144 x float]* @shuffleunit1_7_outpu, [864 x float]* %conv1l_weight, [96 x float]* %conv1l_bias, [1536 x float]* %conv1l_output_0)


 <State 22>: 1.59ns
ST_22: StgValue_164 (177)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:503
meminst5962.0:4  call fastcc void @subconv_1x1_419([1536 x float]* %conv1l_output_0, [9216 x float]* %conv2l_weight, [96 x float]* %conv2l_bias, [1536 x float]* %conv2l_output_0)


 <State 23>: 0.00ns
ST_23: StgValue_165 (177)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:503
meminst5962.0:4  call fastcc void @subconv_1x1_419([1536 x float]* %conv1l_output_0, [9216 x float]* %conv2l_weight, [96 x float]* %conv2l_bias, [1536 x float]* %conv2l_output_0)


 <State 24>: 0.00ns
ST_24: StgValue_166 (178)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:506
meminst5962.0:5  call fastcc void @shuffle_9621([1536 x float]* %conv3r_ourput_0, [1536 x float]* %conv2l_output_0, [3072 x float]* @downsampleunit2_outp)


 <State 25>: 0.00ns
ST_25: StgValue_167 (178)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:506
meminst5962.0:5  call fastcc void @shuffle_9621([1536 x float]* %conv3r_ourput_0, [1536 x float]* %conv2l_output_0, [3072 x float]* @downsampleunit2_outp)

ST_25: StgValue_168 (179)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
meminst5962.0:6  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar3', accelerator_hls/components.cpp:487) with incoming values : ('indvarinc4', accelerator_hls/components.cpp:487) [20]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar3', accelerator_hls/components.cpp:487) with incoming values : ('indvarinc4', accelerator_hls/components.cpp:487) [20]  (0 ns)
	'add' operation ('indvarinc4', accelerator_hls/components.cpp:487) [21]  (2.32 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('invdar7', accelerator_hls/components.cpp:487) with incoming values : ('indvarinc8', accelerator_hls/components.cpp:487) [25]  (0 ns)
	'add' operation ('indvarinc8', accelerator_hls/components.cpp:487) [26]  (2.26 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar11', accelerator_hls/components.cpp:487) with incoming values : ('indvarinc12', accelerator_hls/components.cpp:487) [30]  (0 ns)
	'getelementptr' operation ('conv1r_output_addr', accelerator_hls/components.cpp:487) [34]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:487) of constant 0 on array 'conv1r_output', accelerator_hls/components.cpp:487 [35]  (3.25 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar18', accelerator_hls/components.cpp:488) with incoming values : ('indvarinc19', accelerator_hls/components.cpp:488) [51]  (0 ns)
	'add' operation ('indvarinc19', accelerator_hls/components.cpp:488) [52]  (2.32 ns)

 <State 6>: 2.17ns
The critical path consists of the following:
	'phi' operation ('invdar22', accelerator_hls/components.cpp:488) with incoming values : ('indvarinc23', accelerator_hls/components.cpp:488) [56]  (0 ns)
	'add' operation ('indvarinc23', accelerator_hls/components.cpp:488) [57]  (2.17 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar27', accelerator_hls/components.cpp:488) with incoming values : ('indvarinc28', accelerator_hls/components.cpp:488) [61]  (0 ns)
	'getelementptr' operation ('conv2r_ourput_0_add', accelerator_hls/components.cpp:488) [65]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:488) of constant 0 on array 'conv2r_ourput[0]', accelerator_hls/components.cpp:488 [66]  (3.25 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar34', accelerator_hls/components.cpp:489) with incoming values : ('indvarinc35', accelerator_hls/components.cpp:489) [82]  (0 ns)
	'add' operation ('indvarinc35', accelerator_hls/components.cpp:489) [83]  (2.32 ns)

 <State 9>: 2.17ns
The critical path consists of the following:
	'phi' operation ('invdar', accelerator_hls/components.cpp:489) with incoming values : ('indvarinc', accelerator_hls/components.cpp:489) [87]  (0 ns)
	'add' operation ('indvarinc', accelerator_hls/components.cpp:489) [88]  (2.17 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar35', accelerator_hls/components.cpp:489) with incoming values : ('indvarinc36', accelerator_hls/components.cpp:489) [92]  (0 ns)
	'getelementptr' operation ('conv3r_ourput_0_add', accelerator_hls/components.cpp:489) [96]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:489) of constant 0 on array 'conv3r_ourput[0]', accelerator_hls/components.cpp:489 [97]  (3.25 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar36', accelerator_hls/components.cpp:490) with incoming values : ('indvarinc37', accelerator_hls/components.cpp:490) [113]  (0 ns)
	'add' operation ('indvarinc37', accelerator_hls/components.cpp:490) [114]  (2.32 ns)

 <State 12>: 2.17ns
The critical path consists of the following:
	'phi' operation ('invdar37', accelerator_hls/components.cpp:490) with incoming values : ('indvarinc38', accelerator_hls/components.cpp:490) [118]  (0 ns)
	'add' operation ('indvarinc38', accelerator_hls/components.cpp:490) [119]  (2.17 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar38', accelerator_hls/components.cpp:490) with incoming values : ('indvarinc39', accelerator_hls/components.cpp:490) [123]  (0 ns)
	'getelementptr' operation ('conv1l_output_0_add', accelerator_hls/components.cpp:490) [127]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:490) of constant 0 on array 'conv1l_output[0]', accelerator_hls/components.cpp:490 [128]  (3.25 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar39', accelerator_hls/components.cpp:491) with incoming values : ('indvarinc40', accelerator_hls/components.cpp:491) [144]  (0 ns)
	'add' operation ('indvarinc40', accelerator_hls/components.cpp:491) [145]  (2.32 ns)

 <State 15>: 2.17ns
The critical path consists of the following:
	'phi' operation ('invdar40', accelerator_hls/components.cpp:491) with incoming values : ('indvarinc41', accelerator_hls/components.cpp:491) [149]  (0 ns)
	'add' operation ('indvarinc41', accelerator_hls/components.cpp:491) [150]  (2.17 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar41', accelerator_hls/components.cpp:491) with incoming values : ('indvarinc42', accelerator_hls/components.cpp:491) [154]  (0 ns)
	'getelementptr' operation ('conv2l_output_0_add', accelerator_hls/components.cpp:491) [158]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:491) of constant 0 on array 'conv2l_output[0]', accelerator_hls/components.cpp:491 [159]  (3.25 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:497) to 'subconv_3x3_8_stride' [174]  (1.59 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:499) to 'subconv_1x1_419' [175]  (1.59 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:503) to 'subconv_1x1_419' [177]  (1.59 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
