CADENCE IHNL01070
$model
16nm_Tests/Compare24_PWR_Test/schematic 16nm_Tests/Compare24_PWR_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/1 Compare24_PWR_Test
16nm/nor_1x_PWR/schematic 16nm/nor_1x_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 nor_1x_PWR
16nm/TH22~_PWR/schematic 16nm/TH22~_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 _sub7
16nm/Compare_DR_PWR/schematic 16nm/Compare_DR_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 Compare_DR_PWR
16nm/Valid_DR_PWR/schematic 16nm/Valid_DR_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 Valid_DR_PWR
16nm/LevelConverter/schematic 16nm/LevelConverter/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 LevelConverter
16nm/Compare2_DR_PWR/schematic 16nm/Compare2_DR_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 Compare2_DR_PWR
16nm/Compare24_DR_PWR/schematic 16nm/Compare24_DR_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 Compare24_DR_PWR
16nm/Compare4_DR_PWR/schematic 16nm/Compare4_DR_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 Compare4_DR_PWR
16nm/inv_1x_PWR/schematic 16nm/inv_1x_PWR/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 inv_1x_PWR
16nm/inv_1xt/schematic 16nm/inv_1xt/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_Compare24_PWR_Test_config/0 inv_1xt
$endmodel
$net
vdd! vdd!
gnd! 0
vddd! vddd!
vcc! vcc!
$endnet
$param
vdd vdd
vddH vddH
$endparam
