

================================================================
== Vitis HLS Report for 'match_template'
================================================================
* Date:           Tue May 20 06:13:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s25-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.950 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   828118|   828118|  3.271 ms|  3.271 ms|  828100|  828100|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_loop_col_loop  |   828116|   828116|       117|        100|          1|  8281|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 100, depth = 117


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 1
  Pipeline-0 : II = 100, D = 117, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 120 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [src/match_template.cpp:3]   --->   Operation 121 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_allocatedFlag"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_allocatedFlag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in_rows"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_rows, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in_cols"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in_size"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_data"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_template_allocatedFlag"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_template_allocatedFlag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_template_rows"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_template_rows, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_template_cols"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_template_cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_template_size"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_template_size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_template_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_template_data"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_allocatedFlag"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_allocatedFlag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out_rows"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out_rows, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out_cols"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out_cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out_size"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out_size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_out_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %img_out_data"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten2"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 155 'read' 'I' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 156 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 156 'read' 'T' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i14 %indvar_flatten2" [src/match_template.cpp:13]   --->   Operation 157 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %T" [src/match_template.cpp:27]   --->   Operation 158 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i8 %I" [src/match_template.cpp:27]   --->   Operation 159 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.87ns)   --->   "%diff = sub i9 %zext_ln27, i9 %zext_ln27_1" [src/match_template.cpp:27]   --->   Operation 160 'sub' 'diff' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 161 'read' 'I_1' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 162 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 162 'read' 'T_1' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 163 [1/1] (2.06ns)   --->   "%add_ln13 = add i14 %indvar_flatten2_load, i14 1" [src/match_template.cpp:13]   --->   Operation 163 'add' 'add_ln13' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (2.06ns)   --->   "%icmp_ln13 = icmp_eq  i14 %indvar_flatten2_load, i14 8280" [src/match_template.cpp:13]   --->   Operation 164 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc29, void %for.end31" [src/match_template.cpp:13]   --->   Operation 165 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i9 %diff" [src/match_template.cpp:27]   --->   Operation 166 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 167 'read' 'I_2' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 168 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 168 'read' 'T_2' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 169 [2/2] (1.66ns)   --->   "%mul_ln28_93 = mul i18 %sext_ln27, i18 %sext_ln27" [src/match_template.cpp:28]   --->   Operation 169 'mul' 'mul_ln28_93' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln13 = store i14 %add_ln13, i14 %indvar_flatten2" [src/match_template.cpp:13]   --->   Operation 170 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i8 %T_2" [src/match_template.cpp:27]   --->   Operation 171 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i8 %I_2" [src/match_template.cpp:27]   --->   Operation 172 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.87ns)   --->   "%diff_2 = sub i9 %zext_ln27_4, i9 %zext_ln27_5" [src/match_template.cpp:27]   --->   Operation 173 'sub' 'diff_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 174 'read' 'I_3' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 175 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 175 'read' 'T_3' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 176 [1/2] (1.66ns)   --->   "%mul_ln28_93 = mul i18 %sext_ln27, i18 %sext_ln27" [src/match_template.cpp:28]   --->   Operation 176 'mul' 'mul_ln28_93' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i9 %diff_2" [src/match_template.cpp:27]   --->   Operation 177 'sext' 'sext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 178 'read' 'I_4' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 179 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 179 'read' 'T_4' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 180 [3/3] (1.45ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28_34 = mul i18 %sext_ln27_2, i18 %sext_ln27_2" [src/match_template.cpp:28]   --->   Operation 180 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i8 %T_1" [src/match_template.cpp:27]   --->   Operation 181 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i8 %I_1" [src/match_template.cpp:27]   --->   Operation 182 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.87ns)   --->   "%diff_1 = sub i9 %zext_ln27_2, i9 %zext_ln27_3" [src/match_template.cpp:27]   --->   Operation 183 'sub' 'diff_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i8 %T_4" [src/match_template.cpp:27]   --->   Operation 184 'zext' 'zext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i8 %I_4" [src/match_template.cpp:27]   --->   Operation 185 'zext' 'zext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (1.87ns)   --->   "%diff_4 = sub i9 %zext_ln27_8, i9 %zext_ln27_9" [src/match_template.cpp:27]   --->   Operation 186 'sub' 'diff_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 187 'read' 'I_5' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 188 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 188 'read' 'T_5' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 189 [2/3] (1.45ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28_34 = mul i18 %sext_ln27_2, i18 %sext_ln27_2" [src/match_template.cpp:28]   --->   Operation 189 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i9 %diff_1" [src/match_template.cpp:27]   --->   Operation 190 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i9 %diff_4" [src/match_template.cpp:27]   --->   Operation 191 'sext' 'sext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i8 %T_5" [src/match_template.cpp:27]   --->   Operation 192 'zext' 'zext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i8 %I_5" [src/match_template.cpp:27]   --->   Operation 193 'zext' 'zext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.87ns)   --->   "%diff_5 = sub i9 %zext_ln27_10, i9 %zext_ln27_11" [src/match_template.cpp:27]   --->   Operation 194 'sub' 'diff_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 195 'read' 'I_6' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 196 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 196 'read' 'T_6' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 197 [2/2] (1.66ns)   --->   "%mul_ln28_9 = mul i18 %sext_ln27_4, i18 %sext_ln27_4" [src/match_template.cpp:28]   --->   Operation 197 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_1)   --->   "%mul_ln28_30 = mul i18 %sext_ln27_1, i18 %sext_ln27_1" [src/match_template.cpp:28]   --->   Operation 198 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28_34 = mul i18 %sext_ln27_2, i18 %sext_ln27_2" [src/match_template.cpp:28]   --->   Operation 199 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28 = add i18 %mul_ln28_93, i18 %mul_ln28_34" [src/match_template.cpp:28]   --->   Operation 200 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i9 %diff_5" [src/match_template.cpp:27]   --->   Operation 201 'sext' 'sext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 202 'read' 'I_7' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 203 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 203 'read' 'T_7' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 204 [1/2] (1.66ns)   --->   "%mul_ln28_9 = mul i18 %sext_ln27_4, i18 %sext_ln27_4" [src/match_template.cpp:28]   --->   Operation 204 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_2)   --->   "%mul_ln28_28 = mul i18 %sext_ln27_5, i18 %sext_ln27_5" [src/match_template.cpp:28]   --->   Operation 205 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_1)   --->   "%mul_ln28_30 = mul i18 %sext_ln27_1, i18 %sext_ln27_1" [src/match_template.cpp:28]   --->   Operation 206 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28 = add i18 %mul_ln28_93, i18 %mul_ln28_34" [src/match_template.cpp:28]   --->   Operation 207 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i8 %T_3" [src/match_template.cpp:27]   --->   Operation 208 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i8 %I_3" [src/match_template.cpp:27]   --->   Operation 209 'zext' 'zext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (1.87ns)   --->   "%diff_3 = sub i9 %zext_ln27_6, i9 %zext_ln27_7" [src/match_template.cpp:27]   --->   Operation 210 'sub' 'diff_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i8 %T_7" [src/match_template.cpp:27]   --->   Operation 211 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i8 %I_7" [src/match_template.cpp:27]   --->   Operation 212 'zext' 'zext_ln27_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (1.87ns)   --->   "%diff_7 = sub i9 %zext_ln27_14, i9 %zext_ln27_15" [src/match_template.cpp:27]   --->   Operation 213 'sub' 'diff_7' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 214 'read' 'I_8' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 215 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 215 'read' 'T_8' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 216 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_2)   --->   "%mul_ln28_28 = mul i18 %sext_ln27_5, i18 %sext_ln27_5" [src/match_template.cpp:28]   --->   Operation 216 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_1)   --->   "%mul_ln28_30 = mul i18 %sext_ln27_1, i18 %sext_ln27_1" [src/match_template.cpp:28]   --->   Operation 217 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_1)   --->   "%sext_ln28_9 = sext i18 %mul_ln28_30" [src/match_template.cpp:28]   --->   Operation 218 'sext' 'sext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln28_28 = sext i18 %add_ln28" [src/match_template.cpp:28]   --->   Operation 219 'sext' 'sext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_1 = add i19 %sext_ln28_28, i19 %sext_ln28_9" [src/match_template.cpp:28]   --->   Operation 220 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i9 %diff_3" [src/match_template.cpp:27]   --->   Operation 221 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i9 %diff_7" [src/match_template.cpp:27]   --->   Operation 222 'sext' 'sext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i8 %T_8" [src/match_template.cpp:27]   --->   Operation 223 'zext' 'zext_ln27_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i8 %I_8" [src/match_template.cpp:27]   --->   Operation 224 'zext' 'zext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (1.87ns)   --->   "%diff_8 = sub i9 %zext_ln27_16, i9 %zext_ln27_17" [src/match_template.cpp:27]   --->   Operation 225 'sub' 'diff_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_9 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 226 'read' 'I_9' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 227 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_9 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 227 'read' 'T_9' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 228 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28_21 = mul i18 %sext_ln27_3, i18 %sext_ln27_3" [src/match_template.cpp:28]   --->   Operation 228 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_2)   --->   "%mul_ln28_28 = mul i18 %sext_ln27_5, i18 %sext_ln27_5" [src/match_template.cpp:28]   --->   Operation 229 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [2/2] (1.66ns)   --->   "%mul_ln28_61 = mul i18 %sext_ln27_7, i18 %sext_ln27_7" [src/match_template.cpp:28]   --->   Operation 230 'mul' 'mul_ln28_61' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_1 = add i19 %sext_ln28_28, i19 %sext_ln28_9" [src/match_template.cpp:28]   --->   Operation 231 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 232 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_2 = add i18 %mul_ln28_9, i18 %mul_ln28_28" [src/match_template.cpp:28]   --->   Operation 232 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i9 %diff_8" [src/match_template.cpp:27]   --->   Operation 233 'sext' 'sext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 234 'read' 'I_10' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 235 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 235 'read' 'T_10' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 236 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28_21 = mul i18 %sext_ln27_3, i18 %sext_ln27_3" [src/match_template.cpp:28]   --->   Operation 236 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 237 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_5)   --->   "%mul_ln28_37 = mul i18 %sext_ln27_8, i18 %sext_ln27_8" [src/match_template.cpp:28]   --->   Operation 237 'mul' 'mul_ln28_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 238 [1/2] (1.66ns)   --->   "%mul_ln28_61 = mul i18 %sext_ln27_7, i18 %sext_ln27_7" [src/match_template.cpp:28]   --->   Operation 238 'mul' 'mul_ln28_61' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_2 = add i18 %mul_ln28_9, i18 %mul_ln28_28" [src/match_template.cpp:28]   --->   Operation 239 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i8 %T_6" [src/match_template.cpp:27]   --->   Operation 240 'zext' 'zext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i8 %I_6" [src/match_template.cpp:27]   --->   Operation 241 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (1.87ns)   --->   "%diff_6 = sub i9 %zext_ln27_12, i9 %zext_ln27_13" [src/match_template.cpp:27]   --->   Operation 242 'sub' 'diff_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln27_20 = zext i8 %T_10" [src/match_template.cpp:27]   --->   Operation 243 'zext' 'zext_ln27_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln27_21 = zext i8 %I_10" [src/match_template.cpp:27]   --->   Operation 244 'zext' 'zext_ln27_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.87ns)   --->   "%diff_10 = sub i9 %zext_ln27_20, i9 %zext_ln27_21" [src/match_template.cpp:27]   --->   Operation 245 'sub' 'diff_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_11 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 246 'read' 'I_11' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 247 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_11 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 247 'read' 'T_11' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28_21 = mul i18 %sext_ln27_3, i18 %sext_ln27_3" [src/match_template.cpp:28]   --->   Operation 248 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_3)   --->   "%sext_ln28_6 = sext i18 %mul_ln28_21" [src/match_template.cpp:28]   --->   Operation 249 'sext' 'sext_ln28_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_5)   --->   "%mul_ln28_37 = mul i18 %sext_ln27_8, i18 %sext_ln27_8" [src/match_template.cpp:28]   --->   Operation 250 'mul' 'mul_ln28_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln28_30 = sext i18 %add_ln28_2" [src/match_template.cpp:28]   --->   Operation 251 'sext' 'sext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_3 = add i19 %sext_ln28_30, i19 %sext_ln28_6" [src/match_template.cpp:28]   --->   Operation 252 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i9 %diff_6" [src/match_template.cpp:27]   --->   Operation 253 'sext' 'sext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i9 %diff_10" [src/match_template.cpp:27]   --->   Operation 254 'sext' 'sext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln27_22 = zext i8 %T_11" [src/match_template.cpp:27]   --->   Operation 255 'zext' 'zext_ln27_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln27_23 = zext i8 %I_11" [src/match_template.cpp:27]   --->   Operation 256 'zext' 'zext_ln27_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (1.87ns)   --->   "%diff_11 = sub i9 %zext_ln27_22, i9 %zext_ln27_23" [src/match_template.cpp:27]   --->   Operation 257 'sub' 'diff_11' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 258 'read' 'I_12' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 259 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 259 'read' 'T_12' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 260 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_6)   --->   "%mul_ln28_4 = mul i18 %sext_ln27_6, i18 %sext_ln27_6" [src/match_template.cpp:28]   --->   Operation 260 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 261 [2/2] (1.66ns)   --->   "%mul_ln28_14 = mul i18 %sext_ln27_10, i18 %sext_ln27_10" [src/match_template.cpp:28]   --->   Operation 261 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_5)   --->   "%mul_ln28_37 = mul i18 %sext_ln27_8, i18 %sext_ln27_8" [src/match_template.cpp:28]   --->   Operation 262 'mul' 'mul_ln28_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 263 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_3 = add i19 %sext_ln28_30, i19 %sext_ln28_6" [src/match_template.cpp:28]   --->   Operation 263 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 264 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_5 = add i18 %mul_ln28_61, i18 %mul_ln28_37" [src/match_template.cpp:28]   --->   Operation 264 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.21>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln27_11 = sext i9 %diff_11" [src/match_template.cpp:27]   --->   Operation 265 'sext' 'sext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_13 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 266 'read' 'I_13' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 267 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_13 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 267 'read' 'T_13' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 268 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_6)   --->   "%mul_ln28_4 = mul i18 %sext_ln27_6, i18 %sext_ln27_6" [src/match_template.cpp:28]   --->   Operation 268 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 269 [1/2] (1.66ns)   --->   "%mul_ln28_14 = mul i18 %sext_ln27_10, i18 %sext_ln27_10" [src/match_template.cpp:28]   --->   Operation 269 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_7)   --->   "%mul_ln28_40 = mul i18 %sext_ln27_11, i18 %sext_ln27_11" [src/match_template.cpp:28]   --->   Operation 270 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln28_29 = sext i19 %add_ln28_1" [src/match_template.cpp:28]   --->   Operation 271 'sext' 'sext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln28_31 = sext i19 %add_ln28_3" [src/match_template.cpp:28]   --->   Operation 272 'sext' 'sext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (2.21ns)   --->   "%add_ln28_4 = add i20 %sext_ln28_31, i20 %sext_ln28_29" [src/match_template.cpp:28]   --->   Operation 273 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_5 = add i18 %mul_ln28_61, i18 %mul_ln28_37" [src/match_template.cpp:28]   --->   Operation 274 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i8 %T_9" [src/match_template.cpp:27]   --->   Operation 275 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i8 %I_9" [src/match_template.cpp:27]   --->   Operation 276 'zext' 'zext_ln27_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (1.87ns)   --->   "%diff_9 = sub i9 %zext_ln27_18, i9 %zext_ln27_19" [src/match_template.cpp:27]   --->   Operation 277 'sub' 'diff_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln27_26 = zext i8 %T_13" [src/match_template.cpp:27]   --->   Operation 278 'zext' 'zext_ln27_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln27_27 = zext i8 %I_13" [src/match_template.cpp:27]   --->   Operation 279 'zext' 'zext_ln27_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (1.87ns)   --->   "%diff_13 = sub i9 %zext_ln27_26, i9 %zext_ln27_27" [src/match_template.cpp:27]   --->   Operation 280 'sub' 'diff_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 281 'read' 'I_14' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_15 : Operation 282 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 282 'read' 'T_14' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_15 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_6)   --->   "%mul_ln28_4 = mul i18 %sext_ln27_6, i18 %sext_ln27_6" [src/match_template.cpp:28]   --->   Operation 283 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 284 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_6)   --->   "%sext_ln28_2 = sext i18 %mul_ln28_4" [src/match_template.cpp:28]   --->   Operation 284 'sext' 'sext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_7)   --->   "%mul_ln28_40 = mul i18 %sext_ln27_11, i18 %sext_ln27_11" [src/match_template.cpp:28]   --->   Operation 285 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln28_33 = sext i18 %add_ln28_5" [src/match_template.cpp:28]   --->   Operation 286 'sext' 'sext_ln28_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_6 = add i19 %sext_ln28_33, i19 %sext_ln28_2" [src/match_template.cpp:28]   --->   Operation 287 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i9 %diff_9" [src/match_template.cpp:27]   --->   Operation 288 'sext' 'sext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln27_13 = sext i9 %diff_13" [src/match_template.cpp:27]   --->   Operation 289 'sext' 'sext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln27_28 = zext i8 %T_14" [src/match_template.cpp:27]   --->   Operation 290 'zext' 'zext_ln27_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln27_29 = zext i8 %I_14" [src/match_template.cpp:27]   --->   Operation 291 'zext' 'zext_ln27_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (1.87ns)   --->   "%diff_14 = sub i9 %zext_ln27_28, i9 %zext_ln27_29" [src/match_template.cpp:27]   --->   Operation 292 'sub' 'diff_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_15 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 293 'read' 'I_15' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_16 : Operation 294 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_15 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 294 'read' 'T_15' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_16 : Operation 295 [2/2] (1.66ns)   --->   "%mul_ln28_5 = mul i18 %sext_ln27_13, i18 %sext_ln27_13" [src/match_template.cpp:28]   --->   Operation 295 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_7)   --->   "%mul_ln28_40 = mul i18 %sext_ln27_11, i18 %sext_ln27_11" [src/match_template.cpp:28]   --->   Operation 296 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 297 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_8)   --->   "%mul_ln28_80 = mul i18 %sext_ln27_9, i18 %sext_ln27_9" [src/match_template.cpp:28]   --->   Operation 297 'mul' 'mul_ln28_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 298 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_6 = add i19 %sext_ln28_33, i19 %sext_ln28_2" [src/match_template.cpp:28]   --->   Operation 298 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 299 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_7 = add i18 %mul_ln28_14, i18 %mul_ln28_40" [src/match_template.cpp:28]   --->   Operation 299 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln27_14 = sext i9 %diff_14" [src/match_template.cpp:27]   --->   Operation 300 'sext' 'sext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 301 'read' 'I_16' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_17 : Operation 302 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 302 'read' 'T_16' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_17 : Operation 303 [1/2] (1.66ns)   --->   "%mul_ln28_5 = mul i18 %sext_ln27_13, i18 %sext_ln27_13" [src/match_template.cpp:28]   --->   Operation 303 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_8)   --->   "%mul_ln28_80 = mul i18 %sext_ln27_9, i18 %sext_ln27_9" [src/match_template.cpp:28]   --->   Operation 304 'mul' 'mul_ln28_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 305 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_11)   --->   "%mul_ln28_92 = mul i18 %sext_ln27_14, i18 %sext_ln27_14" [src/match_template.cpp:28]   --->   Operation 305 'mul' 'mul_ln28_92' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 306 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_7 = add i18 %mul_ln28_14, i18 %mul_ln28_40" [src/match_template.cpp:28]   --->   Operation 306 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.10>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln27_24 = zext i8 %T_12" [src/match_template.cpp:27]   --->   Operation 307 'zext' 'zext_ln27_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln27_25 = zext i8 %I_12" [src/match_template.cpp:27]   --->   Operation 308 'zext' 'zext_ln27_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (1.87ns)   --->   "%diff_12 = sub i9 %zext_ln27_24, i9 %zext_ln27_25" [src/match_template.cpp:27]   --->   Operation 309 'sub' 'diff_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln27_32 = zext i8 %T_16" [src/match_template.cpp:27]   --->   Operation 310 'zext' 'zext_ln27_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln27_33 = zext i8 %I_16" [src/match_template.cpp:27]   --->   Operation 311 'zext' 'zext_ln27_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (1.87ns)   --->   "%diff_16 = sub i9 %zext_ln27_32, i9 %zext_ln27_33" [src/match_template.cpp:27]   --->   Operation 312 'sub' 'diff_16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_17 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 313 'read' 'I_17' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 314 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_17 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 314 'read' 'T_17' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 315 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_8)   --->   "%mul_ln28_80 = mul i18 %sext_ln27_9, i18 %sext_ln27_9" [src/match_template.cpp:28]   --->   Operation 315 'mul' 'mul_ln28_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 316 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_8)   --->   "%sext_ln28_24 = sext i18 %mul_ln28_80" [src/match_template.cpp:28]   --->   Operation 316 'sext' 'sext_ln28_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_11)   --->   "%mul_ln28_92 = mul i18 %sext_ln27_14, i18 %sext_ln27_14" [src/match_template.cpp:28]   --->   Operation 317 'mul' 'mul_ln28_92' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln28_35 = sext i18 %add_ln28_7" [src/match_template.cpp:28]   --->   Operation 318 'sext' 'sext_ln28_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_8 = add i19 %sext_ln28_35, i19 %sext_ln28_24" [src/match_template.cpp:28]   --->   Operation 319 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.10>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln27_12 = sext i9 %diff_12" [src/match_template.cpp:27]   --->   Operation 320 'sext' 'sext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln27_16 = sext i9 %diff_16" [src/match_template.cpp:27]   --->   Operation 321 'sext' 'sext_ln27_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln27_34 = zext i8 %T_17" [src/match_template.cpp:27]   --->   Operation 322 'zext' 'zext_ln27_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln27_35 = zext i8 %I_17" [src/match_template.cpp:27]   --->   Operation 323 'zext' 'zext_ln27_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (1.87ns)   --->   "%diff_17 = sub i9 %zext_ln27_34, i9 %zext_ln27_35" [src/match_template.cpp:27]   --->   Operation 324 'sub' 'diff_17' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 325 'read' 'I_18' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_19 : Operation 326 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 326 'read' 'T_18' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_19 : Operation 327 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_12)   --->   "%mul_ln28_26 = mul i18 %sext_ln27_12, i18 %sext_ln27_12" [src/match_template.cpp:28]   --->   Operation 327 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 328 [2/2] (1.66ns)   --->   "%mul_ln28_76 = mul i18 %sext_ln27_16, i18 %sext_ln27_16" [src/match_template.cpp:28]   --->   Operation 328 'mul' 'mul_ln28_76' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_11)   --->   "%mul_ln28_92 = mul i18 %sext_ln27_14, i18 %sext_ln27_14" [src/match_template.cpp:28]   --->   Operation 329 'mul' 'mul_ln28_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 330 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_8 = add i19 %sext_ln28_35, i19 %sext_ln28_24" [src/match_template.cpp:28]   --->   Operation 330 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 331 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_11 = add i18 %mul_ln28_5, i18 %mul_ln28_92" [src/match_template.cpp:28]   --->   Operation 331 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.21>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln27_17 = sext i9 %diff_17" [src/match_template.cpp:27]   --->   Operation 332 'sext' 'sext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_19 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 333 'read' 'I_19' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_20 : Operation 334 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_19 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 334 'read' 'T_19' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_20 : Operation 335 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_12)   --->   "%mul_ln28_26 = mul i18 %sext_ln27_12, i18 %sext_ln27_12" [src/match_template.cpp:28]   --->   Operation 335 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 336 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_13)   --->   "%mul_ln28_69 = mul i18 %sext_ln27_17, i18 %sext_ln27_17" [src/match_template.cpp:28]   --->   Operation 336 'mul' 'mul_ln28_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 337 [1/2] (1.66ns)   --->   "%mul_ln28_76 = mul i18 %sext_ln27_16, i18 %sext_ln27_16" [src/match_template.cpp:28]   --->   Operation 337 'mul' 'mul_ln28_76' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln28_34 = sext i19 %add_ln28_6" [src/match_template.cpp:28]   --->   Operation 338 'sext' 'sext_ln28_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln28_36 = sext i19 %add_ln28_8" [src/match_template.cpp:28]   --->   Operation 339 'sext' 'sext_ln28_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (2.21ns)   --->   "%add_ln28_9 = add i20 %sext_ln28_36, i20 %sext_ln28_34" [src/match_template.cpp:28]   --->   Operation 340 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_11 = add i18 %mul_ln28_5, i18 %mul_ln28_92" [src/match_template.cpp:28]   --->   Operation 341 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.24>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln27_30 = zext i8 %T_15" [src/match_template.cpp:27]   --->   Operation 342 'zext' 'zext_ln27_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln27_31 = zext i8 %I_15" [src/match_template.cpp:27]   --->   Operation 343 'zext' 'zext_ln27_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (1.87ns)   --->   "%diff_15 = sub i9 %zext_ln27_30, i9 %zext_ln27_31" [src/match_template.cpp:27]   --->   Operation 344 'sub' 'diff_15' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln27_38 = zext i8 %T_19" [src/match_template.cpp:27]   --->   Operation 345 'zext' 'zext_ln27_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln27_39 = zext i8 %I_19" [src/match_template.cpp:27]   --->   Operation 346 'zext' 'zext_ln27_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (1.87ns)   --->   "%diff_19 = sub i9 %zext_ln27_38, i9 %zext_ln27_39" [src/match_template.cpp:27]   --->   Operation 347 'sub' 'diff_19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 348 'read' 'I_20' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_21 : Operation 349 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 349 'read' 'T_20' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_21 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_12)   --->   "%mul_ln28_26 = mul i18 %sext_ln27_12, i18 %sext_ln27_12" [src/match_template.cpp:28]   --->   Operation 350 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 351 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_12)   --->   "%sext_ln28_8 = sext i18 %mul_ln28_26" [src/match_template.cpp:28]   --->   Operation 351 'sext' 'sext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 352 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_13)   --->   "%mul_ln28_69 = mul i18 %sext_ln27_17, i18 %sext_ln27_17" [src/match_template.cpp:28]   --->   Operation 352 'mul' 'mul_ln28_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln28_32 = sext i20 %add_ln28_4" [src/match_template.cpp:28]   --->   Operation 353 'sext' 'sext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln28_37 = sext i20 %add_ln28_9" [src/match_template.cpp:28]   --->   Operation 354 'sext' 'sext_ln28_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (2.24ns)   --->   "%add_ln28_10 = add i21 %sext_ln28_37, i21 %sext_ln28_32" [src/match_template.cpp:28]   --->   Operation 355 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln28_39 = sext i18 %add_ln28_11" [src/match_template.cpp:28]   --->   Operation 356 'sext' 'sext_ln28_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_12 = add i19 %sext_ln28_39, i19 %sext_ln28_8" [src/match_template.cpp:28]   --->   Operation 357 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln27_15 = sext i9 %diff_15" [src/match_template.cpp:27]   --->   Operation 358 'sext' 'sext_ln27_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln27_19 = sext i9 %diff_19" [src/match_template.cpp:27]   --->   Operation 359 'sext' 'sext_ln27_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln27_40 = zext i8 %T_20" [src/match_template.cpp:27]   --->   Operation 360 'zext' 'zext_ln27_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln27_41 = zext i8 %I_20" [src/match_template.cpp:27]   --->   Operation 361 'zext' 'zext_ln27_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 362 [1/1] (1.87ns)   --->   "%diff_20 = sub i9 %zext_ln27_40, i9 %zext_ln27_41" [src/match_template.cpp:27]   --->   Operation 362 'sub' 'diff_20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_21 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 363 'read' 'I_21' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_22 : Operation 364 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_21 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 364 'read' 'T_21' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_22 : Operation 365 [2/2] (1.66ns)   --->   "%mul_ln28_22 = mul i18 %sext_ln27_19, i18 %sext_ln27_19" [src/match_template.cpp:28]   --->   Operation 365 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_13)   --->   "%mul_ln28_69 = mul i18 %sext_ln27_17, i18 %sext_ln27_17" [src/match_template.cpp:28]   --->   Operation 366 'mul' 'mul_ln28_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 367 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_14)   --->   "%mul_ln28_72 = mul i18 %sext_ln27_15, i18 %sext_ln27_15" [src/match_template.cpp:28]   --->   Operation 367 'mul' 'mul_ln28_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 368 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_12 = add i19 %sext_ln28_39, i19 %sext_ln28_8" [src/match_template.cpp:28]   --->   Operation 368 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 369 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_13 = add i18 %mul_ln28_76, i18 %mul_ln28_69" [src/match_template.cpp:28]   --->   Operation 369 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 2.10>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln27_20 = sext i9 %diff_20" [src/match_template.cpp:27]   --->   Operation 370 'sext' 'sext_ln27_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln27_42 = zext i8 %T_21" [src/match_template.cpp:27]   --->   Operation 371 'zext' 'zext_ln27_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln27_43 = zext i8 %I_21" [src/match_template.cpp:27]   --->   Operation 372 'zext' 'zext_ln27_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (1.87ns)   --->   "%diff_21 = sub i9 %zext_ln27_42, i9 %zext_ln27_43" [src/match_template.cpp:27]   --->   Operation 373 'sub' 'diff_21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 374 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 374 'read' 'I_22' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_23 : Operation 375 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 375 'read' 'T_22' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_23 : Operation 376 [1/2] (1.66ns)   --->   "%mul_ln28_22 = mul i18 %sext_ln27_19, i18 %sext_ln27_19" [src/match_template.cpp:28]   --->   Operation 376 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_16)   --->   "%mul_ln28_67 = mul i18 %sext_ln27_20, i18 %sext_ln27_20" [src/match_template.cpp:28]   --->   Operation 377 'mul' 'mul_ln28_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 378 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_14)   --->   "%mul_ln28_72 = mul i18 %sext_ln27_15, i18 %sext_ln27_15" [src/match_template.cpp:28]   --->   Operation 378 'mul' 'mul_ln28_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 379 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_13 = add i18 %mul_ln28_76, i18 %mul_ln28_69" [src/match_template.cpp:28]   --->   Operation 379 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 2.10>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln27_21 = sext i9 %diff_21" [src/match_template.cpp:27]   --->   Operation 380 'sext' 'sext_ln27_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln27_44 = zext i8 %T_22" [src/match_template.cpp:27]   --->   Operation 381 'zext' 'zext_ln27_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln27_45 = zext i8 %I_22" [src/match_template.cpp:27]   --->   Operation 382 'zext' 'zext_ln27_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (1.87ns)   --->   "%diff_22 = sub i9 %zext_ln27_44, i9 %zext_ln27_45" [src/match_template.cpp:27]   --->   Operation 383 'sub' 'diff_22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_23 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 384 'read' 'I_23' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_24 : Operation 385 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_23 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 385 'read' 'T_23' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_24 : Operation 386 [2/2] (1.66ns)   --->   "%mul_ln28_7 = mul i18 %sext_ln27_21, i18 %sext_ln27_21" [src/match_template.cpp:28]   --->   Operation 386 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 387 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_16)   --->   "%mul_ln28_67 = mul i18 %sext_ln27_20, i18 %sext_ln27_20" [src/match_template.cpp:28]   --->   Operation 387 'mul' 'mul_ln28_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 388 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_14)   --->   "%mul_ln28_72 = mul i18 %sext_ln27_15, i18 %sext_ln27_15" [src/match_template.cpp:28]   --->   Operation 388 'mul' 'mul_ln28_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 389 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_14)   --->   "%sext_ln28_21 = sext i18 %mul_ln28_72" [src/match_template.cpp:28]   --->   Operation 389 'sext' 'sext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln28_41 = sext i18 %add_ln28_13" [src/match_template.cpp:28]   --->   Operation 390 'sext' 'sext_ln28_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_14 = add i19 %sext_ln28_41, i19 %sext_ln28_21" [src/match_template.cpp:28]   --->   Operation 391 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.10>
ST_25 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln27_36 = zext i8 %T_18" [src/match_template.cpp:27]   --->   Operation 392 'zext' 'zext_ln27_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln27_37 = zext i8 %I_18" [src/match_template.cpp:27]   --->   Operation 393 'zext' 'zext_ln27_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 394 [1/1] (1.87ns)   --->   "%diff_18 = sub i9 %zext_ln27_36, i9 %zext_ln27_37" [src/match_template.cpp:27]   --->   Operation 394 'sub' 'diff_18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln27_22 = sext i9 %diff_22" [src/match_template.cpp:27]   --->   Operation 395 'sext' 'sext_ln27_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln27_46 = zext i8 %T_23" [src/match_template.cpp:27]   --->   Operation 396 'zext' 'zext_ln27_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln27_47 = zext i8 %I_23" [src/match_template.cpp:27]   --->   Operation 397 'zext' 'zext_ln27_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (1.87ns)   --->   "%diff_23 = sub i9 %zext_ln27_46, i9 %zext_ln27_47" [src/match_template.cpp:27]   --->   Operation 398 'sub' 'diff_23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 399 'read' 'I_24' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_25 : Operation 400 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 400 'read' 'T_24' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_25 : Operation 401 [1/2] (1.66ns)   --->   "%mul_ln28_7 = mul i18 %sext_ln27_21, i18 %sext_ln27_21" [src/match_template.cpp:28]   --->   Operation 401 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 402 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_18)   --->   "%mul_ln28_64 = mul i18 %sext_ln27_22, i18 %sext_ln27_22" [src/match_template.cpp:28]   --->   Operation 402 'mul' 'mul_ln28_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_16)   --->   "%mul_ln28_67 = mul i18 %sext_ln27_20, i18 %sext_ln27_20" [src/match_template.cpp:28]   --->   Operation 403 'mul' 'mul_ln28_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 404 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_14 = add i19 %sext_ln28_41, i19 %sext_ln28_21" [src/match_template.cpp:28]   --->   Operation 404 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 405 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_16 = add i18 %mul_ln28_22, i18 %mul_ln28_67" [src/match_template.cpp:28]   --->   Operation 405 'add' 'add_ln28_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 2.21>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln27_18 = sext i9 %diff_18" [src/match_template.cpp:27]   --->   Operation 406 'sext' 'sext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln27_23 = sext i9 %diff_23" [src/match_template.cpp:27]   --->   Operation 407 'sext' 'sext_ln27_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln27_48 = zext i8 %T_24" [src/match_template.cpp:27]   --->   Operation 408 'zext' 'zext_ln27_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln27_49 = zext i8 %I_24" [src/match_template.cpp:27]   --->   Operation 409 'zext' 'zext_ln27_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (1.87ns)   --->   "%diff_24 = sub i9 %zext_ln27_48, i9 %zext_ln27_49" [src/match_template.cpp:27]   --->   Operation 410 'sub' 'diff_24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 411 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_25 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 411 'read' 'I_25' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_26 : Operation 412 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_25 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 412 'read' 'T_25' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_26 : Operation 413 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_17)   --->   "%mul_ln28_3 = mul i18 %sext_ln27_18, i18 %sext_ln27_18" [src/match_template.cpp:28]   --->   Operation 413 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 414 [2/2] (1.66ns)   --->   "%mul_ln28_15 = mul i18 %sext_ln27_23, i18 %sext_ln27_23" [src/match_template.cpp:28]   --->   Operation 414 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 415 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_18)   --->   "%mul_ln28_64 = mul i18 %sext_ln27_22, i18 %sext_ln27_22" [src/match_template.cpp:28]   --->   Operation 415 'mul' 'mul_ln28_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln28_40 = sext i19 %add_ln28_12" [src/match_template.cpp:28]   --->   Operation 416 'sext' 'sext_ln28_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln28_42 = sext i19 %add_ln28_14" [src/match_template.cpp:28]   --->   Operation 417 'sext' 'sext_ln28_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 418 [1/1] (2.21ns)   --->   "%add_ln28_15 = add i20 %sext_ln28_42, i20 %sext_ln28_40" [src/match_template.cpp:28]   --->   Operation 418 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 419 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_16 = add i18 %mul_ln28_22, i18 %mul_ln28_67" [src/match_template.cpp:28]   --->   Operation 419 'add' 'add_ln28_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.10>
ST_27 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln27_24 = sext i9 %diff_24" [src/match_template.cpp:27]   --->   Operation 420 'sext' 'sext_ln27_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 421 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 421 'read' 'I_26' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_27 : Operation 422 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 422 'read' 'T_26' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_27 : Operation 423 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_17)   --->   "%mul_ln28_3 = mul i18 %sext_ln27_18, i18 %sext_ln27_18" [src/match_template.cpp:28]   --->   Operation 423 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 424 [1/2] (1.66ns)   --->   "%mul_ln28_15 = mul i18 %sext_ln27_23, i18 %sext_ln27_23" [src/match_template.cpp:28]   --->   Operation 424 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_18)   --->   "%mul_ln28_64 = mul i18 %sext_ln27_22, i18 %sext_ln27_22" [src/match_template.cpp:28]   --->   Operation 425 'mul' 'mul_ln28_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 426 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_19)   --->   "%mul_ln28_88 = mul i18 %sext_ln27_24, i18 %sext_ln27_24" [src/match_template.cpp:28]   --->   Operation 426 'mul' 'mul_ln28_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 427 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_18 = add i18 %mul_ln28_7, i18 %mul_ln28_64" [src/match_template.cpp:28]   --->   Operation 427 'add' 'add_ln28_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.10>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln27_52 = zext i8 %T_26" [src/match_template.cpp:27]   --->   Operation 428 'zext' 'zext_ln27_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln27_53 = zext i8 %I_26" [src/match_template.cpp:27]   --->   Operation 429 'zext' 'zext_ln27_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (1.87ns)   --->   "%diff_26 = sub i9 %zext_ln27_52, i9 %zext_ln27_53" [src/match_template.cpp:27]   --->   Operation 430 'sub' 'diff_26' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_27 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 431 'read' 'I_27' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_28 : Operation 432 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_27 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 432 'read' 'T_27' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_28 : Operation 433 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_17)   --->   "%mul_ln28_3 = mul i18 %sext_ln27_18, i18 %sext_ln27_18" [src/match_template.cpp:28]   --->   Operation 433 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 434 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_17)   --->   "%sext_ln28_1 = sext i18 %mul_ln28_3" [src/match_template.cpp:28]   --->   Operation 434 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 435 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_19)   --->   "%mul_ln28_88 = mul i18 %sext_ln27_24, i18 %sext_ln27_24" [src/match_template.cpp:28]   --->   Operation 435 'mul' 'mul_ln28_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln28_44 = sext i18 %add_ln28_16" [src/match_template.cpp:28]   --->   Operation 436 'sext' 'sext_ln28_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 437 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_17 = add i19 %sext_ln28_44, i19 %sext_ln28_1" [src/match_template.cpp:28]   --->   Operation 437 'add' 'add_ln28_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 438 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_18 = add i18 %mul_ln28_7, i18 %mul_ln28_64" [src/match_template.cpp:28]   --->   Operation 438 'add' 'add_ln28_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.10>
ST_29 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln27_26 = sext i9 %diff_26" [src/match_template.cpp:27]   --->   Operation 439 'sext' 'sext_ln27_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln27_54 = zext i8 %T_27" [src/match_template.cpp:27]   --->   Operation 440 'zext' 'zext_ln27_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln27_55 = zext i8 %I_27" [src/match_template.cpp:27]   --->   Operation 441 'zext' 'zext_ln27_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 442 [1/1] (1.87ns)   --->   "%diff_27 = sub i9 %zext_ln27_54, i9 %zext_ln27_55" [src/match_template.cpp:27]   --->   Operation 442 'sub' 'diff_27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 443 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 443 'read' 'I_28' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_29 : Operation 444 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 444 'read' 'T_28' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_29 : Operation 445 [2/2] (1.66ns)   --->   "%mul_ln28_24 = mul i18 %sext_ln27_26, i18 %sext_ln27_26" [src/match_template.cpp:28]   --->   Operation 445 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_19)   --->   "%mul_ln28_88 = mul i18 %sext_ln27_24, i18 %sext_ln27_24" [src/match_template.cpp:28]   --->   Operation 446 'mul' 'mul_ln28_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 447 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_17 = add i19 %sext_ln28_44, i19 %sext_ln28_1" [src/match_template.cpp:28]   --->   Operation 447 'add' 'add_ln28_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 448 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_19 = add i18 %mul_ln28_15, i18 %mul_ln28_88" [src/match_template.cpp:28]   --->   Operation 448 'add' 'add_ln28_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 2.10>
ST_30 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln27_27 = sext i9 %diff_27" [src/match_template.cpp:27]   --->   Operation 449 'sext' 'sext_ln27_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 450 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_29 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 450 'read' 'I_29' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_30 : Operation 451 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_29 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 451 'read' 'T_29' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_30 : Operation 452 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_24)   --->   "%mul_ln28_8 = mul i18 %sext_ln27_27, i18 %sext_ln27_27" [src/match_template.cpp:28]   --->   Operation 452 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 453 [1/2] (1.66ns)   --->   "%mul_ln28_24 = mul i18 %sext_ln27_26, i18 %sext_ln27_26" [src/match_template.cpp:28]   --->   Operation 453 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 454 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_19 = add i18 %mul_ln28_15, i18 %mul_ln28_88" [src/match_template.cpp:28]   --->   Operation 454 'add' 'add_ln28_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln27_50 = zext i8 %T_25" [src/match_template.cpp:27]   --->   Operation 455 'zext' 'zext_ln27_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln27_51 = zext i8 %I_25" [src/match_template.cpp:27]   --->   Operation 456 'zext' 'zext_ln27_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (1.87ns)   --->   "%diff_25 = sub i9 %zext_ln27_50, i9 %zext_ln27_51" [src/match_template.cpp:27]   --->   Operation 457 'sub' 'diff_25' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln27_58 = zext i8 %T_29" [src/match_template.cpp:27]   --->   Operation 458 'zext' 'zext_ln27_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln27_59 = zext i8 %I_29" [src/match_template.cpp:27]   --->   Operation 459 'zext' 'zext_ln27_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (1.87ns)   --->   "%diff_29 = sub i9 %zext_ln27_58, i9 %zext_ln27_59" [src/match_template.cpp:27]   --->   Operation 460 'sub' 'diff_29' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 461 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 461 'read' 'I_30' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_31 : Operation 462 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 462 'read' 'T_30' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_31 : Operation 463 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_24)   --->   "%mul_ln28_8 = mul i18 %sext_ln27_27, i18 %sext_ln27_27" [src/match_template.cpp:28]   --->   Operation 463 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln28_46 = sext i18 %add_ln28_18" [src/match_template.cpp:28]   --->   Operation 464 'sext' 'sext_ln28_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln28_47 = sext i18 %add_ln28_19" [src/match_template.cpp:28]   --->   Operation 465 'sext' 'sext_ln28_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 466 [1/1] (2.18ns)   --->   "%add_ln28_20 = add i19 %sext_ln28_47, i19 %sext_ln28_46" [src/match_template.cpp:28]   --->   Operation 466 'add' 'add_ln28_20' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.21>
ST_32 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln27_25 = sext i9 %diff_25" [src/match_template.cpp:27]   --->   Operation 467 'sext' 'sext_ln27_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln27_29 = sext i9 %diff_29" [src/match_template.cpp:27]   --->   Operation 468 'sext' 'sext_ln27_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln27_60 = zext i8 %T_30" [src/match_template.cpp:27]   --->   Operation 469 'zext' 'zext_ln27_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln27_61 = zext i8 %I_30" [src/match_template.cpp:27]   --->   Operation 470 'zext' 'zext_ln27_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 471 [1/1] (1.87ns)   --->   "%diff_30 = sub i9 %zext_ln27_60, i9 %zext_ln27_61" [src/match_template.cpp:27]   --->   Operation 471 'sub' 'diff_30' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 472 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_31 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 472 'read' 'I_31' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_32 : Operation 473 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_31 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 473 'read' 'T_31' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_32 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_24)   --->   "%mul_ln28_8 = mul i18 %sext_ln27_27, i18 %sext_ln27_27" [src/match_template.cpp:28]   --->   Operation 474 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 475 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_25)   --->   "%mul_ln28_53 = mul i18 %sext_ln27_25, i18 %sext_ln27_25" [src/match_template.cpp:28]   --->   Operation 475 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 476 [2/2] (1.66ns)   --->   "%mul_ln28_82 = mul i18 %sext_ln27_29, i18 %sext_ln27_29" [src/match_template.cpp:28]   --->   Operation 476 'mul' 'mul_ln28_82' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln28_45 = sext i19 %add_ln28_17" [src/match_template.cpp:28]   --->   Operation 477 'sext' 'sext_ln28_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln28_48 = sext i19 %add_ln28_20" [src/match_template.cpp:28]   --->   Operation 478 'sext' 'sext_ln28_48' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 479 [1/1] (2.21ns)   --->   "%add_ln28_21 = add i20 %sext_ln28_48, i20 %sext_ln28_45" [src/match_template.cpp:28]   --->   Operation 479 'add' 'add_ln28_21' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 480 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_24 = add i18 %mul_ln28_24, i18 %mul_ln28_8" [src/match_template.cpp:28]   --->   Operation 480 'add' 'add_ln28_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.24>
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln27_30 = sext i9 %diff_30" [src/match_template.cpp:27]   --->   Operation 481 'sext' 'sext_ln27_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 482 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 482 'read' 'I_32' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_33 : Operation 483 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 483 'read' 'T_32' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_33 : Operation 484 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_26)   --->   "%mul_ln28_51 = mul i18 %sext_ln27_30, i18 %sext_ln27_30" [src/match_template.cpp:28]   --->   Operation 484 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 485 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_25)   --->   "%mul_ln28_53 = mul i18 %sext_ln27_25, i18 %sext_ln27_25" [src/match_template.cpp:28]   --->   Operation 485 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 486 [1/2] (1.66ns)   --->   "%mul_ln28_82 = mul i18 %sext_ln27_29, i18 %sext_ln27_29" [src/match_template.cpp:28]   --->   Operation 486 'mul' 'mul_ln28_82' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln28_43 = sext i20 %add_ln28_15" [src/match_template.cpp:28]   --->   Operation 487 'sext' 'sext_ln28_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln28_49 = sext i20 %add_ln28_21" [src/match_template.cpp:28]   --->   Operation 488 'sext' 'sext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 489 [1/1] (2.24ns)   --->   "%add_ln28_22 = add i21 %sext_ln28_49, i21 %sext_ln28_43" [src/match_template.cpp:28]   --->   Operation 489 'add' 'add_ln28_22' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 490 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_24 = add i18 %mul_ln28_24, i18 %mul_ln28_8" [src/match_template.cpp:28]   --->   Operation 490 'add' 'add_ln28_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.27>
ST_34 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln27_56 = zext i8 %T_28" [src/match_template.cpp:27]   --->   Operation 491 'zext' 'zext_ln27_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln27_57 = zext i8 %I_28" [src/match_template.cpp:27]   --->   Operation 492 'zext' 'zext_ln27_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 493 [1/1] (1.87ns)   --->   "%diff_28 = sub i9 %zext_ln27_56, i9 %zext_ln27_57" [src/match_template.cpp:27]   --->   Operation 493 'sub' 'diff_28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln27_64 = zext i8 %T_32" [src/match_template.cpp:27]   --->   Operation 494 'zext' 'zext_ln27_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln27_65 = zext i8 %I_32" [src/match_template.cpp:27]   --->   Operation 495 'zext' 'zext_ln27_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 496 [1/1] (1.87ns)   --->   "%diff_32 = sub i9 %zext_ln27_64, i9 %zext_ln27_65" [src/match_template.cpp:27]   --->   Operation 496 'sub' 'diff_32' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 497 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_33 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 497 'read' 'I_33' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_34 : Operation 498 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_33 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 498 'read' 'T_33' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_34 : Operation 499 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_26)   --->   "%mul_ln28_51 = mul i18 %sext_ln27_30, i18 %sext_ln27_30" [src/match_template.cpp:28]   --->   Operation 499 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 500 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_25)   --->   "%mul_ln28_53 = mul i18 %sext_ln27_25, i18 %sext_ln27_25" [src/match_template.cpp:28]   --->   Operation 500 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 501 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_25)   --->   "%sext_ln28_17 = sext i18 %mul_ln28_53" [src/match_template.cpp:28]   --->   Operation 501 'sext' 'sext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln28_38 = sext i21 %add_ln28_10" [src/match_template.cpp:28]   --->   Operation 502 'sext' 'sext_ln28_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln28_50 = sext i21 %add_ln28_22" [src/match_template.cpp:28]   --->   Operation 503 'sext' 'sext_ln28_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 504 [1/1] (2.27ns)   --->   "%add_ln28_23 = add i22 %sext_ln28_50, i22 %sext_ln28_38" [src/match_template.cpp:28]   --->   Operation 504 'add' 'add_ln28_23' <Predicate = true> <Delay = 2.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln28_52 = sext i18 %add_ln28_24" [src/match_template.cpp:28]   --->   Operation 505 'sext' 'sext_ln28_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 506 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_25 = add i19 %sext_ln28_52, i19 %sext_ln28_17" [src/match_template.cpp:28]   --->   Operation 506 'add' 'add_ln28_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.10>
ST_35 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln27_28 = sext i9 %diff_28" [src/match_template.cpp:27]   --->   Operation 507 'sext' 'sext_ln27_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln27_32 = sext i9 %diff_32" [src/match_template.cpp:27]   --->   Operation 508 'sext' 'sext_ln27_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln27_66 = zext i8 %T_33" [src/match_template.cpp:27]   --->   Operation 509 'zext' 'zext_ln27_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln27_67 = zext i8 %I_33" [src/match_template.cpp:27]   --->   Operation 510 'zext' 'zext_ln27_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 511 [1/1] (1.87ns)   --->   "%diff_33 = sub i9 %zext_ln27_66, i9 %zext_ln27_67" [src/match_template.cpp:27]   --->   Operation 511 'sub' 'diff_33' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 512 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 512 'read' 'I_34' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_35 : Operation 513 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 513 'read' 'T_34' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_35 : Operation 514 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_27)   --->   "%mul_ln28_1 = mul i18 %sext_ln27_28, i18 %sext_ln27_28" [src/match_template.cpp:28]   --->   Operation 514 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_26)   --->   "%mul_ln28_51 = mul i18 %sext_ln27_30, i18 %sext_ln27_30" [src/match_template.cpp:28]   --->   Operation 515 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 516 [2/2] (1.66ns)   --->   "%mul_ln28_77 = mul i18 %sext_ln27_32, i18 %sext_ln27_32" [src/match_template.cpp:28]   --->   Operation 516 'mul' 'mul_ln28_77' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 517 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_25 = add i19 %sext_ln28_52, i19 %sext_ln28_17" [src/match_template.cpp:28]   --->   Operation 517 'add' 'add_ln28_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 518 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_26 = add i18 %mul_ln28_82, i18 %mul_ln28_51" [src/match_template.cpp:28]   --->   Operation 518 'add' 'add_ln28_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 2.10>
ST_36 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln27_33 = sext i9 %diff_33" [src/match_template.cpp:27]   --->   Operation 519 'sext' 'sext_ln27_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 520 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_35 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 520 'read' 'I_35' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_36 : Operation 521 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_35 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 521 'read' 'T_35' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_36 : Operation 522 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_27)   --->   "%mul_ln28_1 = mul i18 %sext_ln27_28, i18 %sext_ln27_28" [src/match_template.cpp:28]   --->   Operation 522 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 523 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_29)   --->   "%mul_ln28_46 = mul i18 %sext_ln27_33, i18 %sext_ln27_33" [src/match_template.cpp:28]   --->   Operation 523 'mul' 'mul_ln28_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 524 [1/2] (1.66ns)   --->   "%mul_ln28_77 = mul i18 %sext_ln27_32, i18 %sext_ln27_32" [src/match_template.cpp:28]   --->   Operation 524 'mul' 'mul_ln28_77' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 525 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_26 = add i18 %mul_ln28_82, i18 %mul_ln28_51" [src/match_template.cpp:28]   --->   Operation 525 'add' 'add_ln28_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 2.10>
ST_37 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln27_62 = zext i8 %T_31" [src/match_template.cpp:27]   --->   Operation 526 'zext' 'zext_ln27_62' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln27_63 = zext i8 %I_31" [src/match_template.cpp:27]   --->   Operation 527 'zext' 'zext_ln27_63' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 528 [1/1] (1.87ns)   --->   "%diff_31 = sub i9 %zext_ln27_62, i9 %zext_ln27_63" [src/match_template.cpp:27]   --->   Operation 528 'sub' 'diff_31' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln27_70 = zext i8 %T_35" [src/match_template.cpp:27]   --->   Operation 529 'zext' 'zext_ln27_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln27_71 = zext i8 %I_35" [src/match_template.cpp:27]   --->   Operation 530 'zext' 'zext_ln27_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 531 [1/1] (1.87ns)   --->   "%diff_35 = sub i9 %zext_ln27_70, i9 %zext_ln27_71" [src/match_template.cpp:27]   --->   Operation 531 'sub' 'diff_35' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 532 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 532 'read' 'I_36' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_37 : Operation 533 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 533 'read' 'T_36' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_37 : Operation 534 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_27)   --->   "%mul_ln28_1 = mul i18 %sext_ln27_28, i18 %sext_ln27_28" [src/match_template.cpp:28]   --->   Operation 534 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 535 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_27)   --->   "%sext_ln28 = sext i18 %mul_ln28_1" [src/match_template.cpp:28]   --->   Operation 535 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 536 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_29)   --->   "%mul_ln28_46 = mul i18 %sext_ln27_33, i18 %sext_ln27_33" [src/match_template.cpp:28]   --->   Operation 536 'mul' 'mul_ln28_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln28_54 = sext i18 %add_ln28_26" [src/match_template.cpp:28]   --->   Operation 537 'sext' 'sext_ln28_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 538 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_27 = add i19 %sext_ln28_54, i19 %sext_ln28" [src/match_template.cpp:28]   --->   Operation 538 'add' 'add_ln28_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 2.10>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln27_31 = sext i9 %diff_31" [src/match_template.cpp:27]   --->   Operation 539 'sext' 'sext_ln27_31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln27_35 = sext i9 %diff_35" [src/match_template.cpp:27]   --->   Operation 540 'sext' 'sext_ln27_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln27_72 = zext i8 %T_36" [src/match_template.cpp:27]   --->   Operation 541 'zext' 'zext_ln27_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln27_73 = zext i8 %I_36" [src/match_template.cpp:27]   --->   Operation 542 'zext' 'zext_ln27_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 543 [1/1] (1.87ns)   --->   "%diff_36 = sub i9 %zext_ln27_72, i9 %zext_ln27_73" [src/match_template.cpp:27]   --->   Operation 543 'sub' 'diff_36' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 544 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_37 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 544 'read' 'I_37' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_38 : Operation 545 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_37 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 545 'read' 'T_37' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_38 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_29)   --->   "%mul_ln28_46 = mul i18 %sext_ln27_33, i18 %sext_ln27_33" [src/match_template.cpp:28]   --->   Operation 546 'mul' 'mul_ln28_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 547 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_30)   --->   "%mul_ln28_79 = mul i18 %sext_ln27_31, i18 %sext_ln27_31" [src/match_template.cpp:28]   --->   Operation 547 'mul' 'mul_ln28_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 548 [2/2] (1.66ns)   --->   "%mul_ln28_97 = mul i18 %sext_ln27_35, i18 %sext_ln27_35" [src/match_template.cpp:28]   --->   Operation 548 'mul' 'mul_ln28_97' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 549 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_27 = add i19 %sext_ln28_54, i19 %sext_ln28" [src/match_template.cpp:28]   --->   Operation 549 'add' 'add_ln28_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 550 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_29 = add i18 %mul_ln28_77, i18 %mul_ln28_46" [src/match_template.cpp:28]   --->   Operation 550 'add' 'add_ln28_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 2.21>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln27_36 = sext i9 %diff_36" [src/match_template.cpp:27]   --->   Operation 551 'sext' 'sext_ln27_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 552 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 552 'read' 'I_38' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_39 : Operation 553 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 553 'read' 'T_38' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_39 : Operation 554 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_31)   --->   "%mul_ln28_12 = mul i18 %sext_ln27_36, i18 %sext_ln27_36" [src/match_template.cpp:28]   --->   Operation 554 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 555 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_30)   --->   "%mul_ln28_79 = mul i18 %sext_ln27_31, i18 %sext_ln27_31" [src/match_template.cpp:28]   --->   Operation 555 'mul' 'mul_ln28_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 556 [1/2] (1.66ns)   --->   "%mul_ln28_97 = mul i18 %sext_ln27_35, i18 %sext_ln27_35" [src/match_template.cpp:28]   --->   Operation 556 'mul' 'mul_ln28_97' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln28_53 = sext i19 %add_ln28_25" [src/match_template.cpp:28]   --->   Operation 557 'sext' 'sext_ln28_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln28_55 = sext i19 %add_ln28_27" [src/match_template.cpp:28]   --->   Operation 558 'sext' 'sext_ln28_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 559 [1/1] (2.21ns)   --->   "%add_ln28_28 = add i20 %sext_ln28_55, i20 %sext_ln28_53" [src/match_template.cpp:28]   --->   Operation 559 'add' 'add_ln28_28' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 560 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_29 = add i18 %mul_ln28_77, i18 %mul_ln28_46" [src/match_template.cpp:28]   --->   Operation 560 'add' 'add_ln28_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 2.10>
ST_40 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln27_68 = zext i8 %T_34" [src/match_template.cpp:27]   --->   Operation 561 'zext' 'zext_ln27_68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln27_69 = zext i8 %I_34" [src/match_template.cpp:27]   --->   Operation 562 'zext' 'zext_ln27_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 563 [1/1] (1.87ns)   --->   "%diff_34 = sub i9 %zext_ln27_68, i9 %zext_ln27_69" [src/match_template.cpp:27]   --->   Operation 563 'sub' 'diff_34' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln27_76 = zext i8 %T_38" [src/match_template.cpp:27]   --->   Operation 564 'zext' 'zext_ln27_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln27_77 = zext i8 %I_38" [src/match_template.cpp:27]   --->   Operation 565 'zext' 'zext_ln27_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 566 [1/1] (1.87ns)   --->   "%diff_38 = sub i9 %zext_ln27_76, i9 %zext_ln27_77" [src/match_template.cpp:27]   --->   Operation 566 'sub' 'diff_38' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 567 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_39 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 567 'read' 'I_39' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_40 : Operation 568 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_39 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 568 'read' 'T_39' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_40 : Operation 569 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_31)   --->   "%mul_ln28_12 = mul i18 %sext_ln27_36, i18 %sext_ln27_36" [src/match_template.cpp:28]   --->   Operation 569 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 570 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_30)   --->   "%mul_ln28_79 = mul i18 %sext_ln27_31, i18 %sext_ln27_31" [src/match_template.cpp:28]   --->   Operation 570 'mul' 'mul_ln28_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 571 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_30)   --->   "%sext_ln28_23 = sext i18 %mul_ln28_79" [src/match_template.cpp:28]   --->   Operation 571 'sext' 'sext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln28_57 = sext i18 %add_ln28_29" [src/match_template.cpp:28]   --->   Operation 572 'sext' 'sext_ln28_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 573 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_30 = add i19 %sext_ln28_57, i19 %sext_ln28_23" [src/match_template.cpp:28]   --->   Operation 573 'add' 'add_ln28_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 2.10>
ST_41 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln27_34 = sext i9 %diff_34" [src/match_template.cpp:27]   --->   Operation 574 'sext' 'sext_ln27_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln27_38 = sext i9 %diff_38" [src/match_template.cpp:27]   --->   Operation 575 'sext' 'sext_ln27_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln27_78 = zext i8 %T_39" [src/match_template.cpp:27]   --->   Operation 576 'zext' 'zext_ln27_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln27_79 = zext i8 %I_39" [src/match_template.cpp:27]   --->   Operation 577 'zext' 'zext_ln27_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 578 [1/1] (1.87ns)   --->   "%diff_39 = sub i9 %zext_ln27_78, i9 %zext_ln27_79" [src/match_template.cpp:27]   --->   Operation 578 'sub' 'diff_39' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 579 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 579 'read' 'I_40' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_41 : Operation 580 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 580 'read' 'T_40' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_41 : Operation 581 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_31)   --->   "%mul_ln28_12 = mul i18 %sext_ln27_36, i18 %sext_ln27_36" [src/match_template.cpp:28]   --->   Operation 581 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 582 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_32)   --->   "%mul_ln28_71 = mul i18 %sext_ln27_34, i18 %sext_ln27_34" [src/match_template.cpp:28]   --->   Operation 582 'mul' 'mul_ln28_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 583 [2/2] (1.66ns)   --->   "%mul_ln28_73 = mul i18 %sext_ln27_38, i18 %sext_ln27_38" [src/match_template.cpp:28]   --->   Operation 583 'mul' 'mul_ln28_73' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 584 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_30 = add i19 %sext_ln28_57, i19 %sext_ln28_23" [src/match_template.cpp:28]   --->   Operation 584 'add' 'add_ln28_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 585 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_31 = add i18 %mul_ln28_97, i18 %mul_ln28_12" [src/match_template.cpp:28]   --->   Operation 585 'add' 'add_ln28_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 2.10>
ST_42 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln27_39 = sext i9 %diff_39" [src/match_template.cpp:27]   --->   Operation 586 'sext' 'sext_ln27_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 587 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_41 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 587 'read' 'I_41' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_42 : Operation 588 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_41 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 588 'read' 'T_41' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_42 : Operation 589 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_35)   --->   "%mul_ln28_6 = mul i18 %sext_ln27_39, i18 %sext_ln27_39" [src/match_template.cpp:28]   --->   Operation 589 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 590 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_32)   --->   "%mul_ln28_71 = mul i18 %sext_ln27_34, i18 %sext_ln27_34" [src/match_template.cpp:28]   --->   Operation 590 'mul' 'mul_ln28_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 591 [1/2] (1.66ns)   --->   "%mul_ln28_73 = mul i18 %sext_ln27_38, i18 %sext_ln27_38" [src/match_template.cpp:28]   --->   Operation 591 'mul' 'mul_ln28_73' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 592 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_31 = add i18 %mul_ln28_97, i18 %mul_ln28_12" [src/match_template.cpp:28]   --->   Operation 592 'add' 'add_ln28_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 2.10>
ST_43 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln27_74 = zext i8 %T_37" [src/match_template.cpp:27]   --->   Operation 593 'zext' 'zext_ln27_74' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln27_75 = zext i8 %I_37" [src/match_template.cpp:27]   --->   Operation 594 'zext' 'zext_ln27_75' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 595 [1/1] (1.87ns)   --->   "%diff_37 = sub i9 %zext_ln27_74, i9 %zext_ln27_75" [src/match_template.cpp:27]   --->   Operation 595 'sub' 'diff_37' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln27_82 = zext i8 %T_41" [src/match_template.cpp:27]   --->   Operation 596 'zext' 'zext_ln27_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln27_83 = zext i8 %I_41" [src/match_template.cpp:27]   --->   Operation 597 'zext' 'zext_ln27_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 598 [1/1] (1.87ns)   --->   "%diff_41 = sub i9 %zext_ln27_82, i9 %zext_ln27_83" [src/match_template.cpp:27]   --->   Operation 598 'sub' 'diff_41' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 599 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 599 'read' 'I_42' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_43 : Operation 600 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 600 'read' 'T_42' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_43 : Operation 601 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_35)   --->   "%mul_ln28_6 = mul i18 %sext_ln27_39, i18 %sext_ln27_39" [src/match_template.cpp:28]   --->   Operation 601 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_32)   --->   "%mul_ln28_71 = mul i18 %sext_ln27_34, i18 %sext_ln27_34" [src/match_template.cpp:28]   --->   Operation 602 'mul' 'mul_ln28_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 603 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_32)   --->   "%sext_ln28_20 = sext i18 %mul_ln28_71" [src/match_template.cpp:28]   --->   Operation 603 'sext' 'sext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln28_59 = sext i18 %add_ln28_31" [src/match_template.cpp:28]   --->   Operation 604 'sext' 'sext_ln28_59' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 605 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_32 = add i19 %sext_ln28_59, i19 %sext_ln28_20" [src/match_template.cpp:28]   --->   Operation 605 'add' 'add_ln28_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 2.10>
ST_44 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln27_37 = sext i9 %diff_37" [src/match_template.cpp:27]   --->   Operation 606 'sext' 'sext_ln27_37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln27_41 = sext i9 %diff_41" [src/match_template.cpp:27]   --->   Operation 607 'sext' 'sext_ln27_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln27_84 = zext i8 %T_42" [src/match_template.cpp:27]   --->   Operation 608 'zext' 'zext_ln27_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln27_85 = zext i8 %I_42" [src/match_template.cpp:27]   --->   Operation 609 'zext' 'zext_ln27_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 610 [1/1] (1.87ns)   --->   "%diff_42 = sub i9 %zext_ln27_84, i9 %zext_ln27_85" [src/match_template.cpp:27]   --->   Operation 610 'sub' 'diff_42' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 611 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_43 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 611 'read' 'I_43' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_44 : Operation 612 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_43 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 612 'read' 'T_43' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_44 : Operation 613 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_35)   --->   "%mul_ln28_6 = mul i18 %sext_ln27_39, i18 %sext_ln27_39" [src/match_template.cpp:28]   --->   Operation 613 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 614 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_36)   --->   "%mul_ln28_36 = mul i18 %sext_ln27_37, i18 %sext_ln27_37" [src/match_template.cpp:28]   --->   Operation 614 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 615 [2/2] (1.66ns)   --->   "%mul_ln28_89 = mul i18 %sext_ln27_41, i18 %sext_ln27_41" [src/match_template.cpp:28]   --->   Operation 615 'mul' 'mul_ln28_89' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 616 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_32 = add i19 %sext_ln28_59, i19 %sext_ln28_20" [src/match_template.cpp:28]   --->   Operation 616 'add' 'add_ln28_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 617 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_35 = add i18 %mul_ln28_73, i18 %mul_ln28_6" [src/match_template.cpp:28]   --->   Operation 617 'add' 'add_ln28_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 2.21>
ST_45 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln27_42 = sext i9 %diff_42" [src/match_template.cpp:27]   --->   Operation 618 'sext' 'sext_ln27_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 619 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 619 'read' 'I_44' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_45 : Operation 620 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 620 'read' 'T_44' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_45 : Operation 621 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_37)   --->   "%mul_ln28_29 = mul i18 %sext_ln27_42, i18 %sext_ln27_42" [src/match_template.cpp:28]   --->   Operation 621 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 622 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_36)   --->   "%mul_ln28_36 = mul i18 %sext_ln27_37, i18 %sext_ln27_37" [src/match_template.cpp:28]   --->   Operation 622 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 623 [1/2] (1.66ns)   --->   "%mul_ln28_89 = mul i18 %sext_ln27_41, i18 %sext_ln27_41" [src/match_template.cpp:28]   --->   Operation 623 'mul' 'mul_ln28_89' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln28_58 = sext i19 %add_ln28_30" [src/match_template.cpp:28]   --->   Operation 624 'sext' 'sext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln28_60 = sext i19 %add_ln28_32" [src/match_template.cpp:28]   --->   Operation 625 'sext' 'sext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 626 [1/1] (2.21ns)   --->   "%add_ln28_33 = add i20 %sext_ln28_60, i20 %sext_ln28_58" [src/match_template.cpp:28]   --->   Operation 626 'add' 'add_ln28_33' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 627 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_35 = add i18 %mul_ln28_73, i18 %mul_ln28_6" [src/match_template.cpp:28]   --->   Operation 627 'add' 'add_ln28_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 2.24>
ST_46 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln27_80 = zext i8 %T_40" [src/match_template.cpp:27]   --->   Operation 628 'zext' 'zext_ln27_80' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln27_81 = zext i8 %I_40" [src/match_template.cpp:27]   --->   Operation 629 'zext' 'zext_ln27_81' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 630 [1/1] (1.87ns)   --->   "%diff_40 = sub i9 %zext_ln27_80, i9 %zext_ln27_81" [src/match_template.cpp:27]   --->   Operation 630 'sub' 'diff_40' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln27_88 = zext i8 %T_44" [src/match_template.cpp:27]   --->   Operation 631 'zext' 'zext_ln27_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln27_89 = zext i8 %I_44" [src/match_template.cpp:27]   --->   Operation 632 'zext' 'zext_ln27_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 633 [1/1] (1.87ns)   --->   "%diff_44 = sub i9 %zext_ln27_88, i9 %zext_ln27_89" [src/match_template.cpp:27]   --->   Operation 633 'sub' 'diff_44' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 634 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_45 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 634 'read' 'I_45' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_46 : Operation 635 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_45 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 635 'read' 'T_45' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_46 : Operation 636 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_37)   --->   "%mul_ln28_29 = mul i18 %sext_ln27_42, i18 %sext_ln27_42" [src/match_template.cpp:28]   --->   Operation 636 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 637 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_36)   --->   "%mul_ln28_36 = mul i18 %sext_ln27_37, i18 %sext_ln27_37" [src/match_template.cpp:28]   --->   Operation 637 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 638 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_36)   --->   "%sext_ln28_10 = sext i18 %mul_ln28_36" [src/match_template.cpp:28]   --->   Operation 638 'sext' 'sext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln28_56 = sext i20 %add_ln28_28" [src/match_template.cpp:28]   --->   Operation 639 'sext' 'sext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln28_61 = sext i20 %add_ln28_33" [src/match_template.cpp:28]   --->   Operation 640 'sext' 'sext_ln28_61' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 641 [1/1] (2.24ns)   --->   "%add_ln28_34 = add i21 %sext_ln28_61, i21 %sext_ln28_56" [src/match_template.cpp:28]   --->   Operation 641 'add' 'add_ln28_34' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln28_63 = sext i18 %add_ln28_35" [src/match_template.cpp:28]   --->   Operation 642 'sext' 'sext_ln28_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_36 = add i19 %sext_ln28_63, i19 %sext_ln28_10" [src/match_template.cpp:28]   --->   Operation 643 'add' 'add_ln28_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 2.10>
ST_47 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln27_40 = sext i9 %diff_40" [src/match_template.cpp:27]   --->   Operation 644 'sext' 'sext_ln27_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln27_44 = sext i9 %diff_44" [src/match_template.cpp:27]   --->   Operation 645 'sext' 'sext_ln27_44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln27_90 = zext i8 %T_45" [src/match_template.cpp:27]   --->   Operation 646 'zext' 'zext_ln27_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln27_91 = zext i8 %I_45" [src/match_template.cpp:27]   --->   Operation 647 'zext' 'zext_ln27_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 648 [1/1] (1.87ns)   --->   "%diff_45 = sub i9 %zext_ln27_90, i9 %zext_ln27_91" [src/match_template.cpp:27]   --->   Operation 648 'sub' 'diff_45' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 649 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 649 'read' 'I_46' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_47 : Operation 650 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 650 'read' 'T_46' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_47 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_37)   --->   "%mul_ln28_29 = mul i18 %sext_ln27_42, i18 %sext_ln27_42" [src/match_template.cpp:28]   --->   Operation 651 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 652 [2/2] (1.66ns)   --->   "%mul_ln28_31 = mul i18 %sext_ln27_44, i18 %sext_ln27_44" [src/match_template.cpp:28]   --->   Operation 652 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 653 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_38)   --->   "%mul_ln28_39 = mul i18 %sext_ln27_40, i18 %sext_ln27_40" [src/match_template.cpp:28]   --->   Operation 653 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 654 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_36 = add i19 %sext_ln28_63, i19 %sext_ln28_10" [src/match_template.cpp:28]   --->   Operation 654 'add' 'add_ln28_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 655 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_37 = add i18 %mul_ln28_89, i18 %mul_ln28_29" [src/match_template.cpp:28]   --->   Operation 655 'add' 'add_ln28_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 2.10>
ST_48 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln27_45 = sext i9 %diff_45" [src/match_template.cpp:27]   --->   Operation 656 'sext' 'sext_ln27_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln27_92 = zext i8 %T_46" [src/match_template.cpp:27]   --->   Operation 657 'zext' 'zext_ln27_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln27_93 = zext i8 %I_46" [src/match_template.cpp:27]   --->   Operation 658 'zext' 'zext_ln27_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 659 [1/1] (1.87ns)   --->   "%diff_46 = sub i9 %zext_ln27_92, i9 %zext_ln27_93" [src/match_template.cpp:27]   --->   Operation 659 'sub' 'diff_46' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 660 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_47 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 660 'read' 'I_47' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_48 : Operation 661 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_47 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 661 'read' 'T_47' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_48 : Operation 662 [1/2] (1.66ns)   --->   "%mul_ln28_31 = mul i18 %sext_ln27_44, i18 %sext_ln27_44" [src/match_template.cpp:28]   --->   Operation 662 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 663 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_38)   --->   "%mul_ln28_39 = mul i18 %sext_ln27_40, i18 %sext_ln27_40" [src/match_template.cpp:28]   --->   Operation 663 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 664 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_40)   --->   "%mul_ln28_94 = mul i18 %sext_ln27_45, i18 %sext_ln27_45" [src/match_template.cpp:28]   --->   Operation 664 'mul' 'mul_ln28_94' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 665 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_37 = add i18 %mul_ln28_89, i18 %mul_ln28_29" [src/match_template.cpp:28]   --->   Operation 665 'add' 'add_ln28_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 2.10>
ST_49 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln27_46 = sext i9 %diff_46" [src/match_template.cpp:27]   --->   Operation 666 'sext' 'sext_ln27_46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln27_94 = zext i8 %T_47" [src/match_template.cpp:27]   --->   Operation 667 'zext' 'zext_ln27_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln27_95 = zext i8 %I_47" [src/match_template.cpp:27]   --->   Operation 668 'zext' 'zext_ln27_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 669 [1/1] (1.87ns)   --->   "%diff_47 = sub i9 %zext_ln27_94, i9 %zext_ln27_95" [src/match_template.cpp:27]   --->   Operation 669 'sub' 'diff_47' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 670 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 670 'read' 'I_48' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_49 : Operation 671 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 671 'read' 'T_48' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_49 : Operation 672 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_38)   --->   "%mul_ln28_39 = mul i18 %sext_ln27_40, i18 %sext_ln27_40" [src/match_template.cpp:28]   --->   Operation 672 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 673 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_38)   --->   "%sext_ln28_12 = sext i18 %mul_ln28_39" [src/match_template.cpp:28]   --->   Operation 673 'sext' 'sext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 674 [2/2] (1.66ns)   --->   "%mul_ln28_62 = mul i18 %sext_ln27_46, i18 %sext_ln27_46" [src/match_template.cpp:28]   --->   Operation 674 'mul' 'mul_ln28_62' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 675 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_40)   --->   "%mul_ln28_94 = mul i18 %sext_ln27_45, i18 %sext_ln27_45" [src/match_template.cpp:28]   --->   Operation 675 'mul' 'mul_ln28_94' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln28_65 = sext i18 %add_ln28_37" [src/match_template.cpp:28]   --->   Operation 676 'sext' 'sext_ln28_65' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 677 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_38 = add i19 %sext_ln28_65, i19 %sext_ln28_12" [src/match_template.cpp:28]   --->   Operation 677 'add' 'add_ln28_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 2.10>
ST_50 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln27_86 = zext i8 %T_43" [src/match_template.cpp:27]   --->   Operation 678 'zext' 'zext_ln27_86' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln27_87 = zext i8 %I_43" [src/match_template.cpp:27]   --->   Operation 679 'zext' 'zext_ln27_87' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 680 [1/1] (1.87ns)   --->   "%diff_43 = sub i9 %zext_ln27_86, i9 %zext_ln27_87" [src/match_template.cpp:27]   --->   Operation 680 'sub' 'diff_43' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln27_47 = sext i9 %diff_47" [src/match_template.cpp:27]   --->   Operation 681 'sext' 'sext_ln27_47' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln27_96 = zext i8 %T_48" [src/match_template.cpp:27]   --->   Operation 682 'zext' 'zext_ln27_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln27_97 = zext i8 %I_48" [src/match_template.cpp:27]   --->   Operation 683 'zext' 'zext_ln27_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 684 [1/1] (1.87ns)   --->   "%diff_48 = sub i9 %zext_ln27_96, i9 %zext_ln27_97" [src/match_template.cpp:27]   --->   Operation 684 'sub' 'diff_48' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 685 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_49 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 685 'read' 'I_49' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_50 : Operation 686 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_49 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 686 'read' 'T_49' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_50 : Operation 687 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_42)   --->   "%mul_ln28_13 = mul i18 %sext_ln27_47, i18 %sext_ln27_47" [src/match_template.cpp:28]   --->   Operation 687 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 688 [1/2] (1.66ns)   --->   "%mul_ln28_62 = mul i18 %sext_ln27_46, i18 %sext_ln27_46" [src/match_template.cpp:28]   --->   Operation 688 'mul' 'mul_ln28_62' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 689 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_40)   --->   "%mul_ln28_94 = mul i18 %sext_ln27_45, i18 %sext_ln27_45" [src/match_template.cpp:28]   --->   Operation 689 'mul' 'mul_ln28_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 690 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_38 = add i19 %sext_ln28_65, i19 %sext_ln28_12" [src/match_template.cpp:28]   --->   Operation 690 'add' 'add_ln28_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 691 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_40 = add i18 %mul_ln28_31, i18 %mul_ln28_94" [src/match_template.cpp:28]   --->   Operation 691 'add' 'add_ln28_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 2.21>
ST_51 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln27_43 = sext i9 %diff_43" [src/match_template.cpp:27]   --->   Operation 692 'sext' 'sext_ln27_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln27_48 = sext i9 %diff_48" [src/match_template.cpp:27]   --->   Operation 693 'sext' 'sext_ln27_48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln27_98 = zext i8 %T_49" [src/match_template.cpp:27]   --->   Operation 694 'zext' 'zext_ln27_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln27_99 = zext i8 %I_49" [src/match_template.cpp:27]   --->   Operation 695 'zext' 'zext_ln27_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 696 [1/1] (1.87ns)   --->   "%diff_49 = sub i9 %zext_ln27_98, i9 %zext_ln27_99" [src/match_template.cpp:27]   --->   Operation 696 'sub' 'diff_49' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 697 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 697 'read' 'I_50' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_51 : Operation 698 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 698 'read' 'T_50' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_51 : Operation 699 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_42)   --->   "%mul_ln28_13 = mul i18 %sext_ln27_47, i18 %sext_ln27_47" [src/match_template.cpp:28]   --->   Operation 699 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 700 [2/2] (1.66ns)   --->   "%mul_ln28_85 = mul i18 %sext_ln27_48, i18 %sext_ln27_48" [src/match_template.cpp:28]   --->   Operation 700 'mul' 'mul_ln28_85' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 701 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_41)   --->   "%mul_ln28_86 = mul i18 %sext_ln27_43, i18 %sext_ln27_43" [src/match_template.cpp:28]   --->   Operation 701 'mul' 'mul_ln28_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln28_64 = sext i19 %add_ln28_36" [src/match_template.cpp:28]   --->   Operation 702 'sext' 'sext_ln28_64' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln28_66 = sext i19 %add_ln28_38" [src/match_template.cpp:28]   --->   Operation 703 'sext' 'sext_ln28_66' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 704 [1/1] (2.21ns)   --->   "%add_ln28_39 = add i20 %sext_ln28_66, i20 %sext_ln28_64" [src/match_template.cpp:28]   --->   Operation 704 'add' 'add_ln28_39' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 705 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_40 = add i18 %mul_ln28_31, i18 %mul_ln28_94" [src/match_template.cpp:28]   --->   Operation 705 'add' 'add_ln28_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 2.10>
ST_52 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln27_49 = sext i9 %diff_49" [src/match_template.cpp:27]   --->   Operation 706 'sext' 'sext_ln27_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 707 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_51 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 707 'read' 'I_51' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_52 : Operation 708 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_51 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 708 'read' 'T_51' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_52 : Operation 709 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_42)   --->   "%mul_ln28_13 = mul i18 %sext_ln27_47, i18 %sext_ln27_47" [src/match_template.cpp:28]   --->   Operation 709 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 710 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_43)   --->   "%mul_ln28_59 = mul i18 %sext_ln27_49, i18 %sext_ln27_49" [src/match_template.cpp:28]   --->   Operation 710 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 711 [1/2] (1.66ns)   --->   "%mul_ln28_85 = mul i18 %sext_ln27_48, i18 %sext_ln27_48" [src/match_template.cpp:28]   --->   Operation 711 'mul' 'mul_ln28_85' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 712 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_41)   --->   "%mul_ln28_86 = mul i18 %sext_ln27_43, i18 %sext_ln27_43" [src/match_template.cpp:28]   --->   Operation 712 'mul' 'mul_ln28_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 713 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_42 = add i18 %mul_ln28_62, i18 %mul_ln28_13" [src/match_template.cpp:28]   --->   Operation 713 'add' 'add_ln28_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 2.10>
ST_53 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln27_102 = zext i8 %T_51" [src/match_template.cpp:27]   --->   Operation 714 'zext' 'zext_ln27_102' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln27_103 = zext i8 %I_51" [src/match_template.cpp:27]   --->   Operation 715 'zext' 'zext_ln27_103' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 716 [1/1] (1.87ns)   --->   "%diff_51 = sub i9 %zext_ln27_102, i9 %zext_ln27_103" [src/match_template.cpp:27]   --->   Operation 716 'sub' 'diff_51' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 717 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 717 'read' 'I_52' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_53 : Operation 718 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 718 'read' 'T_52' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_53 : Operation 719 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_43)   --->   "%mul_ln28_59 = mul i18 %sext_ln27_49, i18 %sext_ln27_49" [src/match_template.cpp:28]   --->   Operation 719 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 720 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_41)   --->   "%mul_ln28_86 = mul i18 %sext_ln27_43, i18 %sext_ln27_43" [src/match_template.cpp:28]   --->   Operation 720 'mul' 'mul_ln28_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 721 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_41)   --->   "%sext_ln28_25 = sext i18 %mul_ln28_86" [src/match_template.cpp:28]   --->   Operation 721 'sext' 'sext_ln28_25' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln28_68 = sext i18 %add_ln28_40" [src/match_template.cpp:28]   --->   Operation 722 'sext' 'sext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 723 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_41 = add i19 %sext_ln28_68, i19 %sext_ln28_25" [src/match_template.cpp:28]   --->   Operation 723 'add' 'add_ln28_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 724 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_42 = add i18 %mul_ln28_62, i18 %mul_ln28_13" [src/match_template.cpp:28]   --->   Operation 724 'add' 'add_ln28_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 2.10>
ST_54 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln27_51 = sext i9 %diff_51" [src/match_template.cpp:27]   --->   Operation 725 'sext' 'sext_ln27_51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln27_104 = zext i8 %T_52" [src/match_template.cpp:27]   --->   Operation 726 'zext' 'zext_ln27_104' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln27_105 = zext i8 %I_52" [src/match_template.cpp:27]   --->   Operation 727 'zext' 'zext_ln27_105' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 728 [1/1] (1.87ns)   --->   "%diff_52 = sub i9 %zext_ln27_104, i9 %zext_ln27_105" [src/match_template.cpp:27]   --->   Operation 728 'sub' 'diff_52' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 729 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_53 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 729 'read' 'I_53' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_54 : Operation 730 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_53 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 730 'read' 'T_53' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_54 : Operation 731 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_43)   --->   "%mul_ln28_59 = mul i18 %sext_ln27_49, i18 %sext_ln27_49" [src/match_template.cpp:28]   --->   Operation 731 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 732 [2/2] (1.66ns)   --->   "%mul_ln28_96 = mul i18 %sext_ln27_51, i18 %sext_ln27_51" [src/match_template.cpp:28]   --->   Operation 732 'mul' 'mul_ln28_96' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 733 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_41 = add i19 %sext_ln28_68, i19 %sext_ln28_25" [src/match_template.cpp:28]   --->   Operation 733 'add' 'add_ln28_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 734 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_43 = add i18 %mul_ln28_85, i18 %mul_ln28_59" [src/match_template.cpp:28]   --->   Operation 734 'add' 'add_ln28_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 2.10>
ST_55 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln27_52 = sext i9 %diff_52" [src/match_template.cpp:27]   --->   Operation 735 'sext' 'sext_ln27_52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 736 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 736 'read' 'I_54' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_55 : Operation 737 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 737 'read' 'T_54' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_55 : Operation 738 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_49)   --->   "%mul_ln28_50 = mul i18 %sext_ln27_52, i18 %sext_ln27_52" [src/match_template.cpp:28]   --->   Operation 738 'mul' 'mul_ln28_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 739 [1/2] (1.66ns)   --->   "%mul_ln28_96 = mul i18 %sext_ln27_51, i18 %sext_ln27_51" [src/match_template.cpp:28]   --->   Operation 739 'mul' 'mul_ln28_96' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 740 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_43 = add i18 %mul_ln28_85, i18 %mul_ln28_59" [src/match_template.cpp:28]   --->   Operation 740 'add' 'add_ln28_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.18>
ST_56 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln27_100 = zext i8 %T_50" [src/match_template.cpp:27]   --->   Operation 741 'zext' 'zext_ln27_100' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln27_101 = zext i8 %I_50" [src/match_template.cpp:27]   --->   Operation 742 'zext' 'zext_ln27_101' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 743 [1/1] (1.87ns)   --->   "%diff_50 = sub i9 %zext_ln27_100, i9 %zext_ln27_101" [src/match_template.cpp:27]   --->   Operation 743 'sub' 'diff_50' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln27_108 = zext i8 %T_54" [src/match_template.cpp:27]   --->   Operation 744 'zext' 'zext_ln27_108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln27_109 = zext i8 %I_54" [src/match_template.cpp:27]   --->   Operation 745 'zext' 'zext_ln27_109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 746 [1/1] (1.87ns)   --->   "%diff_54 = sub i9 %zext_ln27_108, i9 %zext_ln27_109" [src/match_template.cpp:27]   --->   Operation 746 'sub' 'diff_54' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 747 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_55 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 747 'read' 'I_55' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_56 : Operation 748 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_55 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 748 'read' 'T_55' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_56 : Operation 749 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_49)   --->   "%mul_ln28_50 = mul i18 %sext_ln27_52, i18 %sext_ln27_52" [src/match_template.cpp:28]   --->   Operation 749 'mul' 'mul_ln28_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln28_70 = sext i18 %add_ln28_42" [src/match_template.cpp:28]   --->   Operation 750 'sext' 'sext_ln28_70' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln28_71 = sext i18 %add_ln28_43" [src/match_template.cpp:28]   --->   Operation 751 'sext' 'sext_ln28_71' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 752 [1/1] (2.18ns)   --->   "%add_ln28_44 = add i19 %sext_ln28_71, i19 %sext_ln28_70" [src/match_template.cpp:28]   --->   Operation 752 'add' 'add_ln28_44' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.21>
ST_57 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln27_50 = sext i9 %diff_50" [src/match_template.cpp:27]   --->   Operation 753 'sext' 'sext_ln27_50' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln27_54 = sext i9 %diff_54" [src/match_template.cpp:27]   --->   Operation 754 'sext' 'sext_ln27_54' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln27_110 = zext i8 %T_55" [src/match_template.cpp:27]   --->   Operation 755 'zext' 'zext_ln27_110' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln27_111 = zext i8 %I_55" [src/match_template.cpp:27]   --->   Operation 756 'zext' 'zext_ln27_111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 757 [1/1] (1.87ns)   --->   "%diff_55 = sub i9 %zext_ln27_110, i9 %zext_ln27_111" [src/match_template.cpp:27]   --->   Operation 757 'sub' 'diff_55' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 758 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 758 'read' 'I_56' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_57 : Operation 759 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 759 'read' 'T_56' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_57 : Operation 760 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_50)   --->   "%mul_ln28_19 = mul i18 %sext_ln27_50, i18 %sext_ln27_50" [src/match_template.cpp:28]   --->   Operation 760 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 761 [2/2] (1.66ns)   --->   "%mul_ln28_27 = mul i18 %sext_ln27_54, i18 %sext_ln27_54" [src/match_template.cpp:28]   --->   Operation 761 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 762 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_49)   --->   "%mul_ln28_50 = mul i18 %sext_ln27_52, i18 %sext_ln27_52" [src/match_template.cpp:28]   --->   Operation 762 'mul' 'mul_ln28_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln28_69 = sext i19 %add_ln28_41" [src/match_template.cpp:28]   --->   Operation 763 'sext' 'sext_ln28_69' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln28_72 = sext i19 %add_ln28_44" [src/match_template.cpp:28]   --->   Operation 764 'sext' 'sext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 765 [1/1] (2.21ns)   --->   "%add_ln28_45 = add i20 %sext_ln28_72, i20 %sext_ln28_69" [src/match_template.cpp:28]   --->   Operation 765 'add' 'add_ln28_45' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 766 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_49 = add i18 %mul_ln28_96, i18 %mul_ln28_50" [src/match_template.cpp:28]   --->   Operation 766 'add' 'add_ln28_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 2.24>
ST_58 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln27_55 = sext i9 %diff_55" [src/match_template.cpp:27]   --->   Operation 767 'sext' 'sext_ln27_55' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 768 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_57 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 768 'read' 'I_57' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_58 : Operation 769 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_57 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 769 'read' 'T_57' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_58 : Operation 770 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_51)   --->   "%mul_ln28_11 = mul i18 %sext_ln27_55, i18 %sext_ln27_55" [src/match_template.cpp:28]   --->   Operation 770 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 771 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_50)   --->   "%mul_ln28_19 = mul i18 %sext_ln27_50, i18 %sext_ln27_50" [src/match_template.cpp:28]   --->   Operation 771 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 772 [1/2] (1.66ns)   --->   "%mul_ln28_27 = mul i18 %sext_ln27_54, i18 %sext_ln27_54" [src/match_template.cpp:28]   --->   Operation 772 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln28_67 = sext i20 %add_ln28_39" [src/match_template.cpp:28]   --->   Operation 773 'sext' 'sext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln28_73 = sext i20 %add_ln28_45" [src/match_template.cpp:28]   --->   Operation 774 'sext' 'sext_ln28_73' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 775 [1/1] (2.24ns)   --->   "%add_ln28_46 = add i21 %sext_ln28_73, i21 %sext_ln28_67" [src/match_template.cpp:28]   --->   Operation 775 'add' 'add_ln28_46' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 776 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_49 = add i18 %mul_ln28_96, i18 %mul_ln28_50" [src/match_template.cpp:28]   --->   Operation 776 'add' 'add_ln28_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 2.27>
ST_59 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln27_106 = zext i8 %T_53" [src/match_template.cpp:27]   --->   Operation 777 'zext' 'zext_ln27_106' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln27_107 = zext i8 %I_53" [src/match_template.cpp:27]   --->   Operation 778 'zext' 'zext_ln27_107' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 779 [1/1] (1.87ns)   --->   "%diff_53 = sub i9 %zext_ln27_106, i9 %zext_ln27_107" [src/match_template.cpp:27]   --->   Operation 779 'sub' 'diff_53' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln27_114 = zext i8 %T_57" [src/match_template.cpp:27]   --->   Operation 780 'zext' 'zext_ln27_114' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln27_115 = zext i8 %I_57" [src/match_template.cpp:27]   --->   Operation 781 'zext' 'zext_ln27_115' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 782 [1/1] (1.87ns)   --->   "%diff_57 = sub i9 %zext_ln27_114, i9 %zext_ln27_115" [src/match_template.cpp:27]   --->   Operation 782 'sub' 'diff_57' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 783 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 783 'read' 'I_58' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_59 : Operation 784 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 784 'read' 'T_58' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_59 : Operation 785 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_51)   --->   "%mul_ln28_11 = mul i18 %sext_ln27_55, i18 %sext_ln27_55" [src/match_template.cpp:28]   --->   Operation 785 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 786 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_50)   --->   "%mul_ln28_19 = mul i18 %sext_ln27_50, i18 %sext_ln27_50" [src/match_template.cpp:28]   --->   Operation 786 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 787 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_50)   --->   "%sext_ln28_5 = sext i18 %mul_ln28_19" [src/match_template.cpp:28]   --->   Operation 787 'sext' 'sext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln28_62 = sext i21 %add_ln28_34" [src/match_template.cpp:28]   --->   Operation 788 'sext' 'sext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln28_74 = sext i21 %add_ln28_46" [src/match_template.cpp:28]   --->   Operation 789 'sext' 'sext_ln28_74' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 790 [1/1] (2.27ns)   --->   "%add_ln28_47 = add i22 %sext_ln28_74, i22 %sext_ln28_62" [src/match_template.cpp:28]   --->   Operation 790 'add' 'add_ln28_47' <Predicate = true> <Delay = 2.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln28_77 = sext i18 %add_ln28_49" [src/match_template.cpp:28]   --->   Operation 791 'sext' 'sext_ln28_77' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 792 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_50 = add i19 %sext_ln28_77, i19 %sext_ln28_5" [src/match_template.cpp:28]   --->   Operation 792 'add' 'add_ln28_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 2.29>
ST_60 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln27_53 = sext i9 %diff_53" [src/match_template.cpp:27]   --->   Operation 793 'sext' 'sext_ln27_53' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln27_57 = sext i9 %diff_57" [src/match_template.cpp:27]   --->   Operation 794 'sext' 'sext_ln27_57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln27_116 = zext i8 %T_58" [src/match_template.cpp:27]   --->   Operation 795 'zext' 'zext_ln27_116' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln27_117 = zext i8 %I_58" [src/match_template.cpp:27]   --->   Operation 796 'zext' 'zext_ln27_117' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 797 [1/1] (1.87ns)   --->   "%diff_58 = sub i9 %zext_ln27_116, i9 %zext_ln27_117" [src/match_template.cpp:27]   --->   Operation 797 'sub' 'diff_58' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 798 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_59 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 798 'read' 'I_59' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_60 : Operation 799 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_59 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 799 'read' 'T_59' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_60 : Operation 800 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_51)   --->   "%mul_ln28_11 = mul i18 %sext_ln27_55, i18 %sext_ln27_55" [src/match_template.cpp:28]   --->   Operation 800 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 801 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_52)   --->   "%mul_ln28_55 = mul i18 %sext_ln27_53, i18 %sext_ln27_53" [src/match_template.cpp:28]   --->   Operation 801 'mul' 'mul_ln28_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 802 [2/2] (1.66ns)   --->   "%mul_ln28_87 = mul i18 %sext_ln27_57, i18 %sext_ln27_57" [src/match_template.cpp:28]   --->   Operation 802 'mul' 'mul_ln28_87' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln28_51 = sext i22 %add_ln28_23" [src/match_template.cpp:28]   --->   Operation 803 'sext' 'sext_ln28_51' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln28_75 = sext i22 %add_ln28_47" [src/match_template.cpp:28]   --->   Operation 804 'sext' 'sext_ln28_75' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 805 [1/1] (2.29ns)   --->   "%add_ln28_48 = add i23 %sext_ln28_75, i23 %sext_ln28_51" [src/match_template.cpp:28]   --->   Operation 805 'add' 'add_ln28_48' <Predicate = true> <Delay = 2.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 806 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_50 = add i19 %sext_ln28_77, i19 %sext_ln28_5" [src/match_template.cpp:28]   --->   Operation 806 'add' 'add_ln28_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 807 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_51 = add i18 %mul_ln28_27, i18 %mul_ln28_11" [src/match_template.cpp:28]   --->   Operation 807 'add' 'add_ln28_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 2.10>
ST_61 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln27_58 = sext i9 %diff_58" [src/match_template.cpp:27]   --->   Operation 808 'sext' 'sext_ln27_58' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 809 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 809 'read' 'I_60' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_61 : Operation 810 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 810 'read' 'T_60' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_61 : Operation 811 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_52)   --->   "%mul_ln28_55 = mul i18 %sext_ln27_53, i18 %sext_ln27_53" [src/match_template.cpp:28]   --->   Operation 811 'mul' 'mul_ln28_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 812 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_54)   --->   "%mul_ln28_68 = mul i18 %sext_ln27_58, i18 %sext_ln27_58" [src/match_template.cpp:28]   --->   Operation 812 'mul' 'mul_ln28_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 813 [1/2] (1.66ns)   --->   "%mul_ln28_87 = mul i18 %sext_ln27_57, i18 %sext_ln27_57" [src/match_template.cpp:28]   --->   Operation 813 'mul' 'mul_ln28_87' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 814 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_51 = add i18 %mul_ln28_27, i18 %mul_ln28_11" [src/match_template.cpp:28]   --->   Operation 814 'add' 'add_ln28_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln27_112 = zext i8 %T_56" [src/match_template.cpp:27]   --->   Operation 815 'zext' 'zext_ln27_112' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln27_113 = zext i8 %I_56" [src/match_template.cpp:27]   --->   Operation 816 'zext' 'zext_ln27_113' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 817 [1/1] (1.87ns)   --->   "%diff_56 = sub i9 %zext_ln27_112, i9 %zext_ln27_113" [src/match_template.cpp:27]   --->   Operation 817 'sub' 'diff_56' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln27_120 = zext i8 %T_60" [src/match_template.cpp:27]   --->   Operation 818 'zext' 'zext_ln27_120' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln27_121 = zext i8 %I_60" [src/match_template.cpp:27]   --->   Operation 819 'zext' 'zext_ln27_121' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 820 [1/1] (1.87ns)   --->   "%diff_60 = sub i9 %zext_ln27_120, i9 %zext_ln27_121" [src/match_template.cpp:27]   --->   Operation 820 'sub' 'diff_60' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 821 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_61 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 821 'read' 'I_61' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_62 : Operation 822 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_61 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 822 'read' 'T_61' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_62 : Operation 823 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_52)   --->   "%mul_ln28_55 = mul i18 %sext_ln27_53, i18 %sext_ln27_53" [src/match_template.cpp:28]   --->   Operation 823 'mul' 'mul_ln28_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 824 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_52)   --->   "%sext_ln28_19 = sext i18 %mul_ln28_55" [src/match_template.cpp:28]   --->   Operation 824 'sext' 'sext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 825 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_54)   --->   "%mul_ln28_68 = mul i18 %sext_ln27_58, i18 %sext_ln27_58" [src/match_template.cpp:28]   --->   Operation 825 'mul' 'mul_ln28_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln28_79 = sext i18 %add_ln28_51" [src/match_template.cpp:28]   --->   Operation 826 'sext' 'sext_ln28_79' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 827 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_52 = add i19 %sext_ln28_79, i19 %sext_ln28_19" [src/match_template.cpp:28]   --->   Operation 827 'add' 'add_ln28_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 2.10>
ST_63 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln27_56 = sext i9 %diff_56" [src/match_template.cpp:27]   --->   Operation 828 'sext' 'sext_ln27_56' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln27_60 = sext i9 %diff_60" [src/match_template.cpp:27]   --->   Operation 829 'sext' 'sext_ln27_60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln27_122 = zext i8 %T_61" [src/match_template.cpp:27]   --->   Operation 830 'zext' 'zext_ln27_122' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln27_123 = zext i8 %I_61" [src/match_template.cpp:27]   --->   Operation 831 'zext' 'zext_ln27_123' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 832 [1/1] (1.87ns)   --->   "%diff_61 = sub i9 %zext_ln27_122, i9 %zext_ln27_123" [src/match_template.cpp:27]   --->   Operation 832 'sub' 'diff_61' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 833 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 833 'read' 'I_62' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_63 : Operation 834 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 834 'read' 'T_62' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_63 : Operation 835 [2/2] (1.66ns)   --->   "%mul_ln28_66 = mul i18 %sext_ln27_60, i18 %sext_ln27_60" [src/match_template.cpp:28]   --->   Operation 835 'mul' 'mul_ln28_66' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 836 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_54)   --->   "%mul_ln28_68 = mul i18 %sext_ln27_58, i18 %sext_ln27_58" [src/match_template.cpp:28]   --->   Operation 836 'mul' 'mul_ln28_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 837 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_55)   --->   "%mul_ln28_98 = mul i18 %sext_ln27_56, i18 %sext_ln27_56" [src/match_template.cpp:28]   --->   Operation 837 'mul' 'mul_ln28_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 838 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_52 = add i19 %sext_ln28_79, i19 %sext_ln28_19" [src/match_template.cpp:28]   --->   Operation 838 'add' 'add_ln28_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 839 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_54 = add i18 %mul_ln28_87, i18 %mul_ln28_68" [src/match_template.cpp:28]   --->   Operation 839 'add' 'add_ln28_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 2.21>
ST_64 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln27_61 = sext i9 %diff_61" [src/match_template.cpp:27]   --->   Operation 840 'sext' 'sext_ln27_61' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 841 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_63 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 841 'read' 'I_63' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_64 : Operation 842 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_63 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 842 'read' 'T_63' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_64 : Operation 843 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_56)   --->   "%mul_ln28_60 = mul i18 %sext_ln27_61, i18 %sext_ln27_61" [src/match_template.cpp:28]   --->   Operation 843 'mul' 'mul_ln28_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 844 [1/2] (1.66ns)   --->   "%mul_ln28_66 = mul i18 %sext_ln27_60, i18 %sext_ln27_60" [src/match_template.cpp:28]   --->   Operation 844 'mul' 'mul_ln28_66' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 845 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_55)   --->   "%mul_ln28_98 = mul i18 %sext_ln27_56, i18 %sext_ln27_56" [src/match_template.cpp:28]   --->   Operation 845 'mul' 'mul_ln28_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln28_78 = sext i19 %add_ln28_50" [src/match_template.cpp:28]   --->   Operation 846 'sext' 'sext_ln28_78' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln28_80 = sext i19 %add_ln28_52" [src/match_template.cpp:28]   --->   Operation 847 'sext' 'sext_ln28_80' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 848 [1/1] (2.21ns)   --->   "%add_ln28_53 = add i20 %sext_ln28_80, i20 %sext_ln28_78" [src/match_template.cpp:28]   --->   Operation 848 'add' 'add_ln28_53' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 849 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_54 = add i18 %mul_ln28_87, i18 %mul_ln28_68" [src/match_template.cpp:28]   --->   Operation 849 'add' 'add_ln28_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 64> <Delay = 2.10>
ST_65 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln27_118 = zext i8 %T_59" [src/match_template.cpp:27]   --->   Operation 850 'zext' 'zext_ln27_118' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln27_119 = zext i8 %I_59" [src/match_template.cpp:27]   --->   Operation 851 'zext' 'zext_ln27_119' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 852 [1/1] (1.87ns)   --->   "%diff_59 = sub i9 %zext_ln27_118, i9 %zext_ln27_119" [src/match_template.cpp:27]   --->   Operation 852 'sub' 'diff_59' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln27_126 = zext i8 %T_63" [src/match_template.cpp:27]   --->   Operation 853 'zext' 'zext_ln27_126' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln27_127 = zext i8 %I_63" [src/match_template.cpp:27]   --->   Operation 854 'zext' 'zext_ln27_127' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 855 [1/1] (1.87ns)   --->   "%diff_63 = sub i9 %zext_ln27_126, i9 %zext_ln27_127" [src/match_template.cpp:27]   --->   Operation 855 'sub' 'diff_63' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 856 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 856 'read' 'I_64' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_65 : Operation 857 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 857 'read' 'T_64' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_65 : Operation 858 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_56)   --->   "%mul_ln28_60 = mul i18 %sext_ln27_61, i18 %sext_ln27_61" [src/match_template.cpp:28]   --->   Operation 858 'mul' 'mul_ln28_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 859 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_55)   --->   "%mul_ln28_98 = mul i18 %sext_ln27_56, i18 %sext_ln27_56" [src/match_template.cpp:28]   --->   Operation 859 'mul' 'mul_ln28_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 860 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_55)   --->   "%sext_ln28_27 = sext i18 %mul_ln28_98" [src/match_template.cpp:28]   --->   Operation 860 'sext' 'sext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln28_82 = sext i18 %add_ln28_54" [src/match_template.cpp:28]   --->   Operation 861 'sext' 'sext_ln28_82' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 862 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_55 = add i19 %sext_ln28_82, i19 %sext_ln28_27" [src/match_template.cpp:28]   --->   Operation 862 'add' 'add_ln28_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 66 <SV = 65> <Delay = 2.10>
ST_66 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln27_59 = sext i9 %diff_59" [src/match_template.cpp:27]   --->   Operation 863 'sext' 'sext_ln27_59' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln27_63 = sext i9 %diff_63" [src/match_template.cpp:27]   --->   Operation 864 'sext' 'sext_ln27_63' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln27_128 = zext i8 %T_64" [src/match_template.cpp:27]   --->   Operation 865 'zext' 'zext_ln27_128' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln27_129 = zext i8 %I_64" [src/match_template.cpp:27]   --->   Operation 866 'zext' 'zext_ln27_129' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 867 [1/1] (1.87ns)   --->   "%diff_64 = sub i9 %zext_ln27_128, i9 %zext_ln27_129" [src/match_template.cpp:27]   --->   Operation 867 'sub' 'diff_64' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 868 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_65 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 868 'read' 'I_65' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_66 : Operation 869 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_65 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 869 'read' 'T_65' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_66 : Operation 870 [2/2] (1.66ns)   --->   "%mul_ln28_43 = mul i18 %sext_ln27_63, i18 %sext_ln27_63" [src/match_template.cpp:28]   --->   Operation 870 'mul' 'mul_ln28_43' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 871 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_57)   --->   "%mul_ln28_44 = mul i18 %sext_ln27_59, i18 %sext_ln27_59" [src/match_template.cpp:28]   --->   Operation 871 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 872 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_56)   --->   "%mul_ln28_60 = mul i18 %sext_ln27_61, i18 %sext_ln27_61" [src/match_template.cpp:28]   --->   Operation 872 'mul' 'mul_ln28_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 873 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_55 = add i19 %sext_ln28_82, i19 %sext_ln28_27" [src/match_template.cpp:28]   --->   Operation 873 'add' 'add_ln28_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 874 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_56 = add i18 %mul_ln28_66, i18 %mul_ln28_60" [src/match_template.cpp:28]   --->   Operation 874 'add' 'add_ln28_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 2.10>
ST_67 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln27_64 = sext i9 %diff_64" [src/match_template.cpp:27]   --->   Operation 875 'sext' 'sext_ln27_64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 876 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 876 'read' 'I_66' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_67 : Operation 877 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 877 'read' 'T_66' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_67 : Operation 878 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_60)   --->   "%mul_ln28_42 = mul i18 %sext_ln27_64, i18 %sext_ln27_64" [src/match_template.cpp:28]   --->   Operation 878 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 879 [1/2] (1.66ns)   --->   "%mul_ln28_43 = mul i18 %sext_ln27_63, i18 %sext_ln27_63" [src/match_template.cpp:28]   --->   Operation 879 'mul' 'mul_ln28_43' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 880 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_57)   --->   "%mul_ln28_44 = mul i18 %sext_ln27_59, i18 %sext_ln27_59" [src/match_template.cpp:28]   --->   Operation 880 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 881 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_56 = add i18 %mul_ln28_66, i18 %mul_ln28_60" [src/match_template.cpp:28]   --->   Operation 881 'add' 'add_ln28_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 2.10>
ST_68 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln27_124 = zext i8 %T_62" [src/match_template.cpp:27]   --->   Operation 882 'zext' 'zext_ln27_124' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln27_125 = zext i8 %I_62" [src/match_template.cpp:27]   --->   Operation 883 'zext' 'zext_ln27_125' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 884 [1/1] (1.87ns)   --->   "%diff_62 = sub i9 %zext_ln27_124, i9 %zext_ln27_125" [src/match_template.cpp:27]   --->   Operation 884 'sub' 'diff_62' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln27_132 = zext i8 %T_66" [src/match_template.cpp:27]   --->   Operation 885 'zext' 'zext_ln27_132' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln27_133 = zext i8 %I_66" [src/match_template.cpp:27]   --->   Operation 886 'zext' 'zext_ln27_133' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 887 [1/1] (1.87ns)   --->   "%diff_66 = sub i9 %zext_ln27_132, i9 %zext_ln27_133" [src/match_template.cpp:27]   --->   Operation 887 'sub' 'diff_66' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 888 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_67 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 888 'read' 'I_67' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_68 : Operation 889 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_67 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 889 'read' 'T_67' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_68 : Operation 890 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_60)   --->   "%mul_ln28_42 = mul i18 %sext_ln27_64, i18 %sext_ln27_64" [src/match_template.cpp:28]   --->   Operation 890 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 891 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_57)   --->   "%mul_ln28_44 = mul i18 %sext_ln27_59, i18 %sext_ln27_59" [src/match_template.cpp:28]   --->   Operation 891 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 892 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_57)   --->   "%sext_ln28_13 = sext i18 %mul_ln28_44" [src/match_template.cpp:28]   --->   Operation 892 'sext' 'sext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln28_84 = sext i18 %add_ln28_56" [src/match_template.cpp:28]   --->   Operation 893 'sext' 'sext_ln28_84' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 894 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_57 = add i19 %sext_ln28_84, i19 %sext_ln28_13" [src/match_template.cpp:28]   --->   Operation 894 'add' 'add_ln28_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 2.10>
ST_69 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln27_62 = sext i9 %diff_62" [src/match_template.cpp:27]   --->   Operation 895 'sext' 'sext_ln27_62' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln27_66 = sext i9 %diff_66" [src/match_template.cpp:27]   --->   Operation 896 'sext' 'sext_ln27_66' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln27_134 = zext i8 %T_67" [src/match_template.cpp:27]   --->   Operation 897 'zext' 'zext_ln27_134' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln27_135 = zext i8 %I_67" [src/match_template.cpp:27]   --->   Operation 898 'zext' 'zext_ln27_135' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 899 [1/1] (1.87ns)   --->   "%diff_67 = sub i9 %zext_ln27_134, i9 %zext_ln27_135" [src/match_template.cpp:27]   --->   Operation 899 'sub' 'diff_67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 900 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_68 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 900 'read' 'I_68' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_69 : Operation 901 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_68 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 901 'read' 'T_68' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_69 : Operation 902 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_60)   --->   "%mul_ln28_42 = mul i18 %sext_ln27_64, i18 %sext_ln27_64" [src/match_template.cpp:28]   --->   Operation 902 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 903 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_61)   --->   "%mul_ln28_54 = mul i18 %sext_ln27_62, i18 %sext_ln27_62" [src/match_template.cpp:28]   --->   Operation 903 'mul' 'mul_ln28_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 904 [2/2] (1.66ns)   --->   "%mul_ln28_56 = mul i18 %sext_ln27_66, i18 %sext_ln27_66" [src/match_template.cpp:28]   --->   Operation 904 'mul' 'mul_ln28_56' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 905 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_57 = add i19 %sext_ln28_84, i19 %sext_ln28_13" [src/match_template.cpp:28]   --->   Operation 905 'add' 'add_ln28_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 906 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_60 = add i18 %mul_ln28_43, i18 %mul_ln28_42" [src/match_template.cpp:28]   --->   Operation 906 'add' 'add_ln28_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 2.21>
ST_70 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln27_67 = sext i9 %diff_67" [src/match_template.cpp:27]   --->   Operation 907 'sext' 'sext_ln27_67' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 908 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_69 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 908 'read' 'I_69' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_70 : Operation 909 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_69 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 909 'read' 'T_69' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_70 : Operation 910 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_61)   --->   "%mul_ln28_54 = mul i18 %sext_ln27_62, i18 %sext_ln27_62" [src/match_template.cpp:28]   --->   Operation 910 'mul' 'mul_ln28_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 911 [1/2] (1.66ns)   --->   "%mul_ln28_56 = mul i18 %sext_ln27_66, i18 %sext_ln27_66" [src/match_template.cpp:28]   --->   Operation 911 'mul' 'mul_ln28_56' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 912 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_62)   --->   "%mul_ln28_65 = mul i18 %sext_ln27_67, i18 %sext_ln27_67" [src/match_template.cpp:28]   --->   Operation 912 'mul' 'mul_ln28_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln28_83 = sext i19 %add_ln28_55" [src/match_template.cpp:28]   --->   Operation 913 'sext' 'sext_ln28_83' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln28_85 = sext i19 %add_ln28_57" [src/match_template.cpp:28]   --->   Operation 914 'sext' 'sext_ln28_85' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 915 [1/1] (2.21ns)   --->   "%add_ln28_58 = add i20 %sext_ln28_85, i20 %sext_ln28_83" [src/match_template.cpp:28]   --->   Operation 915 'add' 'add_ln28_58' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 916 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_60 = add i18 %mul_ln28_43, i18 %mul_ln28_42" [src/match_template.cpp:28]   --->   Operation 916 'add' 'add_ln28_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 2.24>
ST_71 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln27_130 = zext i8 %T_65" [src/match_template.cpp:27]   --->   Operation 917 'zext' 'zext_ln27_130' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln27_131 = zext i8 %I_65" [src/match_template.cpp:27]   --->   Operation 918 'zext' 'zext_ln27_131' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 919 [1/1] (1.87ns)   --->   "%diff_65 = sub i9 %zext_ln27_130, i9 %zext_ln27_131" [src/match_template.cpp:27]   --->   Operation 919 'sub' 'diff_65' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln27_138 = zext i8 %T_69" [src/match_template.cpp:27]   --->   Operation 920 'zext' 'zext_ln27_138' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln27_139 = zext i8 %I_69" [src/match_template.cpp:27]   --->   Operation 921 'zext' 'zext_ln27_139' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 922 [1/1] (1.87ns)   --->   "%diff_69 = sub i9 %zext_ln27_138, i9 %zext_ln27_139" [src/match_template.cpp:27]   --->   Operation 922 'sub' 'diff_69' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 923 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_70 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 923 'read' 'I_70' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_71 : Operation 924 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_70 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 924 'read' 'T_70' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_71 : Operation 925 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_61)   --->   "%mul_ln28_54 = mul i18 %sext_ln27_62, i18 %sext_ln27_62" [src/match_template.cpp:28]   --->   Operation 925 'mul' 'mul_ln28_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 926 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_61)   --->   "%sext_ln28_18 = sext i18 %mul_ln28_54" [src/match_template.cpp:28]   --->   Operation 926 'sext' 'sext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 927 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_62)   --->   "%mul_ln28_65 = mul i18 %sext_ln27_67, i18 %sext_ln27_67" [src/match_template.cpp:28]   --->   Operation 927 'mul' 'mul_ln28_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln28_81 = sext i20 %add_ln28_53" [src/match_template.cpp:28]   --->   Operation 928 'sext' 'sext_ln28_81' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln28_86 = sext i20 %add_ln28_58" [src/match_template.cpp:28]   --->   Operation 929 'sext' 'sext_ln28_86' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 930 [1/1] (2.24ns)   --->   "%add_ln28_59 = add i21 %sext_ln28_86, i21 %sext_ln28_81" [src/match_template.cpp:28]   --->   Operation 930 'add' 'add_ln28_59' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln28_88 = sext i18 %add_ln28_60" [src/match_template.cpp:28]   --->   Operation 931 'sext' 'sext_ln28_88' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 932 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_61 = add i19 %sext_ln28_88, i19 %sext_ln28_18" [src/match_template.cpp:28]   --->   Operation 932 'add' 'add_ln28_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 2.10>
ST_72 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln27_65 = sext i9 %diff_65" [src/match_template.cpp:27]   --->   Operation 933 'sext' 'sext_ln27_65' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln27_69 = sext i9 %diff_69" [src/match_template.cpp:27]   --->   Operation 934 'sext' 'sext_ln27_69' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln27_140 = zext i8 %T_70" [src/match_template.cpp:27]   --->   Operation 935 'zext' 'zext_ln27_140' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln27_141 = zext i8 %I_70" [src/match_template.cpp:27]   --->   Operation 936 'zext' 'zext_ln27_141' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 937 [1/1] (1.87ns)   --->   "%diff_70 = sub i9 %zext_ln27_140, i9 %zext_ln27_141" [src/match_template.cpp:27]   --->   Operation 937 'sub' 'diff_70' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 938 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_71 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 938 'read' 'I_71' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_72 : Operation 939 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_71 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 939 'read' 'T_71' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_72 : Operation 940 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_63)   --->   "%mul_ln28_52 = mul i18 %sext_ln27_65, i18 %sext_ln27_65" [src/match_template.cpp:28]   --->   Operation 940 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 941 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_62)   --->   "%mul_ln28_65 = mul i18 %sext_ln27_67, i18 %sext_ln27_67" [src/match_template.cpp:28]   --->   Operation 941 'mul' 'mul_ln28_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 942 [2/2] (1.66ns)   --->   "%mul_ln28_83 = mul i18 %sext_ln27_69, i18 %sext_ln27_69" [src/match_template.cpp:28]   --->   Operation 942 'mul' 'mul_ln28_83' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 943 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_61 = add i19 %sext_ln28_88, i19 %sext_ln28_18" [src/match_template.cpp:28]   --->   Operation 943 'add' 'add_ln28_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 944 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_62 = add i18 %mul_ln28_56, i18 %mul_ln28_65" [src/match_template.cpp:28]   --->   Operation 944 'add' 'add_ln28_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 2.10>
ST_73 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln27_70 = sext i9 %diff_70" [src/match_template.cpp:27]   --->   Operation 945 'sext' 'sext_ln27_70' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln27_142 = zext i8 %T_71" [src/match_template.cpp:27]   --->   Operation 946 'zext' 'zext_ln27_142' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln27_143 = zext i8 %I_71" [src/match_template.cpp:27]   --->   Operation 947 'zext' 'zext_ln27_143' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 948 [1/1] (1.87ns)   --->   "%diff_71 = sub i9 %zext_ln27_142, i9 %zext_ln27_143" [src/match_template.cpp:27]   --->   Operation 948 'sub' 'diff_71' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 949 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_72 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 949 'read' 'I_72' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_73 : Operation 950 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_72 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 950 'read' 'T_72' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_73 : Operation 951 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_65)   --->   "%mul_ln28 = mul i18 %sext_ln27_70, i18 %sext_ln27_70" [src/match_template.cpp:28]   --->   Operation 951 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 952 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_63)   --->   "%mul_ln28_52 = mul i18 %sext_ln27_65, i18 %sext_ln27_65" [src/match_template.cpp:28]   --->   Operation 952 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 953 [1/2] (1.66ns)   --->   "%mul_ln28_83 = mul i18 %sext_ln27_69, i18 %sext_ln27_69" [src/match_template.cpp:28]   --->   Operation 953 'mul' 'mul_ln28_83' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 954 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_62 = add i18 %mul_ln28_56, i18 %mul_ln28_65" [src/match_template.cpp:28]   --->   Operation 954 'add' 'add_ln28_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 73> <Delay = 2.10>
ST_74 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln27_71 = sext i9 %diff_71" [src/match_template.cpp:27]   --->   Operation 955 'sext' 'sext_ln27_71' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln27_144 = zext i8 %T_72" [src/match_template.cpp:27]   --->   Operation 956 'zext' 'zext_ln27_144' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln27_145 = zext i8 %I_72" [src/match_template.cpp:27]   --->   Operation 957 'zext' 'zext_ln27_145' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 958 [1/1] (1.87ns)   --->   "%diff_72 = sub i9 %zext_ln27_144, i9 %zext_ln27_145" [src/match_template.cpp:27]   --->   Operation 958 'sub' 'diff_72' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 959 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_73 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 959 'read' 'I_73' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_74 : Operation 960 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_73 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 960 'read' 'T_73' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_74 : Operation 961 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_65)   --->   "%mul_ln28 = mul i18 %sext_ln27_70, i18 %sext_ln27_70" [src/match_template.cpp:28]   --->   Operation 961 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 962 [2/2] (1.66ns)   --->   "%mul_ln28_16 = mul i18 %sext_ln27_71, i18 %sext_ln27_71" [src/match_template.cpp:28]   --->   Operation 962 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 963 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_63)   --->   "%mul_ln28_52 = mul i18 %sext_ln27_65, i18 %sext_ln27_65" [src/match_template.cpp:28]   --->   Operation 963 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 964 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_63)   --->   "%sext_ln28_16 = sext i18 %mul_ln28_52" [src/match_template.cpp:28]   --->   Operation 964 'sext' 'sext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln28_90 = sext i18 %add_ln28_62" [src/match_template.cpp:28]   --->   Operation 965 'sext' 'sext_ln28_90' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 966 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_63 = add i19 %sext_ln28_90, i19 %sext_ln28_16" [src/match_template.cpp:28]   --->   Operation 966 'add' 'add_ln28_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 74> <Delay = 2.10>
ST_75 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln27_136 = zext i8 %T_68" [src/match_template.cpp:27]   --->   Operation 967 'zext' 'zext_ln27_136' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln27_137 = zext i8 %I_68" [src/match_template.cpp:27]   --->   Operation 968 'zext' 'zext_ln27_137' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 969 [1/1] (1.87ns)   --->   "%diff_68 = sub i9 %zext_ln27_136, i9 %zext_ln27_137" [src/match_template.cpp:27]   --->   Operation 969 'sub' 'diff_68' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln27_72 = sext i9 %diff_72" [src/match_template.cpp:27]   --->   Operation 970 'sext' 'sext_ln27_72' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln27_146 = zext i8 %T_73" [src/match_template.cpp:27]   --->   Operation 971 'zext' 'zext_ln27_146' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln27_147 = zext i8 %I_73" [src/match_template.cpp:27]   --->   Operation 972 'zext' 'zext_ln27_147' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 973 [1/1] (1.87ns)   --->   "%diff_73 = sub i9 %zext_ln27_146, i9 %zext_ln27_147" [src/match_template.cpp:27]   --->   Operation 973 'sub' 'diff_73' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 974 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_74 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 974 'read' 'I_74' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_75 : Operation 975 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_74 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 975 'read' 'T_74' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_75 : Operation 976 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_65)   --->   "%mul_ln28 = mul i18 %sext_ln27_70, i18 %sext_ln27_70" [src/match_template.cpp:28]   --->   Operation 976 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 977 [1/2] (1.66ns)   --->   "%mul_ln28_16 = mul i18 %sext_ln27_71, i18 %sext_ln27_71" [src/match_template.cpp:28]   --->   Operation 977 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 978 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_67)   --->   "%mul_ln28_41 = mul i18 %sext_ln27_72, i18 %sext_ln27_72" [src/match_template.cpp:28]   --->   Operation 978 'mul' 'mul_ln28_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 979 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_63 = add i19 %sext_ln28_90, i19 %sext_ln28_16" [src/match_template.cpp:28]   --->   Operation 979 'add' 'add_ln28_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 980 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_65 = add i18 %mul_ln28_83, i18 %mul_ln28" [src/match_template.cpp:28]   --->   Operation 980 'add' 'add_ln28_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 75> <Delay = 2.21>
ST_76 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln27_68 = sext i9 %diff_68" [src/match_template.cpp:27]   --->   Operation 981 'sext' 'sext_ln27_68' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln27_73 = sext i9 %diff_73" [src/match_template.cpp:27]   --->   Operation 982 'sext' 'sext_ln27_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln27_148 = zext i8 %T_74" [src/match_template.cpp:27]   --->   Operation 983 'zext' 'zext_ln27_148' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln27_149 = zext i8 %I_74" [src/match_template.cpp:27]   --->   Operation 984 'zext' 'zext_ln27_149' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 985 [1/1] (1.87ns)   --->   "%diff_74 = sub i9 %zext_ln27_148, i9 %zext_ln27_149" [src/match_template.cpp:27]   --->   Operation 985 'sub' 'diff_74' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 986 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_75 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 986 'read' 'I_75' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_76 : Operation 987 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_75 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 987 'read' 'T_75' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_76 : Operation 988 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_67)   --->   "%mul_ln28_41 = mul i18 %sext_ln27_72, i18 %sext_ln27_72" [src/match_template.cpp:28]   --->   Operation 988 'mul' 'mul_ln28_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 989 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_66)   --->   "%mul_ln28_47 = mul i18 %sext_ln27_68, i18 %sext_ln27_68" [src/match_template.cpp:28]   --->   Operation 989 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 990 [2/2] (1.66ns)   --->   "%mul_ln28_78 = mul i18 %sext_ln27_73, i18 %sext_ln27_73" [src/match_template.cpp:28]   --->   Operation 990 'mul' 'mul_ln28_78' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln28_89 = sext i19 %add_ln28_61" [src/match_template.cpp:28]   --->   Operation 991 'sext' 'sext_ln28_89' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln28_91 = sext i19 %add_ln28_63" [src/match_template.cpp:28]   --->   Operation 992 'sext' 'sext_ln28_91' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 993 [1/1] (2.21ns)   --->   "%add_ln28_64 = add i20 %sext_ln28_91, i20 %sext_ln28_89" [src/match_template.cpp:28]   --->   Operation 993 'add' 'add_ln28_64' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 994 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_65 = add i18 %mul_ln28_83, i18 %mul_ln28" [src/match_template.cpp:28]   --->   Operation 994 'add' 'add_ln28_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 2.10>
ST_77 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln27_74 = sext i9 %diff_74" [src/match_template.cpp:27]   --->   Operation 995 'sext' 'sext_ln27_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 996 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_76 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 996 'read' 'I_76' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_77 : Operation 997 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_76 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 997 'read' 'T_76' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_77 : Operation 998 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_67)   --->   "%mul_ln28_41 = mul i18 %sext_ln27_72, i18 %sext_ln27_72" [src/match_template.cpp:28]   --->   Operation 998 'mul' 'mul_ln28_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 999 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_66)   --->   "%mul_ln28_47 = mul i18 %sext_ln27_68, i18 %sext_ln27_68" [src/match_template.cpp:28]   --->   Operation 999 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1000 [1/2] (1.66ns)   --->   "%mul_ln28_78 = mul i18 %sext_ln27_73, i18 %sext_ln27_73" [src/match_template.cpp:28]   --->   Operation 1000 'mul' 'mul_ln28_78' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1001 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_68)   --->   "%mul_ln28_91 = mul i18 %sext_ln27_74, i18 %sext_ln27_74" [src/match_template.cpp:28]   --->   Operation 1001 'mul' 'mul_ln28_91' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1002 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_67 = add i18 %mul_ln28_16, i18 %mul_ln28_41" [src/match_template.cpp:28]   --->   Operation 1002 'add' 'add_ln28_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 2.10>
ST_78 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln27_152 = zext i8 %T_76" [src/match_template.cpp:27]   --->   Operation 1003 'zext' 'zext_ln27_152' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln27_153 = zext i8 %I_76" [src/match_template.cpp:27]   --->   Operation 1004 'zext' 'zext_ln27_153' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1005 [1/1] (1.87ns)   --->   "%diff_76 = sub i9 %zext_ln27_152, i9 %zext_ln27_153" [src/match_template.cpp:27]   --->   Operation 1005 'sub' 'diff_76' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1006 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_77 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1006 'read' 'I_77' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_78 : Operation 1007 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_77 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1007 'read' 'T_77' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_78 : Operation 1008 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_66)   --->   "%mul_ln28_47 = mul i18 %sext_ln27_68, i18 %sext_ln27_68" [src/match_template.cpp:28]   --->   Operation 1008 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1009 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_66)   --->   "%sext_ln28_14 = sext i18 %mul_ln28_47" [src/match_template.cpp:28]   --->   Operation 1009 'sext' 'sext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1010 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_68)   --->   "%mul_ln28_91 = mul i18 %sext_ln27_74, i18 %sext_ln27_74" [src/match_template.cpp:28]   --->   Operation 1010 'mul' 'mul_ln28_91' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln28_93 = sext i18 %add_ln28_65" [src/match_template.cpp:28]   --->   Operation 1011 'sext' 'sext_ln28_93' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1012 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_66 = add i19 %sext_ln28_93, i19 %sext_ln28_14" [src/match_template.cpp:28]   --->   Operation 1012 'add' 'add_ln28_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1013 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_67 = add i18 %mul_ln28_16, i18 %mul_ln28_41" [src/match_template.cpp:28]   --->   Operation 1013 'add' 'add_ln28_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 2.10>
ST_79 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln27_76 = sext i9 %diff_76" [src/match_template.cpp:27]   --->   Operation 1014 'sext' 'sext_ln27_76' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln27_154 = zext i8 %T_77" [src/match_template.cpp:27]   --->   Operation 1015 'zext' 'zext_ln27_154' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln27_155 = zext i8 %I_77" [src/match_template.cpp:27]   --->   Operation 1016 'zext' 'zext_ln27_155' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1017 [1/1] (1.87ns)   --->   "%diff_77 = sub i9 %zext_ln27_154, i9 %zext_ln27_155" [src/match_template.cpp:27]   --->   Operation 1017 'sub' 'diff_77' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1018 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_78 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1018 'read' 'I_78' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_79 : Operation 1019 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_78 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1019 'read' 'T_78' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_79 : Operation 1020 [2/2] (1.66ns)   --->   "%mul_ln28_58 = mul i18 %sext_ln27_76, i18 %sext_ln27_76" [src/match_template.cpp:28]   --->   Operation 1020 'mul' 'mul_ln28_58' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1021 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_68)   --->   "%mul_ln28_91 = mul i18 %sext_ln27_74, i18 %sext_ln27_74" [src/match_template.cpp:28]   --->   Operation 1021 'mul' 'mul_ln28_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1022 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_66 = add i19 %sext_ln28_93, i19 %sext_ln28_14" [src/match_template.cpp:28]   --->   Operation 1022 'add' 'add_ln28_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1023 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_68 = add i18 %mul_ln28_78, i18 %mul_ln28_91" [src/match_template.cpp:28]   --->   Operation 1023 'add' 'add_ln28_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 2.10>
ST_80 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln27_77 = sext i9 %diff_77" [src/match_template.cpp:27]   --->   Operation 1024 'sext' 'sext_ln27_77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1025 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_79 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1025 'read' 'I_79' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_80 : Operation 1026 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_79 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1026 'read' 'T_79' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_80 : Operation 1027 [1/2] (1.66ns)   --->   "%mul_ln28_58 = mul i18 %sext_ln27_76, i18 %sext_ln27_76" [src/match_template.cpp:28]   --->   Operation 1027 'mul' 'mul_ln28_58' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1028 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_73)   --->   "%mul_ln28_84 = mul i18 %sext_ln27_77, i18 %sext_ln27_77" [src/match_template.cpp:28]   --->   Operation 1028 'mul' 'mul_ln28_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1029 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_68 = add i18 %mul_ln28_78, i18 %mul_ln28_91" [src/match_template.cpp:28]   --->   Operation 1029 'add' 'add_ln28_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 2.18>
ST_81 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln27_150 = zext i8 %T_75" [src/match_template.cpp:27]   --->   Operation 1030 'zext' 'zext_ln27_150' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln27_151 = zext i8 %I_75" [src/match_template.cpp:27]   --->   Operation 1031 'zext' 'zext_ln27_151' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1032 [1/1] (1.87ns)   --->   "%diff_75 = sub i9 %zext_ln27_150, i9 %zext_ln27_151" [src/match_template.cpp:27]   --->   Operation 1032 'sub' 'diff_75' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln27_158 = zext i8 %T_79" [src/match_template.cpp:27]   --->   Operation 1033 'zext' 'zext_ln27_158' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln27_159 = zext i8 %I_79" [src/match_template.cpp:27]   --->   Operation 1034 'zext' 'zext_ln27_159' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1035 [1/1] (1.87ns)   --->   "%diff_79 = sub i9 %zext_ln27_158, i9 %zext_ln27_159" [src/match_template.cpp:27]   --->   Operation 1035 'sub' 'diff_79' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1036 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_80 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1036 'read' 'I_80' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_81 : Operation 1037 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_80 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1037 'read' 'T_80' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_81 : Operation 1038 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_73)   --->   "%mul_ln28_84 = mul i18 %sext_ln27_77, i18 %sext_ln27_77" [src/match_template.cpp:28]   --->   Operation 1038 'mul' 'mul_ln28_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln28_95 = sext i18 %add_ln28_67" [src/match_template.cpp:28]   --->   Operation 1039 'sext' 'sext_ln28_95' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln28_96 = sext i18 %add_ln28_68" [src/match_template.cpp:28]   --->   Operation 1040 'sext' 'sext_ln28_96' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1041 [1/1] (2.18ns)   --->   "%add_ln28_69 = add i19 %sext_ln28_96, i19 %sext_ln28_95" [src/match_template.cpp:28]   --->   Operation 1041 'add' 'add_ln28_69' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.21>
ST_82 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln27_75 = sext i9 %diff_75" [src/match_template.cpp:27]   --->   Operation 1042 'sext' 'sext_ln27_75' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln27_79 = sext i9 %diff_79" [src/match_template.cpp:27]   --->   Operation 1043 'sext' 'sext_ln27_79' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln27_160 = zext i8 %T_80" [src/match_template.cpp:27]   --->   Operation 1044 'zext' 'zext_ln27_160' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln27_161 = zext i8 %I_80" [src/match_template.cpp:27]   --->   Operation 1045 'zext' 'zext_ln27_161' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1046 [1/1] (1.87ns)   --->   "%diff_80 = sub i9 %zext_ln27_160, i9 %zext_ln27_161" [src/match_template.cpp:27]   --->   Operation 1046 'sub' 'diff_80' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1047 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_81 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1047 'read' 'I_81' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_82 : Operation 1048 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_81 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1048 'read' 'T_81' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_82 : Operation 1049 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_74)   --->   "%mul_ln28_18 = mul i18 %sext_ln27_75, i18 %sext_ln27_75" [src/match_template.cpp:28]   --->   Operation 1049 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1050 [2/2] (1.66ns)   --->   "%mul_ln28_63 = mul i18 %sext_ln27_79, i18 %sext_ln27_79" [src/match_template.cpp:28]   --->   Operation 1050 'mul' 'mul_ln28_63' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1051 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_73)   --->   "%mul_ln28_84 = mul i18 %sext_ln27_77, i18 %sext_ln27_77" [src/match_template.cpp:28]   --->   Operation 1051 'mul' 'mul_ln28_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln28_94 = sext i19 %add_ln28_66" [src/match_template.cpp:28]   --->   Operation 1052 'sext' 'sext_ln28_94' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln28_97 = sext i19 %add_ln28_69" [src/match_template.cpp:28]   --->   Operation 1053 'sext' 'sext_ln28_97' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1054 [1/1] (2.21ns)   --->   "%add_ln28_70 = add i20 %sext_ln28_97, i20 %sext_ln28_94" [src/match_template.cpp:28]   --->   Operation 1054 'add' 'add_ln28_70' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1055 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_73 = add i18 %mul_ln28_58, i18 %mul_ln28_84" [src/match_template.cpp:28]   --->   Operation 1055 'add' 'add_ln28_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 82> <Delay = 2.24>
ST_83 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln27_80 = sext i9 %diff_80" [src/match_template.cpp:27]   --->   Operation 1056 'sext' 'sext_ln27_80' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1057 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_82 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1057 'read' 'I_82' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_83 : Operation 1058 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_82 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1058 'read' 'T_82' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_83 : Operation 1059 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_74)   --->   "%mul_ln28_18 = mul i18 %sext_ln27_75, i18 %sext_ln27_75" [src/match_template.cpp:28]   --->   Operation 1059 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1060 [1/2] (1.66ns)   --->   "%mul_ln28_63 = mul i18 %sext_ln27_79, i18 %sext_ln27_79" [src/match_template.cpp:28]   --->   Operation 1060 'mul' 'mul_ln28_63' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1061 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_75)   --->   "%mul_ln28_95 = mul i18 %sext_ln27_80, i18 %sext_ln27_80" [src/match_template.cpp:28]   --->   Operation 1061 'mul' 'mul_ln28_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln28_92 = sext i20 %add_ln28_64" [src/match_template.cpp:28]   --->   Operation 1062 'sext' 'sext_ln28_92' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln28_98 = sext i20 %add_ln28_70" [src/match_template.cpp:28]   --->   Operation 1063 'sext' 'sext_ln28_98' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1064 [1/1] (2.24ns)   --->   "%add_ln28_71 = add i21 %sext_ln28_98, i21 %sext_ln28_92" [src/match_template.cpp:28]   --->   Operation 1064 'add' 'add_ln28_71' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1065 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_73 = add i18 %mul_ln28_58, i18 %mul_ln28_84" [src/match_template.cpp:28]   --->   Operation 1065 'add' 'add_ln28_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 83> <Delay = 2.27>
ST_84 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln27_156 = zext i8 %T_78" [src/match_template.cpp:27]   --->   Operation 1066 'zext' 'zext_ln27_156' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln27_157 = zext i8 %I_78" [src/match_template.cpp:27]   --->   Operation 1067 'zext' 'zext_ln27_157' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1068 [1/1] (1.87ns)   --->   "%diff_78 = sub i9 %zext_ln27_156, i9 %zext_ln27_157" [src/match_template.cpp:27]   --->   Operation 1068 'sub' 'diff_78' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln27_164 = zext i8 %T_82" [src/match_template.cpp:27]   --->   Operation 1069 'zext' 'zext_ln27_164' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln27_165 = zext i8 %I_82" [src/match_template.cpp:27]   --->   Operation 1070 'zext' 'zext_ln27_165' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1071 [1/1] (1.87ns)   --->   "%diff_82 = sub i9 %zext_ln27_164, i9 %zext_ln27_165" [src/match_template.cpp:27]   --->   Operation 1071 'sub' 'diff_82' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1072 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_83 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1072 'read' 'I_83' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_84 : Operation 1073 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_83 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1073 'read' 'T_83' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_84 : Operation 1074 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_74)   --->   "%mul_ln28_18 = mul i18 %sext_ln27_75, i18 %sext_ln27_75" [src/match_template.cpp:28]   --->   Operation 1074 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1075 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_74)   --->   "%sext_ln28_4 = sext i18 %mul_ln28_18" [src/match_template.cpp:28]   --->   Operation 1075 'sext' 'sext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1076 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_75)   --->   "%mul_ln28_95 = mul i18 %sext_ln27_80, i18 %sext_ln27_80" [src/match_template.cpp:28]   --->   Operation 1076 'mul' 'mul_ln28_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln28_87 = sext i21 %add_ln28_59" [src/match_template.cpp:28]   --->   Operation 1077 'sext' 'sext_ln28_87' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln28_99 = sext i21 %add_ln28_71" [src/match_template.cpp:28]   --->   Operation 1078 'sext' 'sext_ln28_99' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1079 [1/1] (2.27ns)   --->   "%add_ln28_72 = add i22 %sext_ln28_99, i22 %sext_ln28_87" [src/match_template.cpp:28]   --->   Operation 1079 'add' 'add_ln28_72' <Predicate = true> <Delay = 2.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln28_101 = sext i18 %add_ln28_73" [src/match_template.cpp:28]   --->   Operation 1080 'sext' 'sext_ln28_101' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1081 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_74 = add i19 %sext_ln28_101, i19 %sext_ln28_4" [src/match_template.cpp:28]   --->   Operation 1081 'add' 'add_ln28_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 2.10>
ST_85 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln27_78 = sext i9 %diff_78" [src/match_template.cpp:27]   --->   Operation 1082 'sext' 'sext_ln27_78' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln27_82 = sext i9 %diff_82" [src/match_template.cpp:27]   --->   Operation 1083 'sext' 'sext_ln27_82' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln27_166 = zext i8 %T_83" [src/match_template.cpp:27]   --->   Operation 1084 'zext' 'zext_ln27_166' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln27_167 = zext i8 %I_83" [src/match_template.cpp:27]   --->   Operation 1085 'zext' 'zext_ln27_167' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1086 [1/1] (1.87ns)   --->   "%diff_83 = sub i9 %zext_ln27_166, i9 %zext_ln27_167" [src/match_template.cpp:27]   --->   Operation 1086 'sub' 'diff_83' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1087 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_84 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1087 'read' 'I_84' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_85 : Operation 1088 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_84 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1088 'read' 'T_84' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_85 : Operation 1089 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_76)   --->   "%mul_ln28_17 = mul i18 %sext_ln27_78, i18 %sext_ln27_78" [src/match_template.cpp:28]   --->   Operation 1089 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1090 [2/2] (1.66ns)   --->   "%mul_ln28_81 = mul i18 %sext_ln27_82, i18 %sext_ln27_82" [src/match_template.cpp:28]   --->   Operation 1090 'mul' 'mul_ln28_81' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1091 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_75)   --->   "%mul_ln28_95 = mul i18 %sext_ln27_80, i18 %sext_ln27_80" [src/match_template.cpp:28]   --->   Operation 1091 'mul' 'mul_ln28_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1092 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_74 = add i19 %sext_ln28_101, i19 %sext_ln28_4" [src/match_template.cpp:28]   --->   Operation 1092 'add' 'add_ln28_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1093 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_75 = add i18 %mul_ln28_63, i18 %mul_ln28_95" [src/match_template.cpp:28]   --->   Operation 1093 'add' 'add_ln28_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 85> <Delay = 2.10>
ST_86 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln27_83 = sext i9 %diff_83" [src/match_template.cpp:27]   --->   Operation 1094 'sext' 'sext_ln27_83' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1095 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_85 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1095 'read' 'I_85' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_86 : Operation 1096 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_85 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1096 'read' 'T_85' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_86 : Operation 1097 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_76)   --->   "%mul_ln28_17 = mul i18 %sext_ln27_78, i18 %sext_ln27_78" [src/match_template.cpp:28]   --->   Operation 1097 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1098 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_78)   --->   "%mul_ln28_25 = mul i18 %sext_ln27_83, i18 %sext_ln27_83" [src/match_template.cpp:28]   --->   Operation 1098 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1099 [1/2] (1.66ns)   --->   "%mul_ln28_81 = mul i18 %sext_ln27_82, i18 %sext_ln27_82" [src/match_template.cpp:28]   --->   Operation 1099 'mul' 'mul_ln28_81' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_75 = add i18 %mul_ln28_63, i18 %mul_ln28_95" [src/match_template.cpp:28]   --->   Operation 1100 'add' 'add_ln28_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 86> <Delay = 2.10>
ST_87 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln27_162 = zext i8 %T_81" [src/match_template.cpp:27]   --->   Operation 1101 'zext' 'zext_ln27_162' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln27_163 = zext i8 %I_81" [src/match_template.cpp:27]   --->   Operation 1102 'zext' 'zext_ln27_163' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1103 [1/1] (1.87ns)   --->   "%diff_81 = sub i9 %zext_ln27_162, i9 %zext_ln27_163" [src/match_template.cpp:27]   --->   Operation 1103 'sub' 'diff_81' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln27_170 = zext i8 %T_85" [src/match_template.cpp:27]   --->   Operation 1104 'zext' 'zext_ln27_170' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln27_171 = zext i8 %I_85" [src/match_template.cpp:27]   --->   Operation 1105 'zext' 'zext_ln27_171' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1106 [1/1] (1.87ns)   --->   "%diff_85 = sub i9 %zext_ln27_170, i9 %zext_ln27_171" [src/match_template.cpp:27]   --->   Operation 1106 'sub' 'diff_85' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1107 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_86 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1107 'read' 'I_86' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_87 : Operation 1108 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_86 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1108 'read' 'T_86' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_87 : Operation 1109 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_76)   --->   "%mul_ln28_17 = mul i18 %sext_ln27_78, i18 %sext_ln27_78" [src/match_template.cpp:28]   --->   Operation 1109 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1110 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_76)   --->   "%sext_ln28_3 = sext i18 %mul_ln28_17" [src/match_template.cpp:28]   --->   Operation 1110 'sext' 'sext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1111 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_78)   --->   "%mul_ln28_25 = mul i18 %sext_ln27_83, i18 %sext_ln27_83" [src/match_template.cpp:28]   --->   Operation 1111 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln28_103 = sext i18 %add_ln28_75" [src/match_template.cpp:28]   --->   Operation 1112 'sext' 'sext_ln28_103' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_76 = add i19 %sext_ln28_103, i19 %sext_ln28_3" [src/match_template.cpp:28]   --->   Operation 1113 'add' 'add_ln28_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 87> <Delay = 2.10>
ST_88 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln27_81 = sext i9 %diff_81" [src/match_template.cpp:27]   --->   Operation 1114 'sext' 'sext_ln27_81' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln27_85 = sext i9 %diff_85" [src/match_template.cpp:27]   --->   Operation 1115 'sext' 'sext_ln27_85' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln27_172 = zext i8 %T_86" [src/match_template.cpp:27]   --->   Operation 1116 'zext' 'zext_ln27_172' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln27_173 = zext i8 %I_86" [src/match_template.cpp:27]   --->   Operation 1117 'zext' 'zext_ln27_173' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1118 [1/1] (1.87ns)   --->   "%diff_86 = sub i9 %zext_ln27_172, i9 %zext_ln27_173" [src/match_template.cpp:27]   --->   Operation 1118 'sub' 'diff_86' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1119 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_87 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1119 'read' 'I_87' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_88 : Operation 1120 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_87 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1120 'read' 'T_87' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_88 : Operation 1121 [2/2] (1.66ns)   --->   "%mul_ln28_20 = mul i18 %sext_ln27_85, i18 %sext_ln27_85" [src/match_template.cpp:28]   --->   Operation 1121 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1122 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_78)   --->   "%mul_ln28_25 = mul i18 %sext_ln27_83, i18 %sext_ln27_83" [src/match_template.cpp:28]   --->   Operation 1122 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1123 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_79)   --->   "%mul_ln28_38 = mul i18 %sext_ln27_81, i18 %sext_ln27_81" [src/match_template.cpp:28]   --->   Operation 1123 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1124 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_76 = add i19 %sext_ln28_103, i19 %sext_ln28_3" [src/match_template.cpp:28]   --->   Operation 1124 'add' 'add_ln28_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1125 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_78 = add i18 %mul_ln28_81, i18 %mul_ln28_25" [src/match_template.cpp:28]   --->   Operation 1125 'add' 'add_ln28_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 88> <Delay = 2.21>
ST_89 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln27_86 = sext i9 %diff_86" [src/match_template.cpp:27]   --->   Operation 1126 'sext' 'sext_ln27_86' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1127 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_88 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1127 'read' 'I_88' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_89 : Operation 1128 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_88 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1128 'read' 'T_88' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_89 : Operation 1129 [1/2] (1.66ns)   --->   "%mul_ln28_20 = mul i18 %sext_ln27_85, i18 %sext_ln27_85" [src/match_template.cpp:28]   --->   Operation 1129 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1130 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_79)   --->   "%mul_ln28_38 = mul i18 %sext_ln27_81, i18 %sext_ln27_81" [src/match_template.cpp:28]   --->   Operation 1130 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1131 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_80)   --->   "%mul_ln28_74 = mul i18 %sext_ln27_86, i18 %sext_ln27_86" [src/match_template.cpp:28]   --->   Operation 1131 'mul' 'mul_ln28_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln28_102 = sext i19 %add_ln28_74" [src/match_template.cpp:28]   --->   Operation 1132 'sext' 'sext_ln28_102' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln28_104 = sext i19 %add_ln28_76" [src/match_template.cpp:28]   --->   Operation 1133 'sext' 'sext_ln28_104' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1134 [1/1] (2.21ns)   --->   "%add_ln28_77 = add i20 %sext_ln28_104, i20 %sext_ln28_102" [src/match_template.cpp:28]   --->   Operation 1134 'add' 'add_ln28_77' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_78 = add i18 %mul_ln28_81, i18 %mul_ln28_25" [src/match_template.cpp:28]   --->   Operation 1135 'add' 'add_ln28_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 89> <Delay = 2.10>
ST_90 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln27_168 = zext i8 %T_84" [src/match_template.cpp:27]   --->   Operation 1136 'zext' 'zext_ln27_168' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln27_169 = zext i8 %I_84" [src/match_template.cpp:27]   --->   Operation 1137 'zext' 'zext_ln27_169' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1138 [1/1] (1.87ns)   --->   "%diff_84 = sub i9 %zext_ln27_168, i9 %zext_ln27_169" [src/match_template.cpp:27]   --->   Operation 1138 'sub' 'diff_84' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln27_176 = zext i8 %T_88" [src/match_template.cpp:27]   --->   Operation 1139 'zext' 'zext_ln27_176' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln27_177 = zext i8 %I_88" [src/match_template.cpp:27]   --->   Operation 1140 'zext' 'zext_ln27_177' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1141 [1/1] (1.87ns)   --->   "%diff_88 = sub i9 %zext_ln27_176, i9 %zext_ln27_177" [src/match_template.cpp:27]   --->   Operation 1141 'sub' 'diff_88' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1142 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_89 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1142 'read' 'I_89' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_90 : Operation 1143 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_89 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1143 'read' 'T_89' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_90 : Operation 1144 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_79)   --->   "%mul_ln28_38 = mul i18 %sext_ln27_81, i18 %sext_ln27_81" [src/match_template.cpp:28]   --->   Operation 1144 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1145 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_79)   --->   "%sext_ln28_11 = sext i18 %mul_ln28_38" [src/match_template.cpp:28]   --->   Operation 1145 'sext' 'sext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1146 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_80)   --->   "%mul_ln28_74 = mul i18 %sext_ln27_86, i18 %sext_ln27_86" [src/match_template.cpp:28]   --->   Operation 1146 'mul' 'mul_ln28_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln28_106 = sext i18 %add_ln28_78" [src/match_template.cpp:28]   --->   Operation 1147 'sext' 'sext_ln28_106' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1148 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_79 = add i19 %sext_ln28_106, i19 %sext_ln28_11" [src/match_template.cpp:28]   --->   Operation 1148 'add' 'add_ln28_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 90> <Delay = 2.10>
ST_91 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln27_84 = sext i9 %diff_84" [src/match_template.cpp:27]   --->   Operation 1149 'sext' 'sext_ln27_84' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln27_88 = sext i9 %diff_88" [src/match_template.cpp:27]   --->   Operation 1150 'sext' 'sext_ln27_88' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln27_178 = zext i8 %T_89" [src/match_template.cpp:27]   --->   Operation 1151 'zext' 'zext_ln27_178' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln27_179 = zext i8 %I_89" [src/match_template.cpp:27]   --->   Operation 1152 'zext' 'zext_ln27_179' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1153 [1/1] (1.87ns)   --->   "%diff_89 = sub i9 %zext_ln27_178, i9 %zext_ln27_179" [src/match_template.cpp:27]   --->   Operation 1153 'sub' 'diff_89' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1154 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_90 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1154 'read' 'I_90' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_91 : Operation 1155 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_90 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1155 'read' 'T_90' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_91 : Operation 1156 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_81)   --->   "%mul_ln28_49 = mul i18 %sext_ln27_84, i18 %sext_ln27_84" [src/match_template.cpp:28]   --->   Operation 1156 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1157 [2/2] (1.66ns)   --->   "%mul_ln28_70 = mul i18 %sext_ln27_88, i18 %sext_ln27_88" [src/match_template.cpp:28]   --->   Operation 1157 'mul' 'mul_ln28_70' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1158 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_80)   --->   "%mul_ln28_74 = mul i18 %sext_ln27_86, i18 %sext_ln27_86" [src/match_template.cpp:28]   --->   Operation 1158 'mul' 'mul_ln28_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1159 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_79 = add i19 %sext_ln28_106, i19 %sext_ln28_11" [src/match_template.cpp:28]   --->   Operation 1159 'add' 'add_ln28_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1160 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_80 = add i18 %mul_ln28_20, i18 %mul_ln28_74" [src/match_template.cpp:28]   --->   Operation 1160 'add' 'add_ln28_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 91> <Delay = 2.10>
ST_92 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln27_89 = sext i9 %diff_89" [src/match_template.cpp:27]   --->   Operation 1161 'sext' 'sext_ln27_89' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1162 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_91 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1162 'read' 'I_91' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_92 : Operation 1163 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_91 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1163 'read' 'T_91' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_92 : Operation 1164 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_84)   --->   "%mul_ln28_32 = mul i18 %sext_ln27_89, i18 %sext_ln27_89" [src/match_template.cpp:28]   --->   Operation 1164 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1165 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_81)   --->   "%mul_ln28_49 = mul i18 %sext_ln27_84, i18 %sext_ln27_84" [src/match_template.cpp:28]   --->   Operation 1165 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1166 [1/2] (1.66ns)   --->   "%mul_ln28_70 = mul i18 %sext_ln27_88, i18 %sext_ln27_88" [src/match_template.cpp:28]   --->   Operation 1166 'mul' 'mul_ln28_70' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1167 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_80 = add i18 %mul_ln28_20, i18 %mul_ln28_74" [src/match_template.cpp:28]   --->   Operation 1167 'add' 'add_ln28_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 93 <SV = 92> <Delay = 2.10>
ST_93 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln27_174 = zext i8 %T_87" [src/match_template.cpp:27]   --->   Operation 1168 'zext' 'zext_ln27_174' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln27_175 = zext i8 %I_87" [src/match_template.cpp:27]   --->   Operation 1169 'zext' 'zext_ln27_175' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1170 [1/1] (1.87ns)   --->   "%diff_87 = sub i9 %zext_ln27_174, i9 %zext_ln27_175" [src/match_template.cpp:27]   --->   Operation 1170 'sub' 'diff_87' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln27_182 = zext i8 %T_91" [src/match_template.cpp:27]   --->   Operation 1171 'zext' 'zext_ln27_182' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln27_183 = zext i8 %I_91" [src/match_template.cpp:27]   --->   Operation 1172 'zext' 'zext_ln27_183' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1173 [1/1] (1.87ns)   --->   "%diff_91 = sub i9 %zext_ln27_182, i9 %zext_ln27_183" [src/match_template.cpp:27]   --->   Operation 1173 'sub' 'diff_91' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1174 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_92 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1174 'read' 'I_92' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_93 : Operation 1175 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_92 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1175 'read' 'T_92' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_93 : Operation 1176 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_84)   --->   "%mul_ln28_32 = mul i18 %sext_ln27_89, i18 %sext_ln27_89" [src/match_template.cpp:28]   --->   Operation 1176 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_81)   --->   "%mul_ln28_49 = mul i18 %sext_ln27_84, i18 %sext_ln27_84" [src/match_template.cpp:28]   --->   Operation 1177 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1178 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_81)   --->   "%sext_ln28_15 = sext i18 %mul_ln28_49" [src/match_template.cpp:28]   --->   Operation 1178 'sext' 'sext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln28_108 = sext i18 %add_ln28_80" [src/match_template.cpp:28]   --->   Operation 1179 'sext' 'sext_ln28_108' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1180 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_81 = add i19 %sext_ln28_108, i19 %sext_ln28_15" [src/match_template.cpp:28]   --->   Operation 1180 'add' 'add_ln28_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 93> <Delay = 2.10>
ST_94 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln27_87 = sext i9 %diff_87" [src/match_template.cpp:27]   --->   Operation 1181 'sext' 'sext_ln27_87' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln27_91 = sext i9 %diff_91" [src/match_template.cpp:27]   --->   Operation 1182 'sext' 'sext_ln27_91' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln27_184 = zext i8 %T_92" [src/match_template.cpp:27]   --->   Operation 1183 'zext' 'zext_ln27_184' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln27_185 = zext i8 %I_92" [src/match_template.cpp:27]   --->   Operation 1184 'zext' 'zext_ln27_185' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1185 [1/1] (1.87ns)   --->   "%diff_92 = sub i9 %zext_ln27_184, i9 %zext_ln27_185" [src/match_template.cpp:27]   --->   Operation 1185 'sub' 'diff_92' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1186 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_93 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1186 'read' 'I_93' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_94 : Operation 1187 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_93 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1187 'read' 'T_93' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_94 : Operation 1188 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_85)   --->   "%mul_ln28_23 = mul i18 %sext_ln27_87, i18 %sext_ln27_87" [src/match_template.cpp:28]   --->   Operation 1188 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1189 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_84)   --->   "%mul_ln28_32 = mul i18 %sext_ln27_89, i18 %sext_ln27_89" [src/match_template.cpp:28]   --->   Operation 1189 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1190 [2/2] (1.66ns)   --->   "%mul_ln28_57 = mul i18 %sext_ln27_91, i18 %sext_ln27_91" [src/match_template.cpp:28]   --->   Operation 1190 'mul' 'mul_ln28_57' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1191 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_81 = add i19 %sext_ln28_108, i19 %sext_ln28_15" [src/match_template.cpp:28]   --->   Operation 1191 'add' 'add_ln28_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_84 = add i18 %mul_ln28_70, i18 %mul_ln28_32" [src/match_template.cpp:28]   --->   Operation 1192 'add' 'add_ln28_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 2.21>
ST_95 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln27_92 = sext i9 %diff_92" [src/match_template.cpp:27]   --->   Operation 1193 'sext' 'sext_ln27_92' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1194 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_94 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1194 'read' 'I_94' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_95 : Operation 1195 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_94 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1195 'read' 'T_94' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_95 : Operation 1196 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_86)   --->   "%mul_ln28_10 = mul i18 %sext_ln27_92, i18 %sext_ln27_92" [src/match_template.cpp:28]   --->   Operation 1196 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1197 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_85)   --->   "%mul_ln28_23 = mul i18 %sext_ln27_87, i18 %sext_ln27_87" [src/match_template.cpp:28]   --->   Operation 1197 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1198 [1/2] (1.66ns)   --->   "%mul_ln28_57 = mul i18 %sext_ln27_91, i18 %sext_ln27_91" [src/match_template.cpp:28]   --->   Operation 1198 'mul' 'mul_ln28_57' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln28_107 = sext i19 %add_ln28_79" [src/match_template.cpp:28]   --->   Operation 1199 'sext' 'sext_ln28_107' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln28_109 = sext i19 %add_ln28_81" [src/match_template.cpp:28]   --->   Operation 1200 'sext' 'sext_ln28_109' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1201 [1/1] (2.21ns)   --->   "%add_ln28_82 = add i20 %sext_ln28_109, i20 %sext_ln28_107" [src/match_template.cpp:28]   --->   Operation 1201 'add' 'add_ln28_82' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_84 = add i18 %mul_ln28_70, i18 %mul_ln28_32" [src/match_template.cpp:28]   --->   Operation 1202 'add' 'add_ln28_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 2.24>
ST_96 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln27_180 = zext i8 %T_90" [src/match_template.cpp:27]   --->   Operation 1203 'zext' 'zext_ln27_180' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln27_181 = zext i8 %I_90" [src/match_template.cpp:27]   --->   Operation 1204 'zext' 'zext_ln27_181' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1205 [1/1] (1.87ns)   --->   "%diff_90 = sub i9 %zext_ln27_180, i9 %zext_ln27_181" [src/match_template.cpp:27]   --->   Operation 1205 'sub' 'diff_90' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln27_188 = zext i8 %T_94" [src/match_template.cpp:27]   --->   Operation 1206 'zext' 'zext_ln27_188' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln27_189 = zext i8 %I_94" [src/match_template.cpp:27]   --->   Operation 1207 'zext' 'zext_ln27_189' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1208 [1/1] (1.87ns)   --->   "%diff_94 = sub i9 %zext_ln27_188, i9 %zext_ln27_189" [src/match_template.cpp:27]   --->   Operation 1208 'sub' 'diff_94' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1209 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_95 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1209 'read' 'I_95' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_96 : Operation 1210 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_95 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1210 'read' 'T_95' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_96 : Operation 1211 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_86)   --->   "%mul_ln28_10 = mul i18 %sext_ln27_92, i18 %sext_ln27_92" [src/match_template.cpp:28]   --->   Operation 1211 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1212 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_85)   --->   "%mul_ln28_23 = mul i18 %sext_ln27_87, i18 %sext_ln27_87" [src/match_template.cpp:28]   --->   Operation 1212 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1213 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_85)   --->   "%sext_ln28_7 = sext i18 %mul_ln28_23" [src/match_template.cpp:28]   --->   Operation 1213 'sext' 'sext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln28_105 = sext i20 %add_ln28_77" [src/match_template.cpp:28]   --->   Operation 1214 'sext' 'sext_ln28_105' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln28_110 = sext i20 %add_ln28_82" [src/match_template.cpp:28]   --->   Operation 1215 'sext' 'sext_ln28_110' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1216 [1/1] (2.24ns)   --->   "%add_ln28_83 = add i21 %sext_ln28_110, i21 %sext_ln28_105" [src/match_template.cpp:28]   --->   Operation 1216 'add' 'add_ln28_83' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln28_112 = sext i18 %add_ln28_84" [src/match_template.cpp:28]   --->   Operation 1217 'sext' 'sext_ln28_112' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1218 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_85 = add i19 %sext_ln28_112, i19 %sext_ln28_7" [src/match_template.cpp:28]   --->   Operation 1218 'add' 'add_ln28_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 2.10>
ST_97 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln27_90 = sext i9 %diff_90" [src/match_template.cpp:27]   --->   Operation 1219 'sext' 'sext_ln27_90' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln27_94 = sext i9 %diff_94" [src/match_template.cpp:27]   --->   Operation 1220 'sext' 'sext_ln27_94' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln27_190 = zext i8 %T_95" [src/match_template.cpp:27]   --->   Operation 1221 'zext' 'zext_ln27_190' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln27_191 = zext i8 %I_95" [src/match_template.cpp:27]   --->   Operation 1222 'zext' 'zext_ln27_191' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1223 [1/1] (1.87ns)   --->   "%diff_95 = sub i9 %zext_ln27_190, i9 %zext_ln27_191" [src/match_template.cpp:27]   --->   Operation 1223 'sub' 'diff_95' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1224 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_96 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1224 'read' 'I_96' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_97 : Operation 1225 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_96 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1225 'read' 'T_96' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_97 : Operation 1226 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_86)   --->   "%mul_ln28_10 = mul i18 %sext_ln27_92, i18 %sext_ln27_92" [src/match_template.cpp:28]   --->   Operation 1226 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1227 [2/2] (1.66ns)   --->   "%mul_ln28_35 = mul i18 %sext_ln27_94, i18 %sext_ln27_94" [src/match_template.cpp:28]   --->   Operation 1227 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1228 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_87)   --->   "%mul_ln28_90 = mul i18 %sext_ln27_90, i18 %sext_ln27_90" [src/match_template.cpp:28]   --->   Operation 1228 'mul' 'mul_ln28_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_85 = add i19 %sext_ln28_112, i19 %sext_ln28_7" [src/match_template.cpp:28]   --->   Operation 1229 'add' 'add_ln28_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1230 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_86 = add i18 %mul_ln28_57, i18 %mul_ln28_10" [src/match_template.cpp:28]   --->   Operation 1230 'add' 'add_ln28_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 97> <Delay = 2.10>
ST_98 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln27_95 = sext i9 %diff_95" [src/match_template.cpp:27]   --->   Operation 1231 'sext' 'sext_ln27_95' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln27_192 = zext i8 %T_96" [src/match_template.cpp:27]   --->   Operation 1232 'zext' 'zext_ln27_192' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln27_193 = zext i8 %I_96" [src/match_template.cpp:27]   --->   Operation 1233 'zext' 'zext_ln27_193' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1234 [1/1] (1.87ns)   --->   "%diff_96 = sub i9 %zext_ln27_192, i9 %zext_ln27_193" [src/match_template.cpp:27]   --->   Operation 1234 'sub' 'diff_96' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1235 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_97 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1235 'read' 'I_97' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_98 : Operation 1236 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_97 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1236 'read' 'T_97' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_98 : Operation 1237 [1/2] (1.66ns)   --->   "%mul_ln28_35 = mul i18 %sext_ln27_94, i18 %sext_ln27_94" [src/match_template.cpp:28]   --->   Operation 1237 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1238 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_87)   --->   "%mul_ln28_90 = mul i18 %sext_ln27_90, i18 %sext_ln27_90" [src/match_template.cpp:28]   --->   Operation 1238 'mul' 'mul_ln28_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1239 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_89)   --->   "%mul_ln28_99 = mul i18 %sext_ln27_95, i18 %sext_ln27_95" [src/match_template.cpp:28]   --->   Operation 1239 'mul' 'mul_ln28_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1240 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_86 = add i18 %mul_ln28_57, i18 %mul_ln28_10" [src/match_template.cpp:28]   --->   Operation 1240 'add' 'add_ln28_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 98> <Delay = 2.10>
ST_99 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln27_96 = sext i9 %diff_96" [src/match_template.cpp:27]   --->   Operation 1241 'sext' 'sext_ln27_96' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln27_194 = zext i8 %T_97" [src/match_template.cpp:27]   --->   Operation 1242 'zext' 'zext_ln27_194' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln27_195 = zext i8 %I_97" [src/match_template.cpp:27]   --->   Operation 1243 'zext' 'zext_ln27_195' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1244 [1/1] (1.87ns)   --->   "%diff_97 = sub i9 %zext_ln27_194, i9 %zext_ln27_195" [src/match_template.cpp:27]   --->   Operation 1244 'sub' 'diff_97' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1245 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_98 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1245 'read' 'I_98' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_99 : Operation 1246 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_98 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1246 'read' 'T_98' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_99 : Operation 1247 [2/2] (1.66ns)   --->   "%mul_ln28_45 = mul i18 %sext_ln27_96, i18 %sext_ln27_96" [src/match_template.cpp:28]   --->   Operation 1247 'mul' 'mul_ln28_45' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1248 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_87)   --->   "%mul_ln28_90 = mul i18 %sext_ln27_90, i18 %sext_ln27_90" [src/match_template.cpp:28]   --->   Operation 1248 'mul' 'mul_ln28_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1249 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_87)   --->   "%sext_ln28_26 = sext i18 %mul_ln28_90" [src/match_template.cpp:28]   --->   Operation 1249 'sext' 'sext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1250 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_89)   --->   "%mul_ln28_99 = mul i18 %sext_ln27_95, i18 %sext_ln27_95" [src/match_template.cpp:28]   --->   Operation 1250 'mul' 'mul_ln28_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln28_114 = sext i18 %add_ln28_86" [src/match_template.cpp:28]   --->   Operation 1251 'sext' 'sext_ln28_114' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1252 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_87 = add i19 %sext_ln28_114, i19 %sext_ln28_26" [src/match_template.cpp:28]   --->   Operation 1252 'add' 'add_ln28_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 2.10>
ST_100 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln27_186 = zext i8 %T_93" [src/match_template.cpp:27]   --->   Operation 1253 'zext' 'zext_ln27_186' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln27_187 = zext i8 %I_93" [src/match_template.cpp:27]   --->   Operation 1254 'zext' 'zext_ln27_187' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1255 [1/1] (1.87ns)   --->   "%diff_93 = sub i9 %zext_ln27_186, i9 %zext_ln27_187" [src/match_template.cpp:27]   --->   Operation 1255 'sub' 'diff_93' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln27_97 = sext i9 %diff_97" [src/match_template.cpp:27]   --->   Operation 1256 'sext' 'sext_ln27_97' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln27_196 = zext i8 %T_98" [src/match_template.cpp:27]   --->   Operation 1257 'zext' 'zext_ln27_196' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln27_197 = zext i8 %I_98" [src/match_template.cpp:27]   --->   Operation 1258 'zext' 'zext_ln27_197' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1259 [1/1] (1.87ns)   --->   "%diff_98 = sub i9 %zext_ln27_196, i9 %zext_ln27_197" [src/match_template.cpp:27]   --->   Operation 1259 'sub' 'diff_98' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1260 [1/1] ( I:1.20ns O:1.20ns )   --->   "%I_99 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24]   --->   Operation 1260 'read' 'I_99' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_100 : Operation 1261 [1/1] ( I:1.20ns O:1.20ns )   --->   "%T_99 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:25]   --->   Operation 1261 'read' 'T_99' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_100 : Operation 1262 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_91)   --->   "%mul_ln28_33 = mul i18 %sext_ln27_97, i18 %sext_ln27_97" [src/match_template.cpp:28]   --->   Operation 1262 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1263 [1/2] (1.66ns)   --->   "%mul_ln28_45 = mul i18 %sext_ln27_96, i18 %sext_ln27_96" [src/match_template.cpp:28]   --->   Operation 1263 'mul' 'mul_ln28_45' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1264 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_89)   --->   "%mul_ln28_99 = mul i18 %sext_ln27_95, i18 %sext_ln27_95" [src/match_template.cpp:28]   --->   Operation 1264 'mul' 'mul_ln28_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1265 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_87 = add i19 %sext_ln28_114, i19 %sext_ln28_26" [src/match_template.cpp:28]   --->   Operation 1265 'add' 'add_ln28_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_89 = add i18 %mul_ln28_35, i18 %mul_ln28_99" [src/match_template.cpp:28]   --->   Operation 1266 'add' 'add_ln28_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 2.21>
ST_101 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln27_93 = sext i9 %diff_93" [src/match_template.cpp:27]   --->   Operation 1267 'sext' 'sext_ln27_93' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln27_98 = sext i9 %diff_98" [src/match_template.cpp:27]   --->   Operation 1268 'sext' 'sext_ln27_98' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln27_198 = zext i8 %T_99" [src/match_template.cpp:27]   --->   Operation 1269 'zext' 'zext_ln27_198' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln27_199 = zext i8 %I_99" [src/match_template.cpp:27]   --->   Operation 1270 'zext' 'zext_ln27_199' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1271 [1/1] (1.87ns)   --->   "%diff_99 = sub i9 %zext_ln27_198, i9 %zext_ln27_199" [src/match_template.cpp:27]   --->   Operation 1271 'sub' 'diff_99' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1272 [2/2] (1.66ns)   --->   "%mul_ln28_2 = mul i18 %sext_ln27_98, i18 %sext_ln27_98" [src/match_template.cpp:28]   --->   Operation 1272 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1273 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_91)   --->   "%mul_ln28_33 = mul i18 %sext_ln27_97, i18 %sext_ln27_97" [src/match_template.cpp:28]   --->   Operation 1273 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1274 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_90)   --->   "%mul_ln28_75 = mul i18 %sext_ln27_93, i18 %sext_ln27_93" [src/match_template.cpp:28]   --->   Operation 1274 'mul' 'mul_ln28_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln28_113 = sext i19 %add_ln28_85" [src/match_template.cpp:28]   --->   Operation 1275 'sext' 'sext_ln28_113' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln28_115 = sext i19 %add_ln28_87" [src/match_template.cpp:28]   --->   Operation 1276 'sext' 'sext_ln28_115' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1277 [1/1] (2.21ns)   --->   "%add_ln28_88 = add i20 %sext_ln28_115, i20 %sext_ln28_113" [src/match_template.cpp:28]   --->   Operation 1277 'add' 'add_ln28_88' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1278 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_89 = add i18 %mul_ln28_35, i18 %mul_ln28_99" [src/match_template.cpp:28]   --->   Operation 1278 'add' 'add_ln28_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 101> <Delay = 2.10>
ST_102 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln27_99 = sext i9 %diff_99" [src/match_template.cpp:27]   --->   Operation 1279 'sext' 'sext_ln27_99' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1280 [1/2] (1.66ns)   --->   "%mul_ln28_2 = mul i18 %sext_ln27_98, i18 %sext_ln27_98" [src/match_template.cpp:28]   --->   Operation 1280 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1281 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_91)   --->   "%mul_ln28_33 = mul i18 %sext_ln27_97, i18 %sext_ln27_97" [src/match_template.cpp:28]   --->   Operation 1281 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1282 [3/3] (1.45ns) (grouped into DSP with root node add_ln28_92)   --->   "%mul_ln28_48 = mul i18 %sext_ln27_99, i18 %sext_ln27_99" [src/match_template.cpp:28]   --->   Operation 1282 'mul' 'mul_ln28_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1283 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_90)   --->   "%mul_ln28_75 = mul i18 %sext_ln27_93, i18 %sext_ln27_93" [src/match_template.cpp:28]   --->   Operation 1283 'mul' 'mul_ln28_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1284 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_91 = add i18 %mul_ln28_45, i18 %mul_ln28_33" [src/match_template.cpp:28]   --->   Operation 1284 'add' 'add_ln28_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 2.10>
ST_103 : Operation 1285 [2/3] (1.45ns) (grouped into DSP with root node add_ln28_92)   --->   "%mul_ln28_48 = mul i18 %sext_ln27_99, i18 %sext_ln27_99" [src/match_template.cpp:28]   --->   Operation 1285 'mul' 'mul_ln28_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1286 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_90)   --->   "%mul_ln28_75 = mul i18 %sext_ln27_93, i18 %sext_ln27_93" [src/match_template.cpp:28]   --->   Operation 1286 'mul' 'mul_ln28_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1287 [1/1] (0.00ns) (grouped into DSP with root node add_ln28_90)   --->   "%sext_ln28_22 = sext i18 %mul_ln28_75" [src/match_template.cpp:28]   --->   Operation 1287 'sext' 'sext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln28_117 = sext i18 %add_ln28_89" [src/match_template.cpp:28]   --->   Operation 1288 'sext' 'sext_ln28_117' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1289 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_90 = add i19 %sext_ln28_117, i19 %sext_ln28_22" [src/match_template.cpp:28]   --->   Operation 1289 'add' 'add_ln28_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1290 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_91 = add i18 %mul_ln28_45, i18 %mul_ln28_33" [src/match_template.cpp:28]   --->   Operation 1290 'add' 'add_ln28_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 104 <SV = 103> <Delay = 2.10>
ST_104 : Operation 1291 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_92)   --->   "%mul_ln28_48 = mul i18 %sext_ln27_99, i18 %sext_ln27_99" [src/match_template.cpp:28]   --->   Operation 1291 'mul' 'mul_ln28_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1292 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_90 = add i19 %sext_ln28_117, i19 %sext_ln28_22" [src/match_template.cpp:28]   --->   Operation 1292 'add' 'add_ln28_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1293 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_92 = add i18 %mul_ln28_2, i18 %mul_ln28_48" [src/match_template.cpp:28]   --->   Operation 1293 'add' 'add_ln28_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 104> <Delay = 2.10>
ST_105 : Operation 1294 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_92 = add i18 %mul_ln28_2, i18 %mul_ln28_48" [src/match_template.cpp:28]   --->   Operation 1294 'add' 'add_ln28_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 105> <Delay = 2.18>
ST_106 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln28_119 = sext i18 %add_ln28_91" [src/match_template.cpp:28]   --->   Operation 1295 'sext' 'sext_ln28_119' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln28_120 = sext i18 %add_ln28_92" [src/match_template.cpp:28]   --->   Operation 1296 'sext' 'sext_ln28_120' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1297 [1/1] (2.18ns)   --->   "%add_ln28_93 = add i19 %sext_ln28_120, i19 %sext_ln28_119" [src/match_template.cpp:28]   --->   Operation 1297 'add' 'add_ln28_93' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.21>
ST_107 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln28_118 = sext i19 %add_ln28_90" [src/match_template.cpp:28]   --->   Operation 1298 'sext' 'sext_ln28_118' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln28_121 = sext i19 %add_ln28_93" [src/match_template.cpp:28]   --->   Operation 1299 'sext' 'sext_ln28_121' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1300 [1/1] (2.21ns)   --->   "%add_ln28_94 = add i20 %sext_ln28_121, i20 %sext_ln28_118" [src/match_template.cpp:28]   --->   Operation 1300 'add' 'add_ln28_94' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.24>
ST_108 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln28_116 = sext i20 %add_ln28_88" [src/match_template.cpp:28]   --->   Operation 1301 'sext' 'sext_ln28_116' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln28_122 = sext i20 %add_ln28_94" [src/match_template.cpp:28]   --->   Operation 1302 'sext' 'sext_ln28_122' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1303 [1/1] (2.24ns)   --->   "%add_ln28_95 = add i21 %sext_ln28_122, i21 %sext_ln28_116" [src/match_template.cpp:28]   --->   Operation 1303 'add' 'add_ln28_95' <Predicate = true> <Delay = 2.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.27>
ST_109 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln28_111 = sext i21 %add_ln28_83" [src/match_template.cpp:28]   --->   Operation 1304 'sext' 'sext_ln28_111' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln28_123 = sext i21 %add_ln28_95" [src/match_template.cpp:28]   --->   Operation 1305 'sext' 'sext_ln28_123' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1306 [1/1] (2.27ns)   --->   "%add_ln28_96 = add i22 %sext_ln28_123, i22 %sext_ln28_111" [src/match_template.cpp:28]   --->   Operation 1306 'add' 'add_ln28_96' <Predicate = true> <Delay = 2.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.29>
ST_110 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln28_100 = sext i22 %add_ln28_72" [src/match_template.cpp:28]   --->   Operation 1307 'sext' 'sext_ln28_100' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln28_124 = sext i22 %add_ln28_96" [src/match_template.cpp:28]   --->   Operation 1308 'sext' 'sext_ln28_124' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1309 [1/1] (2.29ns)   --->   "%add_ln28_97 = add i23 %sext_ln28_124, i23 %sext_ln28_100" [src/match_template.cpp:28]   --->   Operation 1309 'add' 'add_ln28_97' <Predicate = true> <Delay = 2.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.32>
ST_111 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln28_76 = sext i23 %add_ln28_48" [src/match_template.cpp:28]   --->   Operation 1310 'sext' 'sext_ln28_76' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln28_125 = sext i23 %add_ln28_97" [src/match_template.cpp:28]   --->   Operation 1311 'sext' 'sext_ln28_125' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1312 [1/1] (2.32ns)   --->   "%rsum = add i24 %sext_ln28_125, i24 %sext_ln28_76" [src/match_template.cpp:28]   --->   Operation 1312 'add' 'rsum' <Predicate = true> <Delay = 2.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.95>
ST_112 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i24 %rsum" [src/match_template.cpp:33]   --->   Operation 1313 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33" [src/match_template.cpp:33]   --->   Operation 1314 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1315 [5/5] (3.95ns)   --->   "%mul_ln33 = mul i55 %zext_ln33, i55 5497558139" [src/match_template.cpp:33]   --->   Operation 1315 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.95>
ST_113 : Operation 1316 [4/5] (3.95ns)   --->   "%mul_ln33 = mul i55 %zext_ln33, i55 5497558139" [src/match_template.cpp:33]   --->   Operation 1316 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.95>
ST_114 : Operation 1317 [3/5] (3.95ns)   --->   "%mul_ln33 = mul i55 %zext_ln33, i55 5497558139" [src/match_template.cpp:33]   --->   Operation 1317 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.95>
ST_115 : Operation 1318 [2/5] (3.95ns)   --->   "%mul_ln33 = mul i55 %zext_ln33, i55 5497558139" [src/match_template.cpp:33]   --->   Operation 1318 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.95>
ST_116 : Operation 1319 [1/5] (3.95ns)   --->   "%mul_ln33 = mul i55 %zext_ln33, i55 5497558139" [src/match_template.cpp:33]   --->   Operation 1319 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1320 [1/1] (0.00ns)   --->   "%result = partselect i16 @_ssdm_op_PartSelect.i16.i55.i32.i32, i55 %mul_ln33, i32 39, i32 54" [src/match_template.cpp:33]   --->   Operation 1320 'partselect' 'result' <Predicate = true> <Delay = 0.00>

State 117 <SV = 116> <Delay = 1.58>
ST_117 : Operation 1321 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str"   --->   Operation 1321 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1322 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8281, i64 8281, i64 8281"   --->   Operation 1322 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1323 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [src/match_template.cpp:15]   --->   Operation 1323 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1324 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %img_out_data, i16 %result" [/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->src/match_template.cpp:34]   --->   Operation 1324 'write' 'write_ln553' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_117 : Operation 1325 [1/1] (1.58ns)   --->   "%ret_ln37 = ret" [src/match_template.cpp:37]   --->   Operation 1325 'ret' 'ret_ln37' <Predicate = (icmp_ln13)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 1.581ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten2' [49]  (1.581 ns)

 <State 2>: 2.070ns
The critical path consists of the following:
	'load' operation 14 bit ('indvar_flatten2_load', src/match_template.cpp:13) on local variable 'indvar_flatten2' [52]  (0.000 ns)
	'add' operation 14 bit ('add_ln13', src/match_template.cpp:13) [986]  (2.070 ns)

 <State 3>: 1.665ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln28_93', src/match_template.cpp:28) [776]  (1.665 ns)

 <State 4>: 1.871ns
The critical path consists of the following:
	'sub' operation 9 bit ('diff', src/match_template.cpp:27) [72]  (1.871 ns)

 <State 5>: 1.450ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[784] ('mul_ln28_34', src/match_template.cpp:28) [700]  (1.450 ns)

 <State 6>: 1.871ns
The critical path consists of the following:
	'sub' operation 9 bit ('diff', src/match_template.cpp:27) [66]  (1.871 ns)

 <State 7>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[784] ('mul_ln28_34', src/match_template.cpp:28) [700]  (0.000 ns)
	'add' operation 18 bit of DSP[784] ('add_ln28', src/match_template.cpp:28) [784]  (2.100 ns)

 <State 8>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[784] ('add_ln28', src/match_template.cpp:28) [784]  (2.100 ns)

 <State 9>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[786] ('mul_ln28_30', src/match_template.cpp:28) [695]  (0.000 ns)
	'add' operation 19 bit of DSP[786] ('add_ln28_1', src/match_template.cpp:28) [786]  (2.100 ns)

 <State 10>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[786] ('add_ln28_1', src/match_template.cpp:28) [786]  (2.100 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[788] ('add_ln28_2', src/match_template.cpp:28) [788]  (2.100 ns)

 <State 12>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[790] ('mul_ln28_21', src/match_template.cpp:28) [683]  (0.000 ns)
	'add' operation 19 bit of DSP[790] ('add_ln28_3', src/match_template.cpp:28) [790]  (2.100 ns)

 <State 13>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[790] ('add_ln28_3', src/match_template.cpp:28) [790]  (2.100 ns)

 <State 14>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_4', src/match_template.cpp:28) [792]  (2.217 ns)

 <State 15>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[796] ('mul_ln28_4', src/match_template.cpp:28) [662]  (0.000 ns)
	'add' operation 19 bit of DSP[796] ('add_ln28_6', src/match_template.cpp:28) [796]  (2.100 ns)

 <State 16>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[796] ('add_ln28_6', src/match_template.cpp:28) [796]  (2.100 ns)

 <State 17>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[798] ('add_ln28_7', src/match_template.cpp:28) [798]  (2.100 ns)

 <State 18>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[800] ('mul_ln28_80', src/match_template.cpp:28) [760]  (0.000 ns)
	'add' operation 19 bit of DSP[800] ('add_ln28_8', src/match_template.cpp:28) [800]  (2.100 ns)

 <State 19>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[800] ('add_ln28_8', src/match_template.cpp:28) [800]  (2.100 ns)

 <State 20>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_9', src/match_template.cpp:28) [802]  (2.217 ns)

 <State 21>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_10', src/match_template.cpp:28) [804]  (2.244 ns)

 <State 22>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[808] ('add_ln28_12', src/match_template.cpp:28) [808]  (2.100 ns)

 <State 23>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[810] ('add_ln28_13', src/match_template.cpp:28) [810]  (2.100 ns)

 <State 24>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[812] ('mul_ln28_72', src/match_template.cpp:28) [749]  (0.000 ns)
	'add' operation 19 bit of DSP[812] ('add_ln28_14', src/match_template.cpp:28) [812]  (2.100 ns)

 <State 25>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[812] ('add_ln28_14', src/match_template.cpp:28) [812]  (2.100 ns)

 <State 26>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_15', src/match_template.cpp:28) [814]  (2.217 ns)

 <State 27>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[820] ('mul_ln28_64', src/match_template.cpp:28) [740]  (0.000 ns)
	'add' operation 18 bit of DSP[820] ('add_ln28_18', src/match_template.cpp:28) [820]  (2.100 ns)

 <State 28>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[818] ('mul_ln28_3', src/match_template.cpp:28) [660]  (0.000 ns)
	'add' operation 19 bit of DSP[818] ('add_ln28_17', src/match_template.cpp:28) [818]  (2.100 ns)

 <State 29>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[818] ('add_ln28_17', src/match_template.cpp:28) [818]  (2.100 ns)

 <State 30>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[822] ('add_ln28_19', src/match_template.cpp:28) [822]  (2.100 ns)

 <State 31>: 2.190ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln28_20', src/match_template.cpp:28) [824]  (2.190 ns)

 <State 32>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_21', src/match_template.cpp:28) [826]  (2.217 ns)

 <State 33>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_22', src/match_template.cpp:28) [828]  (2.244 ns)

 <State 34>: 2.271ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln28_23', src/match_template.cpp:28) [830]  (2.271 ns)

 <State 35>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[834] ('add_ln28_25', src/match_template.cpp:28) [834]  (2.100 ns)

 <State 36>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[836] ('add_ln28_26', src/match_template.cpp:28) [836]  (2.100 ns)

 <State 37>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[838] ('mul_ln28_1', src/match_template.cpp:28) [657]  (0.000 ns)
	'add' operation 19 bit of DSP[838] ('add_ln28_27', src/match_template.cpp:28) [838]  (2.100 ns)

 <State 38>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[838] ('add_ln28_27', src/match_template.cpp:28) [838]  (2.100 ns)

 <State 39>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_28', src/match_template.cpp:28) [840]  (2.217 ns)

 <State 40>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[844] ('mul_ln28_79', src/match_template.cpp:28) [758]  (0.000 ns)
	'add' operation 19 bit of DSP[844] ('add_ln28_30', src/match_template.cpp:28) [844]  (2.100 ns)

 <State 41>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[844] ('add_ln28_30', src/match_template.cpp:28) [844]  (2.100 ns)

 <State 42>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[846] ('add_ln28_31', src/match_template.cpp:28) [846]  (2.100 ns)

 <State 43>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[848] ('mul_ln28_71', src/match_template.cpp:28) [747]  (0.000 ns)
	'add' operation 19 bit of DSP[848] ('add_ln28_32', src/match_template.cpp:28) [848]  (2.100 ns)

 <State 44>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[848] ('add_ln28_32', src/match_template.cpp:28) [848]  (2.100 ns)

 <State 45>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_33', src/match_template.cpp:28) [850]  (2.217 ns)

 <State 46>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_34', src/match_template.cpp:28) [852]  (2.244 ns)

 <State 47>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[856] ('add_ln28_36', src/match_template.cpp:28) [856]  (2.100 ns)

 <State 48>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[858] ('add_ln28_37', src/match_template.cpp:28) [858]  (2.100 ns)

 <State 49>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[860] ('mul_ln28_39', src/match_template.cpp:28) [707]  (0.000 ns)
	'add' operation 19 bit of DSP[860] ('add_ln28_38', src/match_template.cpp:28) [860]  (2.100 ns)

 <State 50>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[860] ('add_ln28_38', src/match_template.cpp:28) [860]  (2.100 ns)

 <State 51>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_39', src/match_template.cpp:28) [862]  (2.217 ns)

 <State 52>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[868] ('mul_ln28_13', src/match_template.cpp:28) [672]  (0.000 ns)
	'add' operation 18 bit of DSP[868] ('add_ln28_42', src/match_template.cpp:28) [868]  (2.100 ns)

 <State 53>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[866] ('mul_ln28_86', src/match_template.cpp:28) [767]  (0.000 ns)
	'add' operation 19 bit of DSP[866] ('add_ln28_41', src/match_template.cpp:28) [866]  (2.100 ns)

 <State 54>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[866] ('add_ln28_41', src/match_template.cpp:28) [866]  (2.100 ns)

 <State 55>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[870] ('add_ln28_43', src/match_template.cpp:28) [870]  (2.100 ns)

 <State 56>: 2.190ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln28_44', src/match_template.cpp:28) [872]  (2.190 ns)

 <State 57>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_45', src/match_template.cpp:28) [874]  (2.217 ns)

 <State 58>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_46', src/match_template.cpp:28) [876]  (2.244 ns)

 <State 59>: 2.271ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln28_47', src/match_template.cpp:28) [878]  (2.271 ns)

 <State 60>: 2.298ns
The critical path consists of the following:
	'add' operation 23 bit ('add_ln28_48', src/match_template.cpp:28) [880]  (2.298 ns)

 <State 61>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[886] ('add_ln28_51', src/match_template.cpp:28) [886]  (2.100 ns)

 <State 62>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[888] ('mul_ln28_55', src/match_template.cpp:28) [730]  (0.000 ns)
	'add' operation 19 bit of DSP[888] ('add_ln28_52', src/match_template.cpp:28) [888]  (2.100 ns)

 <State 63>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[888] ('add_ln28_52', src/match_template.cpp:28) [888]  (2.100 ns)

 <State 64>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_53', src/match_template.cpp:28) [890]  (2.217 ns)

 <State 65>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[894] ('mul_ln28_98', src/match_template.cpp:28) [781]  (0.000 ns)
	'add' operation 19 bit of DSP[894] ('add_ln28_55', src/match_template.cpp:28) [894]  (2.100 ns)

 <State 66>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[894] ('add_ln28_55', src/match_template.cpp:28) [894]  (2.100 ns)

 <State 67>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[896] ('add_ln28_56', src/match_template.cpp:28) [896]  (2.100 ns)

 <State 68>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[898] ('mul_ln28_44', src/match_template.cpp:28) [713]  (0.000 ns)
	'add' operation 19 bit of DSP[898] ('add_ln28_57', src/match_template.cpp:28) [898]  (2.100 ns)

 <State 69>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[898] ('add_ln28_57', src/match_template.cpp:28) [898]  (2.100 ns)

 <State 70>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_58', src/match_template.cpp:28) [900]  (2.217 ns)

 <State 71>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_59', src/match_template.cpp:28) [902]  (2.244 ns)

 <State 72>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[906] ('add_ln28_61', src/match_template.cpp:28) [906]  (2.100 ns)

 <State 73>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[908] ('add_ln28_62', src/match_template.cpp:28) [908]  (2.100 ns)

 <State 74>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[910] ('mul_ln28_52', src/match_template.cpp:28) [724]  (0.000 ns)
	'add' operation 19 bit of DSP[910] ('add_ln28_63', src/match_template.cpp:28) [910]  (2.100 ns)

 <State 75>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[910] ('add_ln28_63', src/match_template.cpp:28) [910]  (2.100 ns)

 <State 76>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_64', src/match_template.cpp:28) [912]  (2.217 ns)

 <State 77>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[918] ('mul_ln28_41', src/match_template.cpp:28) [710]  (0.000 ns)
	'add' operation 18 bit of DSP[918] ('add_ln28_67', src/match_template.cpp:28) [918]  (2.100 ns)

 <State 78>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[916] ('mul_ln28_47', src/match_template.cpp:28) [717]  (0.000 ns)
	'add' operation 19 bit of DSP[916] ('add_ln28_66', src/match_template.cpp:28) [916]  (2.100 ns)

 <State 79>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[916] ('add_ln28_66', src/match_template.cpp:28) [916]  (2.100 ns)

 <State 80>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[920] ('add_ln28_68', src/match_template.cpp:28) [920]  (2.100 ns)

 <State 81>: 2.190ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln28_69', src/match_template.cpp:28) [922]  (2.190 ns)

 <State 82>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_70', src/match_template.cpp:28) [924]  (2.217 ns)

 <State 83>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_71', src/match_template.cpp:28) [926]  (2.244 ns)

 <State 84>: 2.271ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln28_72', src/match_template.cpp:28) [928]  (2.271 ns)

 <State 85>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[932] ('add_ln28_74', src/match_template.cpp:28) [932]  (2.100 ns)

 <State 86>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[934] ('add_ln28_75', src/match_template.cpp:28) [934]  (2.100 ns)

 <State 87>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[936] ('mul_ln28_17', src/match_template.cpp:28) [676]  (0.000 ns)
	'add' operation 19 bit of DSP[936] ('add_ln28_76', src/match_template.cpp:28) [936]  (2.100 ns)

 <State 88>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[936] ('add_ln28_76', src/match_template.cpp:28) [936]  (2.100 ns)

 <State 89>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_77', src/match_template.cpp:28) [938]  (2.217 ns)

 <State 90>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[942] ('mul_ln28_38', src/match_template.cpp:28) [705]  (0.000 ns)
	'add' operation 19 bit of DSP[942] ('add_ln28_79', src/match_template.cpp:28) [942]  (2.100 ns)

 <State 91>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[942] ('add_ln28_79', src/match_template.cpp:28) [942]  (2.100 ns)

 <State 92>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[944] ('add_ln28_80', src/match_template.cpp:28) [944]  (2.100 ns)

 <State 93>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[946] ('mul_ln28_49', src/match_template.cpp:28) [720]  (0.000 ns)
	'add' operation 19 bit of DSP[946] ('add_ln28_81', src/match_template.cpp:28) [946]  (2.100 ns)

 <State 94>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[946] ('add_ln28_81', src/match_template.cpp:28) [946]  (2.100 ns)

 <State 95>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_82', src/match_template.cpp:28) [948]  (2.217 ns)

 <State 96>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_83', src/match_template.cpp:28) [950]  (2.244 ns)

 <State 97>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[954] ('add_ln28_85', src/match_template.cpp:28) [954]  (2.100 ns)

 <State 98>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[956] ('add_ln28_86', src/match_template.cpp:28) [956]  (2.100 ns)

 <State 99>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[958] ('mul_ln28_90', src/match_template.cpp:28) [772]  (0.000 ns)
	'add' operation 19 bit of DSP[958] ('add_ln28_87', src/match_template.cpp:28) [958]  (2.100 ns)

 <State 100>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[958] ('add_ln28_87', src/match_template.cpp:28) [958]  (2.100 ns)

 <State 101>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_88', src/match_template.cpp:28) [960]  (2.217 ns)

 <State 102>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[966] ('mul_ln28_33', src/match_template.cpp:28) [699]  (0.000 ns)
	'add' operation 18 bit of DSP[966] ('add_ln28_91', src/match_template.cpp:28) [966]  (2.100 ns)

 <State 103>: 2.100ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[964] ('mul_ln28_75', src/match_template.cpp:28) [753]  (0.000 ns)
	'add' operation 19 bit of DSP[964] ('add_ln28_90', src/match_template.cpp:28) [964]  (2.100 ns)

 <State 104>: 2.100ns
The critical path consists of the following:
	'add' operation 19 bit of DSP[964] ('add_ln28_90', src/match_template.cpp:28) [964]  (2.100 ns)

 <State 105>: 2.100ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[968] ('add_ln28_92', src/match_template.cpp:28) [968]  (2.100 ns)

 <State 106>: 2.190ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln28_93', src/match_template.cpp:28) [970]  (2.190 ns)

 <State 107>: 2.217ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln28_94', src/match_template.cpp:28) [972]  (2.217 ns)

 <State 108>: 2.244ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln28_95', src/match_template.cpp:28) [974]  (2.244 ns)

 <State 109>: 2.271ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln28_96', src/match_template.cpp:28) [976]  (2.271 ns)

 <State 110>: 2.298ns
The critical path consists of the following:
	'add' operation 23 bit ('add_ln28_97', src/match_template.cpp:28) [978]  (2.298 ns)

 <State 111>: 2.325ns
The critical path consists of the following:
	'add' operation 24 bit ('rsum', src/match_template.cpp:28) [980]  (2.325 ns)

 <State 112>: 3.950ns
The critical path consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

 <State 113>: 3.950ns
The critical path consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

 <State 114>: 3.950ns
The critical path consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

 <State 115>: 3.950ns
The critical path consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

 <State 116>: 3.950ns
The critical path consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

 <State 117>: 1.581ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
