Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 12:05:16 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.046        0.000                      0                  304        0.106        0.000                      0                  304        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.046        0.000                      0                  304        0.106        0.000                      0                  304        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.261ns (32.366%)  route 4.725ns (67.634%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.645     5.248    alien_graph_st_unit/CLK
    SLICE_X9Y58          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.704 r  alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/Q
                         net (fo=13, routed)          1.211     6.915    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_0[3]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.146     7.061 r  alien_graph_st_unit/i__carry_i_11__0/O
                         net (fo=6, routed)           0.678     7.739    alien_graph_st_unit/i__carry_i_11__0_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I1_O)        0.354     8.093 r  alien_graph_st_unit/i__carry_i_9__0/O
                         net (fo=5, routed)           0.724     8.816    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_1
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.326     9.142 r  alien_graph_st_unit/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     9.142    alien_graph_st_unit/i__carry__0_i_2__2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.506 f  alien_graph_st_unit/graph_rgb3_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.691    10.198    alien_graph_st_unit/graph_rgb325_in
    SLICE_X6Y57          LUT6 (Prop_lut6_I4_O)        0.367    10.565 f  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.848    11.412    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.124    11.536 f  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=2, routed)           0.573    12.109    vga_sync_unit/rgb_reg_reg[2]_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.124    12.233 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.233    rgb_next[1]
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.602    15.025    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.031    15.279    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 2.287ns (32.617%)  route 4.725ns (67.383%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.645     5.248    alien_graph_st_unit/CLK
    SLICE_X9Y58          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.704 r  alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/Q
                         net (fo=13, routed)          1.211     6.915    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_0[3]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.146     7.061 r  alien_graph_st_unit/i__carry_i_11__0/O
                         net (fo=6, routed)           0.678     7.739    alien_graph_st_unit/i__carry_i_11__0_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I1_O)        0.354     8.093 r  alien_graph_st_unit/i__carry_i_9__0/O
                         net (fo=5, routed)           0.724     8.816    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_1
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.326     9.142 r  alien_graph_st_unit/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     9.142    alien_graph_st_unit/i__carry__0_i_2__2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.506 r  alien_graph_st_unit/graph_rgb3_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.691    10.198    alien_graph_st_unit/graph_rgb325_in
    SLICE_X6Y57          LUT6 (Prop_lut6_I4_O)        0.367    10.565 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.848    11.412    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.124    11.536 r  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=2, routed)           0.573    12.109    vga_sync_unit/rgb_reg_reg[2]_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.150    12.259 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.259    rgb_next[2]
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.602    15.025    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.075    15.323    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.105ns (32.665%)  route 4.339ns (67.335%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.897     5.500    alien_graph_st_unit/CLK
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.956 r  alien_graph_st_unit/bigRockOne_x_reg_reg[1]/Q
                         net (fo=23, routed)          0.820     6.776    alien_graph_st_unit/bigRockOne_x_reg_reg[9]_0[1]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.124     6.900 r  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=1, routed)           0.502     7.401    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.124     7.525 r  alien_graph_st_unit/x_big_delta_next2_carry_i_10/O
                         net (fo=6, routed)           0.591     8.116    alien_graph_st_unit/x_big_delta_next2_carry_i_10_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  alien_graph_st_unit/i__carry_i_1__28/O
                         net (fo=1, routed)           0.512     8.752    alien_graph_st_unit/i__carry_i_1__28_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.137 r  alien_graph_st_unit/graph_rgb5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.137    alien_graph_st_unit/graph_rgb5_inferred__1/i__carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 f  alien_graph_st_unit/graph_rgb5_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.551     9.959    alien_graph_st_unit/graph_rgb515_in
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.332 r  alien_graph_st_unit/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.463    10.795    alien_graph_st_unit/rgb_reg[2]_i_10_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.124    10.919 f  alien_graph_st_unit/rgb_reg[2]_i_3/O
                         net (fo=3, routed)           0.901    11.820    alien_graph_st_unit/rgb_reg[2]_i_11_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  alien_graph_st_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.944    rgb_next[0]
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.602    15.025    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029    15.205    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.952ns (16.361%)  route 4.867ns (83.639%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/h_cnt_reg_reg[5]/Q
                         net (fo=32, routed)          1.540     7.323    vga_sync_unit/Q[5]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124     7.447 r  vga_sync_unit/bigRockTwo_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.852     8.299    vga_sync_unit/bigRockTwo_y_reg[9]_i_5_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I0_O)        0.124     8.423 f  vga_sync_unit/bigRockTwo_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.286     8.709    vga_sync_unit/bigRockTwo_y_reg[9]_i_4_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  vga_sync_unit/bigRockTwo_y_reg[9]_i_1/O
                         net (fo=96, routed)          1.555    10.388    alien_graph_st_unit/E[0]
    SLICE_X13Y61         LUT3 (Prop_lut3_I0_O)        0.124    10.512 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.633    11.145    alien_graph_st_unit/bar_y_next
    SLICE_X13Y64         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.519    14.942    alien_graph_st_unit/CLK
    SLICE_X13Y64         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X13Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.960    alien_graph_st_unit/bar_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.332ns (21.600%)  route 4.835ns (78.400%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.642     5.245    alien_graph_st_unit/CLK
    SLICE_X13Y62         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  alien_graph_st_unit/bar_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.800     7.501    alien_graph_st_unit/bar_y_reg_reg[9]_0[1]
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.625 r  alien_graph_st_unit/p_0_out__21_carry_i_8/O
                         net (fo=9, routed)           1.109     8.734    alien_graph_st_unit/bar_y_reg_reg[7]_0
    SLICE_X10Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.858 r  alien_graph_st_unit/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000     8.858    alien_graph_st_unit/i__carry_i_6__7_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.238 r  alien_graph_st_unit/x_smallThree_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.118    10.356    alien_graph_st_unit/x_smallThree_delta_next1
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    10.480 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.807    11.287    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124    11.411 r  alien_graph_st_unit/x_smallThree_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.411    alien_graph_st_unit/x_smallThree_delta_reg[1]_i_1_n_0
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.606    15.029    alien_graph_st_unit/CLK
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.029    15.281    alien_graph_st_unit/x_smallThree_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.148ns (21.516%)  route 4.187ns (78.484%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    vga_sync_unit/CLK
    SLICE_X2Y48          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=47, routed)          1.683     7.703    vga_sync_unit/Q[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.152     7.855 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.306    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.326     8.632 f  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.824     9.457    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152     9.609 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.230    10.838    vga_sync_unit/v_cnt_reg0
    SLICE_X10Y58         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.526    14.949    vga_sync_unit/CLK
    SLICE_X10Y58         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X10Y58         FDCE (Setup_fdce_C_CE)      -0.377    14.723    vga_sync_unit/v_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.148ns (21.516%)  route 4.187ns (78.484%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    vga_sync_unit/CLK
    SLICE_X2Y48          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=47, routed)          1.683     7.703    vga_sync_unit/Q[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.152     7.855 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.306    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.326     8.632 f  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.824     9.457    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152     9.609 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.230    10.838    vga_sync_unit/v_cnt_reg0
    SLICE_X10Y58         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.526    14.949    vga_sync_unit/CLK
    SLICE_X10Y58         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[3]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X10Y58         FDCE (Setup_fdce_C_CE)      -0.377    14.723    vga_sync_unit/v_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.358ns (21.929%)  route 4.835ns (78.071%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.642     5.245    alien_graph_st_unit/CLK
    SLICE_X13Y62         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  alien_graph_st_unit/bar_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.800     7.501    alien_graph_st_unit/bar_y_reg_reg[9]_0[1]
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.625 r  alien_graph_st_unit/p_0_out__21_carry_i_8/O
                         net (fo=9, routed)           1.109     8.734    alien_graph_st_unit/bar_y_reg_reg[7]_0
    SLICE_X10Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.858 r  alien_graph_st_unit/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000     8.858    alien_graph_st_unit/i__carry_i_6__7_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.238 r  alien_graph_st_unit/x_smallThree_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.118    10.356    alien_graph_st_unit/x_smallThree_delta_next1
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    10.480 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.807    11.287    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X3Y51          LUT3 (Prop_lut3_I1_O)        0.150    11.437 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.437    alien_graph_st_unit/x_smallThree_delta_reg[8]_i_1_n_0
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.606    15.029    alien_graph_st_unit/CLK
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.075    15.327    alien_graph_st_unit/x_smallThree_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 1.942ns (31.880%)  route 4.150ns (68.120%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.726     5.329    alien_graph_st_unit/CLK
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=42, routed)          1.034     6.818    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  alien_graph_st_unit/bar_x_reg[9]_i_6/O
                         net (fo=1, routed)           0.436     7.407    alien_graph_st_unit/bar_x_reg[9]_i_6_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.326     7.733 f  alien_graph_st_unit/bar_x_reg[9]_i_2/O
                         net (fo=16, routed)          1.037     8.770    alien_graph_st_unit/bar_x_reg_reg[9]_1
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.894 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.474     9.368    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.761 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.708    10.470    alien_graph_st_unit/x_smallTwo_delta_next2
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.367    10.837 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.460    11.296    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.124    11.420 r  alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.420    alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1_n_0
    SLICE_X2Y58          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X2Y58          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDPE (Setup_fdpe_C_D)        0.081    15.347    alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 1.942ns (32.010%)  route 4.125ns (67.990%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.726     5.329    alien_graph_st_unit/CLK
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=42, routed)          1.034     6.818    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  alien_graph_st_unit/bar_x_reg[9]_i_6/O
                         net (fo=1, routed)           0.436     7.407    alien_graph_st_unit/bar_x_reg[9]_i_6_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.326     7.733 f  alien_graph_st_unit/bar_x_reg[9]_i_2/O
                         net (fo=16, routed)          1.037     8.770    alien_graph_st_unit/bar_x_reg_reg[9]_1
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.894 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.474     9.368    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.761 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.708    10.470    alien_graph_st_unit/x_smallTwo_delta_next2
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.367    10.837 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.435    11.272    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124    11.396 r  alien_graph_st_unit/x_smallTwo_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.396    alien_graph_st_unit/x_smallTwo_delta_reg[1]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X2Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.077    15.343    alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.308ns (75.115%)  route 0.102ns (24.885%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/Q
                         net (fo=9, routed)           0.101     1.804    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.917 r  alien_graph_st_unit/smallRockOne_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    alien_graph_st_unit/smallRockOne_x_reg0_carry_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.972    alien_graph_st_unit/smallRockOne_x_reg0[5]
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[5]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.319ns (75.765%)  route 0.102ns (24.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/Q
                         net (fo=9, routed)           0.101     1.804    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.917 r  alien_graph_st_unit/smallRockOne_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    alien_graph_st_unit/smallRockOne_x_reg0_carry_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.983    alien_graph_st_unit/smallRockOne_x_reg0[7]
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.344ns (77.123%)  route 0.102ns (22.876%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/Q
                         net (fo=9, routed)           0.101     1.804    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.917 r  alien_graph_st_unit/smallRockOne_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    alien_graph_st_unit/smallRockOne_x_reg0_carry_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.008 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.008    alien_graph_st_unit/smallRockOne_x_reg0[6]
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[6]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.344ns (77.123%)  route 0.102ns (22.876%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/Q
                         net (fo=9, routed)           0.101     1.804    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.917 r  alien_graph_st_unit/smallRockOne_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    alien_graph_st_unit/smallRockOne_x_reg0_carry_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.008 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.008    alien_graph_st_unit/smallRockOne_x_reg0[8]
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.347ns (77.276%)  route 0.102ns (22.724%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/Q
                         net (fo=9, routed)           0.101     1.804    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.917 r  alien_graph_st_unit/smallRockOne_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    alien_graph_st_unit/smallRockOne_x_reg0_carry_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.957    alien_graph_st_unit/smallRockOne_x_reg0_carry__0_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.011 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.011    alien_graph_st_unit/smallRockOne_x_reg0[9]
    SLICE_X9Y51          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y51          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_sync_delay1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.601     1.520    vga_sync_unit/CLK
    SLICE_X7Y60          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.124     1.785    vga_sync_unit/v_sync_reg
    SLICE_X6Y61          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.872     2.037    vga_sync_unit/CLK
    SLICE_X6Y61          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y61          FDCE (Hold_fdce_C_D)         0.059     1.595    vga_sync_unit/v_sync_delay1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_sync_delay1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_sync_delay2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.601     1.520    vga_sync_unit/CLK
    SLICE_X6Y61          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  vga_sync_unit/v_sync_delay1_reg_reg/Q
                         net (fo=1, routed)           0.112     1.796    vga_sync_unit/v_sync_delay1_reg
    SLICE_X6Y62          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.870     2.035    vga_sync_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.059     1.593    vga_sync_unit/v_sync_delay2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.605     1.524    alien_graph_st_unit/CLK
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/Q
                         net (fo=2, routed)           0.099     1.765    alien_graph_st_unit/x_smallThree_delta_reg[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  alien_graph_st_unit/smallRockThree_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.810    alien_graph_st_unit/smallRockThree_x_reg0_carry_i_4_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  alien_graph_st_unit/smallRockThree_x_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.880    alien_graph_st_unit/smallRockThree_x_reg0[1]
    SLICE_X2Y51          FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X2Y51          FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[1]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134     1.671    alien_graph_st_unit/smallRockThree_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.256ns (71.614%)  route 0.101ns (28.386%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.575     1.494    alien_graph_st_unit/CLK
    SLICE_X13Y53         FDCE                                         r  alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/Q
                         net (fo=2, routed)           0.101     1.737    alien_graph_st_unit/y_smallThree_delta_reg[1]
    SLICE_X12Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  alien_graph_st_unit/smallRockThree_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.782    alien_graph_st_unit/smallRockThree_y_reg0_carry_i_4_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.852 r  alien_graph_st_unit/smallRockThree_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.852    alien_graph_st_unit/smallRockThree_y_reg0[1]
    SLICE_X12Y53         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.846     2.011    alien_graph_st_unit/CLK
    SLICE_X12Y53         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[1]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.134     1.641    alien_graph_st_unit/smallRockThree_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_sync_delay1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_sync_delay2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.572     1.491    vga_sync_unit/CLK
    SLICE_X8Y62          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  vga_sync_unit/h_sync_delay1_reg_reg/Q
                         net (fo=1, routed)           0.110     1.765    vga_sync_unit/h_sync_delay1_reg
    SLICE_X8Y62          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.842     2.007    vga_sync_unit/CLK
    SLICE_X8Y62          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
                         clock pessimism             -0.515     1.491    
    SLICE_X8Y62          FDCE (Hold_fdce_C_D)         0.063     1.554    vga_sync_unit/h_sync_delay2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y57     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y57     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y57     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52     alien_graph_st_unit/bar_x_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52     alien_graph_st_unit/bar_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     alien_graph_st_unit/bar_x_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.002ns (38.035%)  route 6.521ns (61.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.521    12.302    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.849 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.849    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.008ns (38.099%)  route 6.511ns (61.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.511    12.293    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.844 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.844    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.109ns  (logic 4.143ns (40.978%)  route 5.967ns (59.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           5.967    11.711    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.724    15.435 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.435    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.778ns (51.807%)  route 4.445ns (48.193%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.643     5.246    vga_sync_unit/CLK
    SLICE_X8Y61          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     5.764 f  vga_sync_unit/v_cnt_reg_reg[7]/Q
                         net (fo=31, routed)          1.555     7.319    vga_sync_unit/v_cnt_reg_reg[9]_0[7]
    SLICE_X8Y52          LUT5 (Prop_lut5_I2_O)        0.148     7.467 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.039     8.505    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.356     8.861 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.851    10.713    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.756    14.469 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.469    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 4.083ns (46.520%)  route 4.693ns (53.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.642     5.245    vga_sync_unit/CLK
    SLICE_X8Y62          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.518     5.763 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.693    10.456    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    14.021 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.021    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.083ns (53.927%)  route 3.489ns (46.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.720     5.323    vga_sync_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           3.489     9.329    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    12.895 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.895    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 4.288ns (62.306%)  route 2.594ns (37.694%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X5Y58          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.859     6.604    vga_sync_unit/clk_div_reg[1]
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.299     6.903 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.735     8.638    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.208 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.208    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 4.149ns (62.418%)  route 2.498ns (37.582%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.676     6.458    vga_sync_unit/h_sync_reg
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.124     6.582 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.822     8.405    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.974 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.974    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.457ns (73.004%)  route 0.539ns (26.996%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    vga_sync_unit/CLK
    SLICE_X5Y58          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.172     1.835    vga_sync_unit/clk_div_reg[0]
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.366     2.246    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.517 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.517    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.455ns (71.069%)  route 0.592ns (28.931%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.601     1.520    vga_sync_unit/CLK
    SLICE_X7Y60          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.211     1.873    vga_sync_unit/v_sync_reg
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.381     2.299    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.568 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.568    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.500ns (66.830%)  route 0.744ns (33.170%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X4Y51          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=32, routed)          0.350     2.015    vga_sync_unit/Q[8]
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.042     2.057 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.394     2.451    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.317     3.768 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.430ns (58.686%)  route 1.007ns (41.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.600     1.519    vga_sync_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.007     2.690    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.956 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.956    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.429ns (45.434%)  route 1.716ns (54.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.572     1.491    vga_sync_unit/CLK
    SLICE_X8Y62          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.716     3.372    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.637 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.637    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.840ns  (logic 1.433ns (37.325%)  route 2.407ns (62.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.407     4.056    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.305     5.361 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.361    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.077ns  (logic 1.388ns (34.050%)  route 2.689ns (65.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.689     4.351    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.598 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.598    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.078ns  (logic 1.393ns (34.162%)  route 2.685ns (65.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.685     4.347    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.600 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.600    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.524ns (27.774%)  route 3.963ns (72.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.963     5.487    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y64         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y64         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.475ns  (logic 1.524ns (27.839%)  route 3.951ns (72.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.951     5.475    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y59         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.522     4.945    alien_graph_st_unit/CLK
    SLICE_X14Y59         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.524ns (28.368%)  route 3.849ns (71.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.849     5.373    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y58         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.523     4.946    alien_graph_st_unit/CLK
    SLICE_X14Y58         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.524ns (28.368%)  route 3.849ns (71.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.849     5.373    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y58         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.523     4.946    alien_graph_st_unit/CLK
    SLICE_X14Y58         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.524ns (28.368%)  route 3.849ns (71.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.849     5.373    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y58         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.523     4.946    alien_graph_st_unit/CLK
    SLICE_X14Y58         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.524ns (28.368%)  route 3.849ns (71.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.849     5.373    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y58         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.523     4.946    alien_graph_st_unit/CLK
    SLICE_X14Y58         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.524ns (28.493%)  route 3.825ns (71.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.825     5.349    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y63         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y63         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.524ns (28.493%)  route 3.825ns (71.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.825     5.349    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y63         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y63         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.524ns (28.493%)  route 3.825ns (71.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.825     5.349    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y63         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y63         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.524ns (28.493%)  route 3.825ns (71.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.825     5.349    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y63         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y63         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.292ns (41.914%)  route 0.404ns (58.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.404     0.696    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.292ns (41.914%)  route 0.404ns (58.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.404     0.696    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.292ns (41.914%)  route 0.404ns (58.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.404     0.696    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.292ns (41.914%)  route 0.404ns (58.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.404     0.696    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.292ns (37.416%)  route 0.488ns (62.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.488     0.779    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X3Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.292ns (37.416%)  route 0.488ns (62.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.488     0.779    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X3Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.292ns (37.416%)  route 0.488ns (62.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.488     0.779    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X3Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.292ns (37.416%)  route 0.488ns (62.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.488     0.779    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X3Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.292ns (34.685%)  route 0.549ns (65.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.549     0.840    alien_graph_st_unit/reset_IBUF
    SLICE_X1Y53          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X1Y53          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.292ns (32.512%)  route 0.605ns (67.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.605     0.897    vga_sync_unit/reset_IBUF
    SLICE_X6Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.874     2.039    vga_sync_unit/CLK
    SLICE_X6Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[1]/C





