Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 22:23:14 2023
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_methodology_drc_routed.rpt -pb system_methodology_drc_routed.pb -rpx system_methodology_drc_routed.rpx
| Design       : system
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 7          |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 8          |
| TIMING-18 | Warning          | Missing input or output delay  | 1          |
| TIMING-20 | Warning          | Non-clocked latch              | 22         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin bruh/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin bruh/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin bruh/state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin bruh/state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin bruh/state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin ds/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin ds/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell bruh/next_state_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/next_state_reg[0]/PRE, bruh/next_state_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell bruh/next_state_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/next_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell bruh/next_state_reg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/next_state_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell bruh/next_state_reg[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/next_state_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell bruh/rc0_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/rc0_reg[1]/CLR, bruh/rc0_reg[2]/CLR, bruh/rc1_reg[1]/CLR,
bruh/rc1_reg[2]/CLR, bruh/tc_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell bruh/rc0_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/rc0_reg[0]/CLR, bruh/rc0_reg[3]/CLR, bruh/rc1_reg[0]/CLR
bruh/rc1_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell bruh/rc0_reg[3]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/rc0_reg[0]/PRE, bruh/rc0_reg[3]/PRE, bruh/rc1_reg[0]/PRE
bruh/rc1_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell bruh/rc2_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) bruh/rc2_reg[0]/CLR, bruh/rc2_reg[1]/CLR, bruh/rc2_reg[2]/CLR,
bruh/rc2_reg[3]/CLR, bruh/rc3_reg[0]/CLR, bruh/rc3_reg[1]/CLR,
bruh/rc3_reg[2]/CLR, bruh/rc3_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch bruh/next_state_reg[0] cannot be properly analyzed as its control pin bruh/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch bruh/next_state_reg[1] cannot be properly analyzed as its control pin bruh/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch bruh/next_state_reg[2] cannot be properly analyzed as its control pin bruh/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch bruh/next_state_reg[3] cannot be properly analyzed as its control pin bruh/next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch bruh/next_state_reg[4] cannot be properly analyzed as its control pin bruh/next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch bruh/rc0_reg[0]/L7 (in bruh/rc0_reg[0] macro) cannot be properly analyzed as its control pin bruh/rc0_reg[0]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch bruh/rc0_reg[1] cannot be properly analyzed as its control pin bruh/rc0_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch bruh/rc0_reg[2] cannot be properly analyzed as its control pin bruh/rc0_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch bruh/rc0_reg[3]/L7 (in bruh/rc0_reg[3] macro) cannot be properly analyzed as its control pin bruh/rc0_reg[3]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch bruh/rc1_reg[0]/L7 (in bruh/rc1_reg[0] macro) cannot be properly analyzed as its control pin bruh/rc1_reg[0]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch bruh/rc1_reg[1] cannot be properly analyzed as its control pin bruh/rc1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch bruh/rc1_reg[2] cannot be properly analyzed as its control pin bruh/rc1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch bruh/rc1_reg[3]/L7 (in bruh/rc1_reg[3] macro) cannot be properly analyzed as its control pin bruh/rc1_reg[3]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch bruh/rc2_reg[0] cannot be properly analyzed as its control pin bruh/rc2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch bruh/rc2_reg[1] cannot be properly analyzed as its control pin bruh/rc2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch bruh/rc2_reg[2] cannot be properly analyzed as its control pin bruh/rc2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch bruh/rc2_reg[3] cannot be properly analyzed as its control pin bruh/rc2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch bruh/rc3_reg[0] cannot be properly analyzed as its control pin bruh/rc3_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch bruh/rc3_reg[1] cannot be properly analyzed as its control pin bruh/rc3_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch bruh/rc3_reg[2] cannot be properly analyzed as its control pin bruh/rc3_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch bruh/rc3_reg[3] cannot be properly analyzed as its control pin bruh/rc3_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch bruh/tc_reg cannot be properly analyzed as its control pin bruh/tc_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 22 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


