0.6
2017.4
Dec 15 2017
21:07:18
D:/FPGA/school_code/10-4decoder/10-4decoder.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/FPGA/school_code/10-4decoder/10-4decoder.srcs/sim_1/new/sim1.v,1587616720,verilog,,,,sim1,,,,,,,,
D:/FPGA/school_code/10-4decoder/10-4decoder.srcs/sources_1/new/decoder2_4.v,1587615500,verilog,,D:/FPGA/school_code/10-4decoder/10-4decoder.srcs/sim_1/new/sim1.v,,decoder2_4,,,,,,,,
