// Seed: 2014468368
module module_0;
  assign id_1 = 1'b0 < 1'b0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  genvar id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge "") begin
    id_2 <= id_12;
    $display(1);
    id_1  <= id_2 <= 1;
    id_12 <= 1;
    assign id_10 = 1;
    id_11 = id_18;
    id_13 <= 1'h0;
    id_12 <= 1'b0;
  end
  nand (
      id_1,
      id_12,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
