{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528670646600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528670646603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:44:06 2018 " "Processing started: Sun Jun 10 19:44:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528670646603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670646603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670646603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528670646930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528670646930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IA/ia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IA/ia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ia-struct " "Found design unit 1: ia-struct" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655762 ""} { "Info" "ISGN_ENTITY_NAME" "1 ia " "Found entity 1: ia" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-struct " "Found design unit 1: uc-struct" {  } { { "uc.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655765 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA/vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "VGA/vga_pll.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655766 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGA/vga_pll.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file VGA/vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655771 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655771 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-struct " "Found design unit 1: monitor-struct" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655774 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "PS2/bin2hex.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655777 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "PS2/bin2hex.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file velha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 velha-struct " "Found design unit 1: velha-struct" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655779 ""} { "Info" "ISGN_ENTITY_NAME" "1 velha " "Found entity 1: velha" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/mouse_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/mouse_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_ctrl-rtl " "Found design unit 1: mouse_ctrl-rtl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/mouse_ctrl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655785 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_ctrl " "Found entity 1: mouse_ctrl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/mouse_ctrl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-struct " "Found design unit 1: mouse-struct" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/mouse.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655788 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/mouse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mouse/atualiza_posicao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mouse/atualiza_posicao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atualiza_posicao-struct " "Found design unit 1: atualiza_posicao-struct" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655791 ""} { "Info" "ISGN_ENTITY_NAME" "1 atualiza_posicao " "Found entity 1: atualiza_posicao" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mouse/valida_clique.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mouse/valida_clique.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valida_clique-struct " "Found design unit 1: valida_clique-struct" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655794 ""} { "Info" "ISGN_ENTITY_NAME" "1 valida_clique " "Found entity 1: valida_clique" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670655794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670655794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "velha " "Elaborating entity \"velha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528670655972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:controle " "Elaborating entity \"uc\" for hierarchy \"uc:controle\"" {  } { { "velha.vhd" "controle" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670655976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:mouse_position " "Elaborating entity \"mouse\" for hierarchy \"mouse:mouse_position\"" {  } { { "velha.vhd" "mouse_position" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670655981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atualiza_posicao mouse:mouse_position\|atualiza_posicao:recebe_posicao " "Elaborating entity \"atualiza_posicao\" for hierarchy \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\"" {  } { { "mouse.vhd" "recebe_posicao" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/mouse.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670655983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ox atualiza_posicao.vhd(37) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(37): object \"ox\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670655986 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oy atualiza_posicao.vhd(37) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(37): object \"oy\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670655986 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt_on atualiza_posicao.vhd(38) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(38): object \"bt_on\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670655986 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wheel atualiza_posicao.vhd(39) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(39): object \"wheel\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670655986 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_ctrl mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl " "Elaborating entity \"mouse_ctrl\" for hierarchy \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\"" {  } { { "Mouse/atualiza_posicao.vhd" "mousectrl" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670655987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io " "Elaborating entity \"ps2_iobase\" for hierarchy \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\"" {  } { { "PS2/mouse_ctrl.vhd" "ps2io" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/mouse_ctrl.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670655991 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670655994 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valida_clique mouse:mouse_position\|valida_clique:acoes_clique " "Elaborating entity \"valida_clique\" for hierarchy \"mouse:mouse_position\|valida_clique:acoes_clique\"" {  } { { "mouse.vhd" "acoes_clique" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/mouse.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670655996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ox valida_clique.vhd(40) " "Verilog HDL or VHDL warning at valida_clique.vhd(40): object \"ox\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oy valida_clique.vhd(40) " "Verilog HDL or VHDL warning at valida_clique.vhd(40): object \"oy\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wheel valida_clique.vhd(42) " "Verilog HDL or VHDL warning at valida_clique.vhd(42): object \"wheel\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dx valida_clique.vhd(44) " "Verilog HDL or VHDL warning at valida_clique.vhd(44): object \"dx\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dy valida_clique.vhd(44) " "Verilog HDL or VHDL warning at valida_clique.vhd(44): object \"dy\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[0\] valida_clique.vhd(60) " "Inferred latch for \"mouse_y_tmp\[0\]\" at valida_clique.vhd(60)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[1\] valida_clique.vhd(60) " "Inferred latch for \"mouse_y_tmp\[1\]\" at valida_clique.vhd(60)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[0\] valida_clique.vhd(53) " "Inferred latch for \"mouse_x_tmp\[0\]\" at valida_clique.vhd(53)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[1\] valida_clique.vhd(53) " "Inferred latch for \"mouse_x_tmp\[1\]\" at valida_clique.vhd(53)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656000 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:mouse_monitor " "Elaborating entity \"monitor\" for hierarchy \"monitor:mouse_monitor\"" {  } { { "velha.vhd" "mouse_monitor" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656004 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[0\] monitor.vhd(98) " "Inferred latch for \"mouse_y_tmp\[0\]\" at monitor.vhd(98)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656008 "|velha|monitor:mouse_monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[1\] monitor.vhd(98) " "Inferred latch for \"mouse_y_tmp\[1\]\" at monitor.vhd(98)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656008 "|velha|monitor:mouse_monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[0\] monitor.vhd(91) " "Inferred latch for \"mouse_x_tmp\[0\]\" at monitor.vhd(91)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656008 "|velha|monitor:mouse_monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[1\] monitor.vhd(91) " "Inferred latch for \"mouse_x_tmp\[1\]\" at monitor.vhd(91)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670656008 "|velha|monitor:mouse_monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacon monitor:mouse_monitor\|vgacon:vga_component " "Elaborating entity \"vgacon\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\"" {  } { { "monitor.vhd" "vga_component" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider " "Elaborating entity \"vga_pll\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\"" {  } { { "VGA/vgacon.vhd" "divider" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\"" {  } { { "VGA/vga_pll.vhd" "vga_pll_inst" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656043 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528670656065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670656066 ""}  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528670656066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_ram monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem " "Elaborating entity \"dual_clock_ram\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\"" {  } { { "VGA/vgacon.vhd" "vgamem" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ia ia:inteligencia " "Elaborating entity \"ia\" for hierarchy \"ia:inteligencia\"" {  } { { "velha.vhd" "inteligencia" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ativo ia.vhd(19) " "VHDL Process Statement warning at ia.vhd(19): signal \"ativo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(20) " "VHDL Process Statement warning at ia.vhd(20): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(23) " "VHDL Process Statement warning at ia.vhd(23): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(26) " "VHDL Process Statement warning at ia.vhd(26): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(29) " "VHDL Process Statement warning at ia.vhd(29): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(33) " "VHDL Process Statement warning at ia.vhd(33): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(36) " "VHDL Process Statement warning at ia.vhd(36): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(39) " "VHDL Process Statement warning at ia.vhd(39): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(43) " "VHDL Process Statement warning at ia.vhd(43): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(46) " "VHDL Process Statement warning at ia.vhd(46): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656072 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(49) " "VHDL Process Statement warning at ia.vhd(49): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(54) " "VHDL Process Statement warning at ia.vhd(54): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(57) " "VHDL Process Statement warning at ia.vhd(57): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(60) " "VHDL Process Statement warning at ia.vhd(60): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(64) " "VHDL Process Statement warning at ia.vhd(64): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(67) " "VHDL Process Statement warning at ia.vhd(67): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(70) " "VHDL Process Statement warning at ia.vhd(70): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(74) " "VHDL Process Statement warning at ia.vhd(74): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(77) " "VHDL Process Statement warning at ia.vhd(77): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(80) " "VHDL Process Statement warning at ia.vhd(80): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(85) " "VHDL Process Statement warning at ia.vhd(85): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(88) " "VHDL Process Statement warning at ia.vhd(88): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(91) " "VHDL Process Statement warning at ia.vhd(91): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(95) " "VHDL Process Statement warning at ia.vhd(95): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(98) " "VHDL Process Statement warning at ia.vhd(98): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(101) " "VHDL Process Statement warning at ia.vhd(101): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528670656073 "|velha|ia:inteligencia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:display1 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:display1\"" {  } { { "velha.vhd" "display1" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670656129 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12 " "Parameter NUMWORDS_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12 " "Parameter NUMWORDS_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE vga_mem.mif " "Parameter INIT_FILE set to vga_mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528670657251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528670657251 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528670657251 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monitor:mouse_monitor\|vgacon:vga_component\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monitor:mouse_monitor\|vgacon:vga_component\|Div0\"" {  } { { "VGA/vgacon.vhd" "Div0" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670657252 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monitor:mouse_monitor\|vgacon:vga_component\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monitor:mouse_monitor\|vgacon:vga_component\|Div1\"" {  } { { "VGA/vgacon.vhd" "Div1" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670657252 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div0\"" {  } { { "Mouse/atualiza_posicao.vhd" "Div0" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670657252 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div1\"" {  } { { "Mouse/atualiza_posicao.vhd" "Div1" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670657252 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod0\"" {  } { { "Mouse/atualiza_posicao.vhd" "Mod0" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670657252 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod1\"" {  } { { "Mouse/atualiza_posicao.vhd" "Mod1" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670657252 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528670657252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670657524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12 " "Parameter \"NUMWORDS_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 12 " "Parameter \"NUMWORDS_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE vga_mem.mif " "Parameter \"INIT_FILE\" = \"vga_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657524 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528670657524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7l1 " "Found entity 1: altsyncram_k7l1" {  } { { "db/altsyncram_k7l1.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/altsyncram_k7l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0\"" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670657646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0 " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657646 ""}  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528670657646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1\"" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670657726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1 " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657727 ""}  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528670657727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0\"" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670657737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0 " "Instantiated megafunction \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657738 ""}  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528670657738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gpo " "Found entity 1: lpm_divide_gpo" {  } { { "db/lpm_divide_gpo.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/lpm_divide_gpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/abs_divider_pbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/alt_u_div_20f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6p9 " "Found entity 1: lpm_abs_6p9" {  } { { "db/lpm_abs_6p9.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/lpm_abs_6p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0\"" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670657860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0 " "Instantiated megafunction \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670657860 ""}  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528670657860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b5m " "Found entity 1: lpm_divide_b5m" {  } { { "db/lpm_divide_b5m.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/lpm_divide_b5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/db/alt_u_div_23f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528670657942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670657942 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_x_tmp\[0\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_x_tmp\[0\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670658331 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_x_tmp\[1\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_x_tmp\[1\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670658331 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_y_tmp\[0\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_y_tmp\[0\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670658331 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_y_tmp\[1\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_y_tmp\[1\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528670658331 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1528670658331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528670658332 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528670658332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528670658332 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528670658332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528670658332 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528670658332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528670658332 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528670658332 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1 " "Register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en\" is converted into an equivalent circuit using register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated\" and latch \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528670658339 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1 " "Register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en\" is converted into an equivalent circuit using register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated\" and latch \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528670658339 "|velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1 " "Register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy\" is converted into an equivalent circuit using register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated\" and latch \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528670658339 "|velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1 " "Register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy\" is converted into an equivalent circuit using register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated\" and latch \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528670658339 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528670658339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528670660257 "|velha|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528670660257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528670660414 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[8\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[8\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[6\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[3\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[3\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[2\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[2\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[0\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[0\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[8\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[8\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[6\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[3\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[3\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[2\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[2\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[0\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[0\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[14\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[14\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[14\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[14\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[12\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[12\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[11\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[11\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[12\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[12\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[11\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[11\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[7\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[7\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[7\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[7\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[6\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[6\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[5\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[5\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[5\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[5\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[4\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[4\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[4\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[4\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528670660586 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528670660586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528670661801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528670661801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670662509 "|velha|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670662509 "|velha|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528670662509 "|velha|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528670662509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2207 " "Implemented 2207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528670662524 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528670662524 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528670662524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2125 " "Implemented 2125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528670662524 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528670662524 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1528670662524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528670662524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1255 " "Peak virtual memory: 1255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528670662552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 19:44:22 2018 " "Processing ended: Sun Jun 10 19:44:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528670662552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528670662552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528670662552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528670662552 ""}
