
PID_Myself.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000994c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08009a60  08009a60  00019a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f54  08009f54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009f54  08009f54  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f54  08009f54  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f54  08009f54  00019f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f58  08009f58  00019f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  200001e0  0800a13c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  0800a13c  000204a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e729  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002047  00000000  00000000  0002e932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  00030980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f38  00000000  00000000  00031968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000d679  00000000  00000000  000328a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00004718  00000000  00000000  0003ff19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00044631  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005aa8  00000000  00000000  00044684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08009a44 	.word	0x08009a44

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08009a44 	.word	0x08009a44

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	4605      	mov	r5, r0
 8001154:	460c      	mov	r4, r1
 8001156:	2200      	movs	r2, #0
 8001158:	2300      	movs	r3, #0
 800115a:	4628      	mov	r0, r5
 800115c:	4621      	mov	r1, r4
 800115e:	f7ff fc2d 	bl	80009bc <__aeabi_dcmplt>
 8001162:	b928      	cbnz	r0, 8001170 <__aeabi_d2lz+0x20>
 8001164:	4628      	mov	r0, r5
 8001166:	4621      	mov	r1, r4
 8001168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800116c:	f000 b80a 	b.w	8001184 <__aeabi_d2ulz>
 8001170:	4628      	mov	r0, r5
 8001172:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001176:	f000 f805 	bl	8001184 <__aeabi_d2ulz>
 800117a:	4240      	negs	r0, r0
 800117c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001180:	bd38      	pop	{r3, r4, r5, pc}
 8001182:	bf00      	nop

08001184 <__aeabi_d2ulz>:
 8001184:	b5d0      	push	{r4, r6, r7, lr}
 8001186:	2200      	movs	r2, #0
 8001188:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <__aeabi_d2ulz+0x34>)
 800118a:	4606      	mov	r6, r0
 800118c:	460f      	mov	r7, r1
 800118e:	f7ff f9a3 	bl	80004d8 <__aeabi_dmul>
 8001192:	f7ff fc79 	bl	8000a88 <__aeabi_d2uiz>
 8001196:	4604      	mov	r4, r0
 8001198:	f7ff f924 	bl	80003e4 <__aeabi_ui2d>
 800119c:	2200      	movs	r2, #0
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <__aeabi_d2ulz+0x38>)
 80011a0:	f7ff f99a 	bl	80004d8 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4630      	mov	r0, r6
 80011aa:	4639      	mov	r1, r7
 80011ac:	f7fe ffdc 	bl	8000168 <__aeabi_dsub>
 80011b0:	f7ff fc6a 	bl	8000a88 <__aeabi_d2uiz>
 80011b4:	4621      	mov	r1, r4
 80011b6:	bdd0      	pop	{r4, r6, r7, pc}
 80011b8:	3df00000 	.word	0x3df00000
 80011bc:	41f00000 	.word	0x41f00000

080011c0 <PWM_control_position>:
//			HAL_GPIO_WritePin(IN1_GPIO_Port,IN1_Pin,GPIO_PIN_RESET);
//			htim1.Instance->CCR3 = 0;
//		}
//}
void PWM_control_position(TIM_HandleTypeDef *htim, float duty)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  //	if(duty>90.0)
  //	{
  //		duty = 90.0;
  //	}
  if (duty > 0)
 80011ca:	f04f 0100 	mov.w	r1, #0
 80011ce:	6838      	ldr	r0, [r7, #0]
 80011d0:	f7ff ff94 	bl	80010fc <__aeabi_fcmpgt>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d025      	beq.n	8001226 <PWM_control_position+0x66>
  {
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011e0:	4831      	ldr	r0, [pc, #196]	; (80012a8 <PWM_control_position+0xe8>)
 80011e2:	f001 fb81 	bl	80028e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET); // chieu thuan cung chieu kim dong ho
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ec:	482e      	ldr	r0, [pc, #184]	; (80012a8 <PWM_control_position+0xe8>)
 80011ee:	f001 fb7b 	bl	80028e8 <HAL_GPIO_WritePin>
    htim1.Instance->CCR3 = duty * (htim1.Instance->ARR) / 100;
 80011f2:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <PWM_control_position+0xec>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff fd6b 	bl	8000cd4 <__aeabi_ui2f>
 80011fe:	4603      	mov	r3, r0
 8001200:	6839      	ldr	r1, [r7, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fdbe 	bl	8000d84 <__aeabi_fmul>
 8001208:	4603      	mov	r3, r0
 800120a:	4929      	ldr	r1, [pc, #164]	; (80012b0 <PWM_control_position+0xf0>)
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff fe6d 	bl	8000eec <__aeabi_fdiv>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	4b25      	ldr	r3, [pc, #148]	; (80012ac <PWM_control_position+0xec>)
 8001218:	681c      	ldr	r4, [r3, #0]
 800121a:	4610      	mov	r0, r2
 800121c:	f7ff ff78 	bl	8001110 <__aeabi_f2uiz>
 8001220:	4603      	mov	r3, r0
 8001222:	63e3      	str	r3, [r4, #60]	; 0x3c
  {
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);

  }
}
 8001224:	e03c      	b.n	80012a0 <PWM_control_position+0xe0>
  else if (duty < 0)
 8001226:	f04f 0100 	mov.w	r1, #0
 800122a:	6838      	ldr	r0, [r7, #0]
 800122c:	f7ff ff48 	bl	80010c0 <__aeabi_fcmplt>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d028      	beq.n	8001288 <PWM_control_position+0xc8>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800123c:	481a      	ldr	r0, [pc, #104]	; (80012a8 <PWM_control_position+0xe8>)
 800123e:	f001 fb53 	bl	80028e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001242:	2201      	movs	r2, #1
 8001244:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001248:	4817      	ldr	r0, [pc, #92]	; (80012a8 <PWM_control_position+0xe8>)
 800124a:	f001 fb4d 	bl	80028e8 <HAL_GPIO_WritePin>
    htim1.Instance->CCR3 = (-duty) * (htim1.Instance->ARR) / 100; // nguoc chieu kim dong ho
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8001254:	4b15      	ldr	r3, [pc, #84]	; (80012ac <PWM_control_position+0xec>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fd3a 	bl	8000cd4 <__aeabi_ui2f>
 8001260:	4603      	mov	r3, r0
 8001262:	4619      	mov	r1, r3
 8001264:	4620      	mov	r0, r4
 8001266:	f7ff fd8d 	bl	8000d84 <__aeabi_fmul>
 800126a:	4603      	mov	r3, r0
 800126c:	4910      	ldr	r1, [pc, #64]	; (80012b0 <PWM_control_position+0xf0>)
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fe3c 	bl	8000eec <__aeabi_fdiv>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <PWM_control_position+0xec>)
 800127a:	681c      	ldr	r4, [r3, #0]
 800127c:	4610      	mov	r0, r2
 800127e:	f7ff ff47 	bl	8001110 <__aeabi_f2uiz>
 8001282:	4603      	mov	r3, r0
 8001284:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 8001286:	e00b      	b.n	80012a0 <PWM_control_position+0xe0>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001288:	2201      	movs	r2, #1
 800128a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800128e:	4806      	ldr	r0, [pc, #24]	; (80012a8 <PWM_control_position+0xe8>)
 8001290:	f001 fb2a 	bl	80028e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800129a:	4803      	ldr	r0, [pc, #12]	; (80012a8 <PWM_control_position+0xe8>)
 800129c:	f001 fb24 	bl	80028e8 <HAL_GPIO_WritePin>
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd90      	pop	{r4, r7, pc}
 80012a8:	40010c00 	.word	0x40010c00
 80012ac:	20000250 	.word	0x20000250
 80012b0:	42c80000 	.word	0x42c80000

080012b4 <PWM_control_velocity>:
void PWM_control_velocity(TIM_HandleTypeDef *htim, float duty)
{
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  if (duty > 0)
 80012be:	f04f 0100 	mov.w	r1, #0
 80012c2:	6838      	ldr	r0, [r7, #0]
 80012c4:	f7ff ff1a 	bl	80010fc <__aeabi_fcmpgt>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d025      	beq.n	800131a <PWM_control_velocity+0x66>
  {
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012d4:	4831      	ldr	r0, [pc, #196]	; (800139c <PWM_control_velocity+0xe8>)
 80012d6:	f001 fb07 	bl	80028e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET); // chieu thuan cung chieu kim dong ho
 80012da:	2200      	movs	r2, #0
 80012dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e0:	482e      	ldr	r0, [pc, #184]	; (800139c <PWM_control_velocity+0xe8>)
 80012e2:	f001 fb01 	bl	80028e8 <HAL_GPIO_WritePin>
    htim1.Instance->CCR3 = duty * (htim1.Instance->ARR) / 100;
 80012e6:	4b2e      	ldr	r3, [pc, #184]	; (80013a0 <PWM_control_velocity+0xec>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fcf1 	bl	8000cd4 <__aeabi_ui2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	6839      	ldr	r1, [r7, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff fd44 	bl	8000d84 <__aeabi_fmul>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4929      	ldr	r1, [pc, #164]	; (80013a4 <PWM_control_velocity+0xf0>)
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fdf3 	bl	8000eec <__aeabi_fdiv>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	4b25      	ldr	r3, [pc, #148]	; (80013a0 <PWM_control_velocity+0xec>)
 800130c:	681c      	ldr	r4, [r3, #0]
 800130e:	4610      	mov	r0, r2
 8001310:	f7ff fefe 	bl	8001110 <__aeabi_f2uiz>
 8001314:	4603      	mov	r3, r0
 8001316:	63e3      	str	r3, [r4, #60]	; 0x3c
  else
  {
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
  }
}
 8001318:	e03c      	b.n	8001394 <PWM_control_velocity+0xe0>
  else if (duty < 0)
 800131a:	f04f 0100 	mov.w	r1, #0
 800131e:	6838      	ldr	r0, [r7, #0]
 8001320:	f7ff fece 	bl	80010c0 <__aeabi_fcmplt>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d028      	beq.n	800137c <PWM_control_velocity+0xc8>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001330:	481a      	ldr	r0, [pc, #104]	; (800139c <PWM_control_velocity+0xe8>)
 8001332:	f001 fad9 	bl	80028e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001336:	2201      	movs	r2, #1
 8001338:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800133c:	4817      	ldr	r0, [pc, #92]	; (800139c <PWM_control_velocity+0xe8>)
 800133e:	f001 fad3 	bl	80028e8 <HAL_GPIO_WritePin>
    htim1.Instance->CCR3 = (-duty) * (htim1.Instance->ARR) / 100; // nguoc chieu kim dong ho
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8001348:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <PWM_control_velocity+0xec>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fcc0 	bl	8000cd4 <__aeabi_ui2f>
 8001354:	4603      	mov	r3, r0
 8001356:	4619      	mov	r1, r3
 8001358:	4620      	mov	r0, r4
 800135a:	f7ff fd13 	bl	8000d84 <__aeabi_fmul>
 800135e:	4603      	mov	r3, r0
 8001360:	4910      	ldr	r1, [pc, #64]	; (80013a4 <PWM_control_velocity+0xf0>)
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fdc2 	bl	8000eec <__aeabi_fdiv>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <PWM_control_velocity+0xec>)
 800136e:	681c      	ldr	r4, [r3, #0]
 8001370:	4610      	mov	r0, r2
 8001372:	f7ff fecd 	bl	8001110 <__aeabi_f2uiz>
 8001376:	4603      	mov	r3, r0
 8001378:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 800137a:	e00b      	b.n	8001394 <PWM_control_velocity+0xe0>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 800137c:	2201      	movs	r2, #1
 800137e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <PWM_control_velocity+0xe8>)
 8001384:	f001 fab0 	bl	80028e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800138e:	4803      	ldr	r0, [pc, #12]	; (800139c <PWM_control_velocity+0xe8>)
 8001390:	f001 faaa 	bl	80028e8 <HAL_GPIO_WritePin>
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}
 800139c:	40010c00 	.word	0x40010c00
 80013a0:	20000250 	.word	0x20000250
 80013a4:	42c80000 	.word	0x42c80000

080013a8 <encoder>:
//
//		encoder_value -> pre_counter = now_counter;
//}  // velocity:   // vong/phut

void encoder()
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  instance_enc.speed_by_encoder = htim2.Instance->CNT - instance_enc.pre_speed_by_encoder;
 80013ac:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <encoder+0x44>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <encoder+0x48>)
 80013b6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	b29b      	uxth	r3, r3
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <encoder+0x48>)
 80013c4:	809a      	strh	r2, [r3, #4]
  //	htim2.Instance->CNT = 0;
  instance_enc.pre_speed_by_encoder = htim2.Instance->CNT;
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <encoder+0x44>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	b21a      	sxth	r2, r3
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <encoder+0x48>)
 80013d0:	80da      	strh	r2, [r3, #6]
  //	instance_enc.speed_by_encoder = htim2.Instance->CNT;
  instance_enc.position += instance_enc.speed_by_encoder;
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <encoder+0x48>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a06      	ldr	r2, [pc, #24]	; (80013f0 <encoder+0x48>)
 80013d8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	4a04      	ldr	r2, [pc, #16]	; (80013f0 <encoder+0x48>)
 80013e0:	6013      	str	r3, [r2, #0]
  //	htim2.Instance->CNT = 0;

}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000298 	.word	0x20000298
 80013f0:	20000398 	.word	0x20000398

080013f4 <send_data_to_Qt>:
//   //}
/**
 * 
*/
void send_data_to_Qt()
{
 80013f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013f8:	b084      	sub	sp, #16
 80013fa:	af04      	add	r7, sp, #16
  sprintf(sendDataToSTM, "Kp:%f | Ki:%f | Kd:%f\n", Kp_true, Ki_true, Kd_true);
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <send_data_to_Qt+0x64>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f811 	bl	8000428 <__aeabi_f2d>
 8001406:	4680      	mov	r8, r0
 8001408:	4689      	mov	r9, r1
 800140a:	4b14      	ldr	r3, [pc, #80]	; (800145c <send_data_to_Qt+0x68>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f80a 	bl	8000428 <__aeabi_f2d>
 8001414:	4604      	mov	r4, r0
 8001416:	460d      	mov	r5, r1
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <send_data_to_Qt+0x6c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff f803 	bl	8000428 <__aeabi_f2d>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800142a:	e9cd 4500 	strd	r4, r5, [sp]
 800142e:	4642      	mov	r2, r8
 8001430:	464b      	mov	r3, r9
 8001432:	490c      	ldr	r1, [pc, #48]	; (8001464 <send_data_to_Qt+0x70>)
 8001434:	480c      	ldr	r0, [pc, #48]	; (8001468 <send_data_to_Qt+0x74>)
 8001436:	f004 fd29 	bl	8005e8c <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)sendDataToSTM, strlen(sendDataToSTM), 200);
 800143a:	480b      	ldr	r0, [pc, #44]	; (8001468 <send_data_to_Qt+0x74>)
 800143c:	f7fe fe88 	bl	8000150 <strlen>
 8001440:	4603      	mov	r3, r0
 8001442:	b29a      	uxth	r2, r3
 8001444:	23c8      	movs	r3, #200	; 0xc8
 8001446:	4908      	ldr	r1, [pc, #32]	; (8001468 <send_data_to_Qt+0x74>)
 8001448:	4808      	ldr	r0, [pc, #32]	; (800146c <send_data_to_Qt+0x78>)
 800144a:	f003 f8e7 	bl	800461c <HAL_UART_Transmit>
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001456:	bf00      	nop
 8001458:	20000380 	.word	0x20000380
 800145c:	20000384 	.word	0x20000384
 8001460:	20000388 	.word	0x20000388
 8001464:	08009a60 	.word	0x08009a60
 8001468:	2000042c 	.word	0x2000042c
 800146c:	20000328 	.word	0x20000328

08001470 <control_PID_Position>:
void control_PID_Position(PID_control *pid_tune, float setpoint_posi_rotation, float Kp, float Ki, float Kd) // moi chi dieu khien duoc toc do dong co
{
 8001470:	b5b0      	push	{r4, r5, r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
  //	instance_enc.velocity_not = instance_enc.velocity;
  //	if(instance_enc.velocity_not < 0)
  //	{
  //		instance_enc.velocity_not = -instance_enc.velocity_not;   // am thi doi thanh duong cho de dung PID =))))
  //	}
  now_position = (float)instance_enc.position * 360 / 1980; // now_position = độ
 800147e:	4b58      	ldr	r3, [pc, #352]	; (80015e0 <control_PID_Position+0x170>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fc2a 	bl	8000cdc <__aeabi_i2f>
 8001488:	4603      	mov	r3, r0
 800148a:	4956      	ldr	r1, [pc, #344]	; (80015e4 <control_PID_Position+0x174>)
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fc79 	bl	8000d84 <__aeabi_fmul>
 8001492:	4603      	mov	r3, r0
 8001494:	4954      	ldr	r1, [pc, #336]	; (80015e8 <control_PID_Position+0x178>)
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fd28 	bl	8000eec <__aeabi_fdiv>
 800149c:	4603      	mov	r3, r0
 800149e:	461a      	mov	r2, r3
 80014a0:	4b52      	ldr	r3, [pc, #328]	; (80015ec <control_PID_Position+0x17c>)
 80014a2:	601a      	str	r2, [r3, #0]
  number_rotation = now_position / 360;
 80014a4:	4b51      	ldr	r3, [pc, #324]	; (80015ec <control_PID_Position+0x17c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	494e      	ldr	r1, [pc, #312]	; (80015e4 <control_PID_Position+0x174>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fd1e 	bl	8000eec <__aeabi_fdiv>
 80014b0:	4603      	mov	r3, r0
 80014b2:	461a      	mov	r2, r3
 80014b4:	4b4e      	ldr	r3, [pc, #312]	; (80015f0 <control_PID_Position+0x180>)
 80014b6:	601a      	str	r2, [r3, #0]
  //	setpoint_posi_degrees = setpoint_posi_rotation*360;   // setpoint_posi_rotation la set số vòng cho dễ set
  //	now_position1 = 0.85*now_position1 + 0.15*now_position;
  error_posi = setpoint_posi_rotation - (now_position);
 80014b8:	4b4c      	ldr	r3, [pc, #304]	; (80015ec <control_PID_Position+0x17c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	68b8      	ldr	r0, [r7, #8]
 80014c0:	f7ff fb56 	bl	8000b70 <__aeabi_fsub>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b4a      	ldr	r3, [pc, #296]	; (80015f4 <control_PID_Position+0x184>)
 80014ca:	601a      	str	r2, [r3, #0]
  pid_tune->P_part = error_posi;
 80014cc:	4b49      	ldr	r3, [pc, #292]	; (80015f4 <control_PID_Position+0x184>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	601a      	str	r2, [r3, #0]
  pid_tune->I_part += error_posi * Ts;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7fe ffa5 	bl	8000428 <__aeabi_f2d>
 80014de:	4604      	mov	r4, r0
 80014e0:	460d      	mov	r5, r1
 80014e2:	4b44      	ldr	r3, [pc, #272]	; (80015f4 <control_PID_Position+0x184>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7fe ff9e 	bl	8000428 <__aeabi_f2d>
 80014ec:	a33a      	add	r3, pc, #232	; (adr r3, 80015d8 <control_PID_Position+0x168>)
 80014ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f2:	f7fe fff1 	bl	80004d8 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4620      	mov	r0, r4
 80014fc:	4629      	mov	r1, r5
 80014fe:	f7fe fe35 	bl	800016c <__adddf3>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fadd 	bl	8000ac8 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	605a      	str	r2, [r3, #4]
  //	if(error < 0.03*setpoint)
  //	{
  //		pid_tune->I_part = 0;
  //	}
  pid_tune->D_part = (error_posi - pre_error_posi) / Ts;
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <control_PID_Position+0x184>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a37      	ldr	r2, [pc, #220]	; (80015f8 <control_PID_Position+0x188>)
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	4611      	mov	r1, r2
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fb26 	bl	8000b70 <__aeabi_fsub>
 8001524:	4603      	mov	r3, r0
 8001526:	4618      	mov	r0, r3
 8001528:	f7fe ff7e 	bl	8000428 <__aeabi_f2d>
 800152c:	a32a      	add	r3, pc, #168	; (adr r3, 80015d8 <control_PID_Position+0x168>)
 800152e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001532:	f7ff f8fb 	bl	800072c <__aeabi_ddiv>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	f7ff fac3 	bl	8000ac8 <__aeabi_d2f>
 8001542:	4602      	mov	r2, r0
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	609a      	str	r2, [r3, #8]
  output_pid = Kp * (pid_tune->P_part) + Ki * (pid_tune->I_part) + Kd * (pid_tune->D_part);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6879      	ldr	r1, [r7, #4]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff fc18 	bl	8000d84 <__aeabi_fmul>
 8001554:	4603      	mov	r3, r0
 8001556:	461c      	mov	r4, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	6839      	ldr	r1, [r7, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fc10 	bl	8000d84 <__aeabi_fmul>
 8001564:	4603      	mov	r3, r0
 8001566:	4619      	mov	r1, r3
 8001568:	4620      	mov	r0, r4
 800156a:	f7ff fb03 	bl	8000b74 <__addsf3>
 800156e:	4603      	mov	r3, r0
 8001570:	461c      	mov	r4, r3
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	6a39      	ldr	r1, [r7, #32]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fc03 	bl	8000d84 <__aeabi_fmul>
 800157e:	4603      	mov	r3, r0
 8001580:	4619      	mov	r1, r3
 8001582:	4620      	mov	r0, r4
 8001584:	f7ff faf6 	bl	8000b74 <__addsf3>
 8001588:	4603      	mov	r3, r0
 800158a:	461a      	mov	r2, r3
 800158c:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <control_PID_Position+0x18c>)
 800158e:	601a      	str	r2, [r3, #0]
  if (output_pid > 90.0)
 8001590:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <control_PID_Position+0x18c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	491a      	ldr	r1, [pc, #104]	; (8001600 <control_PID_Position+0x190>)
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fdb0 	bl	80010fc <__aeabi_fcmpgt>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <control_PID_Position+0x13a>
  {
    output_pid = 90.0;
 80015a2:	4b16      	ldr	r3, [pc, #88]	; (80015fc <control_PID_Position+0x18c>)
 80015a4:	4a16      	ldr	r2, [pc, #88]	; (8001600 <control_PID_Position+0x190>)
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	e00b      	b.n	80015c2 <control_PID_Position+0x152>
  }
  else if (output_pid < -90)
 80015aa:	4b14      	ldr	r3, [pc, #80]	; (80015fc <control_PID_Position+0x18c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4915      	ldr	r1, [pc, #84]	; (8001604 <control_PID_Position+0x194>)
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fd85 	bl	80010c0 <__aeabi_fcmplt>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d002      	beq.n	80015c2 <control_PID_Position+0x152>
  {
    output_pid = -90.0;
 80015bc:	4b0f      	ldr	r3, [pc, #60]	; (80015fc <control_PID_Position+0x18c>)
 80015be:	4a11      	ldr	r2, [pc, #68]	; (8001604 <control_PID_Position+0x194>)
 80015c0:	601a      	str	r2, [r3, #0]
  }
  //	else if(output_pid < 0)
  //	{
  //		output_pid = 0;
  //	}
  pre_error_posi = error_posi;
 80015c2:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <control_PID_Position+0x184>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a0c      	ldr	r2, [pc, #48]	; (80015f8 <control_PID_Position+0x188>)
 80015c8:	6013      	str	r3, [r2, #0]
}
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bdb0      	pop	{r4, r5, r7, pc}
 80015d2:	bf00      	nop
 80015d4:	f3af 8000 	nop.w
 80015d8:	9999999a 	.word	0x9999999a
 80015dc:	3fa99999 	.word	0x3fa99999
 80015e0:	20000398 	.word	0x20000398
 80015e4:	43b40000 	.word	0x43b40000
 80015e8:	44f78000 	.word	0x44f78000
 80015ec:	20000378 	.word	0x20000378
 80015f0:	2000037c 	.word	0x2000037c
 80015f4:	20000370 	.word	0x20000370
 80015f8:	20000374 	.word	0x20000374
 80015fc:	2000036c 	.word	0x2000036c
 8001600:	42b40000 	.word	0x42b40000
 8001604:	c2b40000 	.word	0xc2b40000

08001608 <select_mode>:
    output_pid = -90.0;
  }
  pre_error_velo = error_velo;
}
void select_mode(Select_Tune select)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
  //	select_tunning select;
  switch (select)
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d008      	beq.n	800162a <select_mode+0x22>
 8001618:	2b01      	cmp	r3, #1
 800161a:	d10d      	bne.n	8001638 <select_mode+0x30>
  {
  case Select_Posi:
    PWM_control_position(&htim1, output_pid);
 800161c:	4b09      	ldr	r3, [pc, #36]	; (8001644 <select_mode+0x3c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4619      	mov	r1, r3
 8001622:	4809      	ldr	r0, [pc, #36]	; (8001648 <select_mode+0x40>)
 8001624:	f7ff fdcc 	bl	80011c0 <PWM_control_position>
    //			sprintf(buffer, "Position is: %.3f", now_position);
    //			HAL_UART_Receive_IT(&huart1, buffer, strlen(buffer));
    break;
 8001628:	e007      	b.n	800163a <select_mode+0x32>
  case Select_Velo:
    PWM_control_velocity(&htim1, output_pid);
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <select_mode+0x3c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4619      	mov	r1, r3
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <select_mode+0x40>)
 8001632:	f7ff fe3f 	bl	80012b4 <PWM_control_velocity>
    break;
 8001636:	e000      	b.n	800163a <select_mode+0x32>
  default:
    break;
 8001638:	bf00      	nop
  }
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	2000036c 	.word	0x2000036c
 8001648:	20000250 	.word	0x20000250

0800164c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af02      	add	r7, sp, #8
 8001652:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d101      	bne.n	8001662 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    //		encoder(&htim2,&instance_enc);
    encoder();
 800165e:	f7ff fea3 	bl	80013a8 <encoder>
  }
  control_PID_Position(&PID_contr, 0.5 * 360, Kp_true, Ki_true, Kd_true);
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001668:	6819      	ldr	r1, [r3, #0]
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	460b      	mov	r3, r1
 8001672:	490a      	ldr	r1, [pc, #40]	; (800169c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001674:	480a      	ldr	r0, [pc, #40]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001676:	f7ff fefb 	bl	8001470 <control_PID_Position>
  select_mode(Select_Posi);
 800167a:	2001      	movs	r0, #1
 800167c:	f7ff ffc4 	bl	8001608 <select_mode>
  send_data_to_Qt();
 8001680:	f7ff feb8 	bl	80013f4 <send_data_to_Qt>
//  	control_PID_Velocity(&PID_contr, 40, Kp_true, Kd_true, Ki_true); // toc do 30vong/phut
//  	select_mode(Select_Velo);
}  
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40000400 	.word	0x40000400
 8001690:	20000380 	.word	0x20000380
 8001694:	20000384 	.word	0x20000384
 8001698:	20000388 	.word	0x20000388
 800169c:	43340000 	.word	0x43340000
 80016a0:	2000038c 	.word	0x2000038c

080016a4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a13      	ldr	r2, [pc, #76]	; (8001700 <HAL_UART_RxCpltCallback+0x5c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d11f      	bne.n	80016f6 <HAL_UART_RxCpltCallback+0x52>
	  {
	    if (data_rx == '\n')
 80016b6:	4b13      	ldr	r3, [pc, #76]	; (8001704 <HAL_UART_RxCpltCallback+0x60>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b0a      	cmp	r3, #10
 80016bc:	d109      	bne.n	80016d2 <HAL_UART_RxCpltCallback+0x2e>
	    {
	      data_uart[uart_count] = '\0';
 80016be:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_UART_RxCpltCallback+0x64>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	461a      	mov	r2, r3
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_UART_RxCpltCallback+0x68>)
 80016c6:	2100      	movs	r1, #0
 80016c8:	5499      	strb	r1, [r3, r2]
	      uart_flag = 1; // co ky tu \n la chuoi da duoc truyen xong
 80016ca:	4b11      	ldr	r3, [pc, #68]	; (8001710 <HAL_UART_RxCpltCallback+0x6c>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
 80016d0:	e00c      	b.n	80016ec <HAL_UART_RxCpltCallback+0x48>
	    }
	    else
	    {
	      data_uart[uart_count] = data_rx;
 80016d2:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <HAL_UART_RxCpltCallback+0x64>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <HAL_UART_RxCpltCallback+0x60>)
 80016da:	7819      	ldrb	r1, [r3, #0]
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <HAL_UART_RxCpltCallback+0x68>)
 80016de:	5499      	strb	r1, [r3, r2]
	      uart_count++;
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <HAL_UART_RxCpltCallback+0x64>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	3301      	adds	r3, #1
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	4b07      	ldr	r3, [pc, #28]	; (8001708 <HAL_UART_RxCpltCallback+0x64>)
 80016ea:	701a      	strb	r2, [r3, #0]
	    }
	    HAL_UART_Receive_IT(&huart1, (uint8_t *)&data_rx, 1);
 80016ec:	2201      	movs	r2, #1
 80016ee:	4905      	ldr	r1, [pc, #20]	; (8001704 <HAL_UART_RxCpltCallback+0x60>)
 80016f0:	4808      	ldr	r0, [pc, #32]	; (8001714 <HAL_UART_RxCpltCallback+0x70>)
 80016f2:	f003 f825 	bl	8004740 <HAL_UART_Receive_IT>
	  }

}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40013800 	.word	0x40013800
 8001704:	200003e2 	.word	0x200003e2
 8001708:	200003e3 	.word	0x200003e3
 800170c:	200003b0 	.word	0x200003b0
 8001710:	200003e4 	.word	0x200003e4
 8001714:	20000328 	.word	0x20000328

08001718 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800171c:	f000 fd40 	bl	80021a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001720:	f000 f86c 	bl	80017fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001724:	f000 fa36 	bl	8001b94 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001728:	f000 f8aa 	bl	8001880 <MX_I2C1_Init>
  MX_TIM1_Init();
 800172c:	f000 f8d6 	bl	80018dc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001730:	f000 f964 	bl	80019fc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001734:	f000 f9b6 	bl	8001aa4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001738:	f000 fa02 	bl	8001b40 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800173c:	213c      	movs	r1, #60	; 0x3c
 800173e:	4820      	ldr	r0, [pc, #128]	; (80017c0 <main+0xa8>)
 8001740:	f002 f87e 	bl	8003840 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001744:	481f      	ldr	r0, [pc, #124]	; (80017c4 <main+0xac>)
 8001746:	f001 fe95 	bl	8003474 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800174a:	2108      	movs	r1, #8
 800174c:	481e      	ldr	r0, [pc, #120]	; (80017c8 <main+0xb0>)
 800174e:	f001 ff33 	bl	80035b8 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&data_rx, 1);
 8001752:	2201      	movs	r2, #1
 8001754:	491d      	ldr	r1, [pc, #116]	; (80017cc <main+0xb4>)
 8001756:	481e      	ldr	r0, [pc, #120]	; (80017d0 <main+0xb8>)
 8001758:	f002 fff2 	bl	8004740 <HAL_UART_Receive_IT>
  while (1)
  {
    //	  a = __HAL_TIM_GET_COUNTER(&htim2);
    //	  HAL_GPIO_WritePin(IN1_GPIO_Port,IN1_Pin,GPIO_PIN_SET);
    //	  HAL_GPIO_WritePin(IN2_GPIO_Port,IN2_Pin,GPIO_PIN_RESET); chieu thuan cung chieu kim dong ho day!!!
	  if (uart_flag == 1)
 800175c:	4b1d      	ldr	r3, [pc, #116]	; (80017d4 <main+0xbc>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d1fb      	bne.n	800175c <main+0x44>
	      {
	        memset(data_recFromPC, 0, uart_count);
 8001764:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <main+0xc0>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	461a      	mov	r2, r3
 800176a:	2100      	movs	r1, #0
 800176c:	481b      	ldr	r0, [pc, #108]	; (80017dc <main+0xc4>)
 800176e:	f003 fd13 	bl	8005198 <memset>
	        strcpy(data_recFromPC, data_uart);
 8001772:	491b      	ldr	r1, [pc, #108]	; (80017e0 <main+0xc8>)
 8001774:	4819      	ldr	r0, [pc, #100]	; (80017dc <main+0xc4>)
 8001776:	f004 fba9 	bl	8005ecc <strcpy>
	        //		  string_cut(data_recFromPC);
	        Kp_true = string_cut(data_recFromPC, "Kp");
 800177a:	491a      	ldr	r1, [pc, #104]	; (80017e4 <main+0xcc>)
 800177c:	4817      	ldr	r0, [pc, #92]	; (80017dc <main+0xc4>)
 800177e:	f003 fc37 	bl	8004ff0 <string_cut>
 8001782:	4603      	mov	r3, r0
 8001784:	4a18      	ldr	r2, [pc, #96]	; (80017e8 <main+0xd0>)
 8001786:	6013      	str	r3, [r2, #0]
	        Ki_true = string_cut(data_recFromPC, "Ki");
 8001788:	4918      	ldr	r1, [pc, #96]	; (80017ec <main+0xd4>)
 800178a:	4814      	ldr	r0, [pc, #80]	; (80017dc <main+0xc4>)
 800178c:	f003 fc30 	bl	8004ff0 <string_cut>
 8001790:	4603      	mov	r3, r0
 8001792:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <main+0xd8>)
 8001794:	6013      	str	r3, [r2, #0]
	        Kd_true = string_cut(data_recFromPC, "Kd");
 8001796:	4917      	ldr	r1, [pc, #92]	; (80017f4 <main+0xdc>)
 8001798:	4810      	ldr	r0, [pc, #64]	; (80017dc <main+0xc4>)
 800179a:	f003 fc29 	bl	8004ff0 <string_cut>
 800179e:	4603      	mov	r3, r0
 80017a0:	4a15      	ldr	r2, [pc, #84]	; (80017f8 <main+0xe0>)
 80017a2:	6013      	str	r3, [r2, #0]
	        memset(data_uart, 0, uart_count);
 80017a4:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <main+0xc0>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	2100      	movs	r1, #0
 80017ac:	480c      	ldr	r0, [pc, #48]	; (80017e0 <main+0xc8>)
 80017ae:	f003 fcf3 	bl	8005198 <memset>
	        uart_count = 0;
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <main+0xc0>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
	        uart_flag = 0;
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <main+0xbc>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
	  if (uart_flag == 1)
 80017be:	e7cd      	b.n	800175c <main+0x44>
 80017c0:	20000298 	.word	0x20000298
 80017c4:	200002e0 	.word	0x200002e0
 80017c8:	20000250 	.word	0x20000250
 80017cc:	200003e2 	.word	0x200003e2
 80017d0:	20000328 	.word	0x20000328
 80017d4:	200003e4 	.word	0x200003e4
 80017d8:	200003e3 	.word	0x200003e3
 80017dc:	200003f8 	.word	0x200003f8
 80017e0:	200003b0 	.word	0x200003b0
 80017e4:	08009a78 	.word	0x08009a78
 80017e8:	20000380 	.word	0x20000380
 80017ec:	08009a7c 	.word	0x08009a7c
 80017f0:	20000384 	.word	0x20000384
 80017f4:	08009a80 	.word	0x08009a80
 80017f8:	20000388 	.word	0x20000388

080017fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b090      	sub	sp, #64	; 0x40
 8001800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001802:	f107 0318 	add.w	r3, r7, #24
 8001806:	2228      	movs	r2, #40	; 0x28
 8001808:	2100      	movs	r1, #0
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fcc4 	bl	8005198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	60da      	str	r2, [r3, #12]
 800181c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800181e:	2302      	movs	r3, #2
 8001820:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001822:	2301      	movs	r3, #1
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001826:	2310      	movs	r3, #16
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182a:	2302      	movs	r3, #2
 800182c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800182e:	2300      	movs	r3, #0
 8001830:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001832:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001836:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001838:	f107 0318 	add.w	r3, r7, #24
 800183c:	4618      	mov	r0, r3
 800183e:	f001 f9af 	bl	8002ba0 <HAL_RCC_OscConfig>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001848:	f000 f9e4 	bl	8001c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800184c:	230f      	movs	r3, #15
 800184e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001850:	2302      	movs	r3, #2
 8001852:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800185c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800185e:	2300      	movs	r3, #0
 8001860:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	2102      	movs	r1, #2
 8001866:	4618      	mov	r0, r3
 8001868:	f001 fc1c 	bl	80030a4 <HAL_RCC_ClockConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001872:	f000 f9cf 	bl	8001c14 <Error_Handler>
  }
}
 8001876:	bf00      	nop
 8001878:	3740      	adds	r7, #64	; 0x40
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001886:	4a13      	ldr	r2, [pc, #76]	; (80018d4 <MX_I2C1_Init+0x54>)
 8001888:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <MX_I2C1_Init+0x50>)
 800188c:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <MX_I2C1_Init+0x58>)
 800188e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800189c:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <MX_I2C1_Init+0x50>)
 800189e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018be:	f001 f82b 	bl	8002918 <HAL_I2C_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018c8:	f000 f9a4 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	200001fc 	.word	0x200001fc
 80018d4:	40005400 	.word	0x40005400
 80018d8:	000186a0 	.word	0x000186a0

080018dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b092      	sub	sp, #72	; 0x48
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
 80018fc:	615a      	str	r2, [r3, #20]
 80018fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	2220      	movs	r2, #32
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f003 fc46 	bl	8005198 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800190c:	4b39      	ldr	r3, [pc, #228]	; (80019f4 <MX_TIM1_Init+0x118>)
 800190e:	4a3a      	ldr	r2, [pc, #232]	; (80019f8 <MX_TIM1_Init+0x11c>)
 8001910:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8001912:	4b38      	ldr	r3, [pc, #224]	; (80019f4 <MX_TIM1_Init+0x118>)
 8001914:	223f      	movs	r2, #63	; 0x3f
 8001916:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b36      	ldr	r3, [pc, #216]	; (80019f4 <MX_TIM1_Init+0x118>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800191e:	4b35      	ldr	r3, [pc, #212]	; (80019f4 <MX_TIM1_Init+0x118>)
 8001920:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001924:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001926:	4b33      	ldr	r3, [pc, #204]	; (80019f4 <MX_TIM1_Init+0x118>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800192c:	4b31      	ldr	r3, [pc, #196]	; (80019f4 <MX_TIM1_Init+0x118>)
 800192e:	2200      	movs	r2, #0
 8001930:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001932:	4b30      	ldr	r3, [pc, #192]	; (80019f4 <MX_TIM1_Init+0x118>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001938:	482e      	ldr	r0, [pc, #184]	; (80019f4 <MX_TIM1_Init+0x118>)
 800193a:	f001 fded 	bl	8003518 <HAL_TIM_PWM_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001944:	f000 f966 	bl	8001c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001948:	2300      	movs	r3, #0
 800194a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194c:	2300      	movs	r3, #0
 800194e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001950:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001954:	4619      	mov	r1, r3
 8001956:	4827      	ldr	r0, [pc, #156]	; (80019f4 <MX_TIM1_Init+0x118>)
 8001958:	f002 fd52 	bl	8004400 <HAL_TIMEx_MasterConfigSynchronization>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001962:	f000 f957 	bl	8001c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001966:	2360      	movs	r3, #96	; 0x60
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196e:	2300      	movs	r3, #0
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001972:	2300      	movs	r3, #0
 8001974:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800197a:	2300      	movs	r3, #0
 800197c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001986:	2204      	movs	r2, #4
 8001988:	4619      	mov	r1, r3
 800198a:	481a      	ldr	r0, [pc, #104]	; (80019f4 <MX_TIM1_Init+0x118>)
 800198c:	f002 f8ee 	bl	8003b6c <HAL_TIM_PWM_ConfigChannel>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001996:	f000 f93d 	bl	8001c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800199a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800199e:	2208      	movs	r2, #8
 80019a0:	4619      	mov	r1, r3
 80019a2:	4814      	ldr	r0, [pc, #80]	; (80019f4 <MX_TIM1_Init+0x118>)
 80019a4:	f002 f8e2 	bl	8003b6c <HAL_TIM_PWM_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80019ae:	f000 f931 	bl	8001c14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	4619      	mov	r1, r3
 80019d4:	4807      	ldr	r0, [pc, #28]	; (80019f4 <MX_TIM1_Init+0x118>)
 80019d6:	f002 fd71 	bl	80044bc <HAL_TIMEx_ConfigBreakDeadTime>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80019e0:	f000 f918 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019e4:	4803      	ldr	r0, [pc, #12]	; (80019f4 <MX_TIM1_Init+0x118>)
 80019e6:	f000 fa1d 	bl	8001e24 <HAL_TIM_MspPostInit>

}
 80019ea:	bf00      	nop
 80019ec:	3748      	adds	r7, #72	; 0x48
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000250 	.word	0x20000250
 80019f8:	40012c00 	.word	0x40012c00

080019fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08c      	sub	sp, #48	; 0x30
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a02:	f107 030c 	add.w	r3, r7, #12
 8001a06:	2224      	movs	r2, #36	; 0x24
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f003 fbc4 	bl	8005198 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a18:	4b21      	ldr	r3, [pc, #132]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a20:	4b1f      	ldr	r3, [pc, #124]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a26:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a34:	4b1a      	ldr	r3, [pc, #104]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3a:	4b19      	ldr	r3, [pc, #100]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a40:	2303      	movs	r3, #3
 8001a42:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a44:	2300      	movs	r3, #0
 8001a46:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4619      	mov	r1, r3
 8001a6a:	480d      	ldr	r0, [pc, #52]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a6c:	f001 fe46 	bl	80036fc <HAL_TIM_Encoder_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a76:	f000 f8cd 	bl	8001c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	4619      	mov	r1, r3
 8001a86:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <MX_TIM2_Init+0xa4>)
 8001a88:	f002 fcba 	bl	8004400 <HAL_TIMEx_MasterConfigSynchronization>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a92:	f000 f8bf 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a96:	bf00      	nop
 8001a98:	3730      	adds	r7, #48	; 0x30
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000298 	.word	0x20000298

08001aa4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aaa:	f107 0308 	add.w	r3, r7, #8
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab8:	463b      	mov	r3, r7
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ac0:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001ac2:	4a1e      	ldr	r2, [pc, #120]	; (8001b3c <MX_TIM3_Init+0x98>)
 8001ac4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001ac8:	f240 227f 	movw	r2, #639	; 0x27f
 8001acc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001ad6:	f241 3287 	movw	r2, #4999	; 0x1387
 8001ada:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001adc:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ae8:	4813      	ldr	r0, [pc, #76]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001aea:	f001 fc73 	bl	80033d4 <HAL_TIM_Base_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001af4:	f000 f88e 	bl	8001c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001afe:	f107 0308 	add.w	r3, r7, #8
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001b06:	f002 f8ef 	bl	8003ce8 <HAL_TIM_ConfigClockSource>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001b10:	f000 f880 	bl	8001c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_TIM3_Init+0x94>)
 8001b22:	f002 fc6d 	bl	8004400 <HAL_TIMEx_MasterConfigSynchronization>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b2c:	f000 f872 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200002e0 	.word	0x200002e0
 8001b3c:	40000400 	.word	0x40000400

08001b40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	; (8001b90 <MX_USART1_UART_Init+0x50>)
 8001b48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b52:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b58:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b64:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b66:	220c      	movs	r2, #12
 8001b68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6a:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b76:	4805      	ldr	r0, [pc, #20]	; (8001b8c <MX_USART1_UART_Init+0x4c>)
 8001b78:	f002 fd03 	bl	8004582 <HAL_UART_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b82:	f000 f847 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000328 	.word	0x20000328
 8001b90:	40013800 	.word	0x40013800

08001b94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9a:	f107 0308 	add.w	r3, r7, #8
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba8:	4b18      	ldr	r3, [pc, #96]	; (8001c0c <MX_GPIO_Init+0x78>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	4a17      	ldr	r2, [pc, #92]	; (8001c0c <MX_GPIO_Init+0x78>)
 8001bae:	f043 0304 	orr.w	r3, r3, #4
 8001bb2:	6193      	str	r3, [r2, #24]
 8001bb4:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <MX_GPIO_Init+0x78>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	607b      	str	r3, [r7, #4]
 8001bbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <MX_GPIO_Init+0x78>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a11      	ldr	r2, [pc, #68]	; (8001c0c <MX_GPIO_Init+0x78>)
 8001bc6:	f043 0308 	orr.w	r3, r3, #8
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <MX_GPIO_Init+0x78>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0308 	and.w	r3, r3, #8
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001bde:	480c      	ldr	r0, [pc, #48]	; (8001c10 <MX_GPIO_Init+0x7c>)
 8001be0:	f000 fe82 	bl	80028e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8001be4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001be8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bea:	2301      	movs	r3, #1
 8001bec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4804      	ldr	r0, [pc, #16]	; (8001c10 <MX_GPIO_Init+0x7c>)
 8001bfe:	f000 fcef 	bl	80025e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c02:	bf00      	nop
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40010c00 	.word	0x40010c00

08001c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c18:	b672      	cpsid	i
}
 8001c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <Error_Handler+0x8>
	...

08001c20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c26:	4b15      	ldr	r3, [pc, #84]	; (8001c7c <HAL_MspInit+0x5c>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	4a14      	ldr	r2, [pc, #80]	; (8001c7c <HAL_MspInit+0x5c>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6193      	str	r3, [r2, #24]
 8001c32:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_MspInit+0x5c>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <HAL_MspInit+0x5c>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	4a0e      	ldr	r2, [pc, #56]	; (8001c7c <HAL_MspInit+0x5c>)
 8001c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c48:	61d3      	str	r3, [r2, #28]
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <HAL_MspInit+0x5c>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <HAL_MspInit+0x60>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	4a04      	ldr	r2, [pc, #16]	; (8001c80 <HAL_MspInit+0x60>)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c72:	bf00      	nop
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40010000 	.word	0x40010000

08001c84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08a      	sub	sp, #40	; 0x28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 0314 	add.w	r3, r7, #20
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a1d      	ldr	r2, [pc, #116]	; (8001d14 <HAL_I2C_MspInit+0x90>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d132      	bne.n	8001d0a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <HAL_I2C_MspInit+0x94>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a1b      	ldr	r2, [pc, #108]	; (8001d18 <HAL_I2C_MspInit+0x94>)
 8001caa:	f043 0308 	orr.w	r3, r3, #8
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <HAL_I2C_MspInit+0x94>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	613b      	str	r3, [r7, #16]
 8001cba:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cbc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cc2:	2312      	movs	r3, #18
 8001cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4812      	ldr	r0, [pc, #72]	; (8001d1c <HAL_I2C_MspInit+0x98>)
 8001cd2:	f000 fc85 	bl	80025e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001cd6:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <HAL_I2C_MspInit+0x9c>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cde:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	f043 0302 	orr.w	r3, r3, #2
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
 8001cec:	4a0c      	ldr	r2, [pc, #48]	; (8001d20 <HAL_I2C_MspInit+0x9c>)
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <HAL_I2C_MspInit+0x94>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	4a08      	ldr	r2, [pc, #32]	; (8001d18 <HAL_I2C_MspInit+0x94>)
 8001cf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cfc:	61d3      	str	r3, [r2, #28]
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_I2C_MspInit+0x94>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d0a:	bf00      	nop
 8001d0c:	3728      	adds	r7, #40	; 0x28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40005400 	.word	0x40005400
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	40010c00 	.word	0x40010c00
 8001d20:	40010000 	.word	0x40010000

08001d24 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a09      	ldr	r2, [pc, #36]	; (8001d58 <HAL_TIM_PWM_MspInit+0x34>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d10b      	bne.n	8001d4e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <HAL_TIM_PWM_MspInit+0x38>)
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <HAL_TIM_PWM_MspInit+0x38>)
 8001d3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d40:	6193      	str	r3, [r2, #24]
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_TIM_PWM_MspInit+0x38>)
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d4e:	bf00      	nop
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	40012c00 	.word	0x40012c00
 8001d5c:	40021000 	.word	0x40021000

08001d60 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b088      	sub	sp, #32
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0310 	add.w	r3, r7, #16
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7e:	d123      	bne.n	8001dc8 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d80:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <HAL_TIM_Encoder_MspInit+0x70>)
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	4a12      	ldr	r2, [pc, #72]	; (8001dd0 <HAL_TIM_Encoder_MspInit+0x70>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	61d3      	str	r3, [r2, #28]
 8001d8c:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <HAL_TIM_Encoder_MspInit+0x70>)
 8001d8e:	69db      	ldr	r3, [r3, #28]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d98:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <HAL_TIM_Encoder_MspInit+0x70>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	4a0c      	ldr	r2, [pc, #48]	; (8001dd0 <HAL_TIM_Encoder_MspInit+0x70>)
 8001d9e:	f043 0304 	orr.w	r3, r3, #4
 8001da2:	6193      	str	r3, [r2, #24]
 8001da4:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <HAL_TIM_Encoder_MspInit+0x70>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = TIM2_ENCODER1_Pin|TIM2_ENCODER2_Pin;
 8001db0:	2303      	movs	r3, #3
 8001db2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbc:	f107 0310 	add.w	r3, r7, #16
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4804      	ldr	r0, [pc, #16]	; (8001dd4 <HAL_TIM_Encoder_MspInit+0x74>)
 8001dc4:	f000 fc0c 	bl	80025e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001dc8:	bf00      	nop
 8001dca:	3720      	adds	r7, #32
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40010800 	.word	0x40010800

08001dd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0d      	ldr	r2, [pc, #52]	; (8001e1c <HAL_TIM_Base_MspInit+0x44>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d113      	bne.n	8001e12 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dea:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a0c      	ldr	r2, [pc, #48]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001df0:	f043 0302 	orr.w	r3, r3, #2
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2100      	movs	r1, #0
 8001e06:	201d      	movs	r0, #29
 8001e08:	f000 fb03 	bl	8002412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e0c:	201d      	movs	r0, #29
 8001e0e:	f000 fb1c 	bl	800244a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40000400 	.word	0x40000400
 8001e20:	40021000 	.word	0x40021000

08001e24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b088      	sub	sp, #32
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 0310 	add.w	r3, r7, #16
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a10      	ldr	r2, [pc, #64]	; (8001e80 <HAL_TIM_MspPostInit+0x5c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d118      	bne.n	8001e76 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e44:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_TIM_MspPostInit+0x60>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	4a0e      	ldr	r2, [pc, #56]	; (8001e84 <HAL_TIM_MspPostInit+0x60>)
 8001e4a:	f043 0304 	orr.w	r3, r3, #4
 8001e4e:	6193      	str	r3, [r2, #24]
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <HAL_TIM_MspPostInit+0x60>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM_CH2_Pin|PWM_CH3_Pin;
 8001e5c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 0310 	add.w	r3, r7, #16
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <HAL_TIM_MspPostInit+0x64>)
 8001e72:	f000 fbb5 	bl	80025e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e76:	bf00      	nop
 8001e78:	3720      	adds	r7, #32
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40012c00 	.word	0x40012c00
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40010800 	.word	0x40010800

08001e8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	; 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a26      	ldr	r2, [pc, #152]	; (8001f40 <HAL_UART_MspInit+0xb4>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d145      	bne.n	8001f38 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eac:	4b25      	ldr	r3, [pc, #148]	; (8001f44 <HAL_UART_MspInit+0xb8>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	4a24      	ldr	r2, [pc, #144]	; (8001f44 <HAL_UART_MspInit+0xb8>)
 8001eb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb6:	6193      	str	r3, [r2, #24]
 8001eb8:	4b22      	ldr	r3, [pc, #136]	; (8001f44 <HAL_UART_MspInit+0xb8>)
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec4:	4b1f      	ldr	r3, [pc, #124]	; (8001f44 <HAL_UART_MspInit+0xb8>)
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	4a1e      	ldr	r2, [pc, #120]	; (8001f44 <HAL_UART_MspInit+0xb8>)
 8001eca:	f043 0308 	orr.w	r3, r3, #8
 8001ece:	6193      	str	r3, [r2, #24]
 8001ed0:	4b1c      	ldr	r3, [pc, #112]	; (8001f44 <HAL_UART_MspInit+0xb8>)
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	f003 0308 	and.w	r3, r3, #8
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001edc:	2340      	movs	r3, #64	; 0x40
 8001ede:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	4619      	mov	r1, r3
 8001eee:	4816      	ldr	r0, [pc, #88]	; (8001f48 <HAL_UART_MspInit+0xbc>)
 8001ef0:	f000 fb76 	bl	80025e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	4810      	ldr	r0, [pc, #64]	; (8001f48 <HAL_UART_MspInit+0xbc>)
 8001f08:	f000 fb6a 	bl	80025e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <HAL_UART_MspInit+0xc0>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1c:	f043 0304 	orr.w	r3, r3, #4
 8001f20:	627b      	str	r3, [r7, #36]	; 0x24
 8001f22:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <HAL_UART_MspInit+0xc0>)
 8001f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f26:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	2025      	movs	r0, #37	; 0x25
 8001f2e:	f000 fa70 	bl	8002412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f32:	2025      	movs	r0, #37	; 0x25
 8001f34:	f000 fa89 	bl	800244a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f38:	bf00      	nop
 8001f3a:	3728      	adds	r7, #40	; 0x28
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40013800 	.word	0x40013800
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40010c00 	.word	0x40010c00
 8001f4c:	40010000 	.word	0x40010000

08001f50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <NMI_Handler+0x4>

08001f56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f5a:	e7fe      	b.n	8001f5a <HardFault_Handler+0x4>

08001f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <MemManage_Handler+0x4>

08001f62 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f66:	e7fe      	b.n	8001f66 <BusFault_Handler+0x4>

08001f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <UsageFault_Handler+0x4>

08001f6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr

08001f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr

08001f86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr

08001f92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f96:	f000 f949 	bl	800222c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fa4:	4802      	ldr	r0, [pc, #8]	; (8001fb0 <TIM3_IRQHandler+0x10>)
 8001fa6:	f001 fcd9 	bl	800395c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	200002e0 	.word	0x200002e0

08001fb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fb8:	4802      	ldr	r0, [pc, #8]	; (8001fc4 <USART1_IRQHandler+0x10>)
 8001fba:	f002 fbf1 	bl	80047a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000328 	.word	0x20000328

08001fc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return 1;
 8001fcc:	2301      	movs	r3, #1
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr

08001fd6 <_kill>:

int _kill(int pid, int sig)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fe0:	f003 f8b0 	bl	8005144 <__errno>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2216      	movs	r2, #22
 8001fe8:	601a      	str	r2, [r3, #0]
  return -1;
 8001fea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <_exit>:

void _exit (int status)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ffe:	f04f 31ff 	mov.w	r1, #4294967295
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff ffe7 	bl	8001fd6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002008:	e7fe      	b.n	8002008 <_exit+0x12>

0800200a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	e00a      	b.n	8002032 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800201c:	f3af 8000 	nop.w
 8002020:	4601      	mov	r1, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1c5a      	adds	r2, r3, #1
 8002026:	60ba      	str	r2, [r7, #8]
 8002028:	b2ca      	uxtb	r2, r1
 800202a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	3301      	adds	r3, #1
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	429a      	cmp	r2, r3
 8002038:	dbf0      	blt.n	800201c <_read+0x12>
  }

  return len;
 800203a:	687b      	ldr	r3, [r7, #4]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	e009      	b.n	800206a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	60ba      	str	r2, [r7, #8]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	3301      	adds	r3, #1
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	429a      	cmp	r2, r3
 8002070:	dbf1      	blt.n	8002056 <_write+0x12>
  }
  return len;
 8002072:	687b      	ldr	r3, [r7, #4]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <_close>:

int _close(int file)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr

08002092 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020a2:	605a      	str	r2, [r3, #4]
  return 0;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <_isatty>:

int _isatty(int file)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020b8:	2301      	movs	r3, #1
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end;             /* Symbol defined in the linker script */
  extern uint8_t _estack;          /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e4:	4a14      	ldr	r2, [pc, #80]	; (8002138 <_sbrk+0x5c>)
 80020e6:	4b15      	ldr	r3, [pc, #84]	; (800213c <_sbrk+0x60>)
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f0:	4b13      	ldr	r3, [pc, #76]	; (8002140 <_sbrk+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f8:	4b11      	ldr	r3, [pc, #68]	; (8002140 <_sbrk+0x64>)
 80020fa:	4a12      	ldr	r2, [pc, #72]	; (8002144 <_sbrk+0x68>)
 80020fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020fe:	4b10      	ldr	r3, [pc, #64]	; (8002140 <_sbrk+0x64>)
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4413      	add	r3, r2
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	429a      	cmp	r2, r3
 800210a:	d207      	bcs.n	800211c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800210c:	f003 f81a 	bl	8005144 <__errno>
 8002110:	4603      	mov	r3, r0
 8002112:	220c      	movs	r2, #12
 8002114:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002116:	f04f 33ff 	mov.w	r3, #4294967295
 800211a:	e009      	b.n	8002130 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800211c:	4b08      	ldr	r3, [pc, #32]	; (8002140 <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002122:	4b07      	ldr	r3, [pc, #28]	; (8002140 <_sbrk+0x64>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	4a05      	ldr	r2, [pc, #20]	; (8002140 <_sbrk+0x64>)
 800212c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800212e:	68fb      	ldr	r3, [r7, #12]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20005000 	.word	0x20005000
 800213c:	00000400 	.word	0x00000400
 8002140:	200003a8 	.word	0x200003a8
 8002144:	200004a0 	.word	0x200004a0

08002148 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002154:	480c      	ldr	r0, [pc, #48]	; (8002188 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002156:	490d      	ldr	r1, [pc, #52]	; (800218c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002158:	4a0d      	ldr	r2, [pc, #52]	; (8002190 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800215a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800215c:	e002      	b.n	8002164 <LoopCopyDataInit>

0800215e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800215e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002162:	3304      	adds	r3, #4

08002164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002168:	d3f9      	bcc.n	800215e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216a:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800216c:	4c0a      	ldr	r4, [pc, #40]	; (8002198 <LoopFillZerobss+0x22>)
  movs r3, #0
 800216e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002170:	e001      	b.n	8002176 <LoopFillZerobss>

08002172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002174:	3204      	adds	r2, #4

08002176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002178:	d3fb      	bcc.n	8002172 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800217a:	f7ff ffe5 	bl	8002148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800217e:	f002 ffe7 	bl	8005150 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002182:	f7ff fac9 	bl	8001718 <main>
  bx lr
 8002186:	4770      	bx	lr
  ldr r0, =_sdata
 8002188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800218c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002190:	08009f5c 	.word	0x08009f5c
  ldr r2, =_sbss
 8002194:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002198:	200004a0 	.word	0x200004a0

0800219c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800219c:	e7fe      	b.n	800219c <ADC1_2_IRQHandler>
	...

080021a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021a4:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <HAL_Init+0x28>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <HAL_Init+0x28>)
 80021aa:	f043 0310 	orr.w	r3, r3, #16
 80021ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021b0:	2003      	movs	r0, #3
 80021b2:	f000 f923 	bl	80023fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021b6:	200f      	movs	r0, #15
 80021b8:	f000 f808 	bl	80021cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021bc:	f7ff fd30 	bl	8001c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40022000 	.word	0x40022000

080021cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021d4:	4b12      	ldr	r3, [pc, #72]	; (8002220 <HAL_InitTick+0x54>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <HAL_InitTick+0x58>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 f93b 	bl	8002466 <HAL_SYSTICK_Config>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00e      	b.n	8002218 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b0f      	cmp	r3, #15
 80021fe:	d80a      	bhi.n	8002216 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002200:	2200      	movs	r2, #0
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	f04f 30ff 	mov.w	r0, #4294967295
 8002208:	f000 f903 	bl	8002412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800220c:	4a06      	ldr	r2, [pc, #24]	; (8002228 <HAL_InitTick+0x5c>)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	e000      	b.n	8002218 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
}
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000000 	.word	0x20000000
 8002224:	20000008 	.word	0x20000008
 8002228:	20000004 	.word	0x20000004

0800222c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <HAL_IncTick+0x1c>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	461a      	mov	r2, r3
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <HAL_IncTick+0x20>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4413      	add	r3, r2
 800223c:	4a03      	ldr	r2, [pc, #12]	; (800224c <HAL_IncTick+0x20>)
 800223e:	6013      	str	r3, [r2, #0]
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr
 8002248:	20000008 	.word	0x20000008
 800224c:	200003ac 	.word	0x200003ac

08002250 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  return uwTick;
 8002254:	4b02      	ldr	r3, [pc, #8]	; (8002260 <HAL_GetTick+0x10>)
 8002256:	681b      	ldr	r3, [r3, #0]
}
 8002258:	4618      	mov	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	200003ac 	.word	0x200003ac

08002264 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002274:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002280:	4013      	ands	r3, r2
 8002282:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800228c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002296:	4a04      	ldr	r2, [pc, #16]	; (80022a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	60d3      	str	r3, [r2, #12]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bc80      	pop	{r7}
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b0:	4b04      	ldr	r3, [pc, #16]	; (80022c4 <__NVIC_GetPriorityGrouping+0x18>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	0a1b      	lsrs	r3, r3, #8
 80022b6:	f003 0307 	and.w	r3, r3, #7
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	db0b      	blt.n	80022f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	f003 021f 	and.w	r2, r3, #31
 80022e0:	4906      	ldr	r1, [pc, #24]	; (80022fc <__NVIC_EnableIRQ+0x34>)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	095b      	lsrs	r3, r3, #5
 80022e8:	2001      	movs	r0, #1
 80022ea:	fa00 f202 	lsl.w	r2, r0, r2
 80022ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	e000e100 	.word	0xe000e100

08002300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	6039      	str	r1, [r7, #0]
 800230a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002310:	2b00      	cmp	r3, #0
 8002312:	db0a      	blt.n	800232a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	b2da      	uxtb	r2, r3
 8002318:	490c      	ldr	r1, [pc, #48]	; (800234c <__NVIC_SetPriority+0x4c>)
 800231a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231e:	0112      	lsls	r2, r2, #4
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	440b      	add	r3, r1
 8002324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002328:	e00a      	b.n	8002340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	b2da      	uxtb	r2, r3
 800232e:	4908      	ldr	r1, [pc, #32]	; (8002350 <__NVIC_SetPriority+0x50>)
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	f003 030f 	and.w	r3, r3, #15
 8002336:	3b04      	subs	r3, #4
 8002338:	0112      	lsls	r2, r2, #4
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	440b      	add	r3, r1
 800233e:	761a      	strb	r2, [r3, #24]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	e000e100 	.word	0xe000e100
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	; 0x24
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	f1c3 0307 	rsb	r3, r3, #7
 800236e:	2b04      	cmp	r3, #4
 8002370:	bf28      	it	cs
 8002372:	2304      	movcs	r3, #4
 8002374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	3304      	adds	r3, #4
 800237a:	2b06      	cmp	r3, #6
 800237c:	d902      	bls.n	8002384 <NVIC_EncodePriority+0x30>
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3b03      	subs	r3, #3
 8002382:	e000      	b.n	8002386 <NVIC_EncodePriority+0x32>
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002388:	f04f 32ff 	mov.w	r2, #4294967295
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43da      	mvns	r2, r3
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	401a      	ands	r2, r3
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800239c:	f04f 31ff 	mov.w	r1, #4294967295
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	fa01 f303 	lsl.w	r3, r1, r3
 80023a6:	43d9      	mvns	r1, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	4313      	orrs	r3, r2
         );
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3724      	adds	r7, #36	; 0x24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr

080023b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023c8:	d301      	bcc.n	80023ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ca:	2301      	movs	r3, #1
 80023cc:	e00f      	b.n	80023ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ce:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <SysTick_Config+0x40>)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023d6:	210f      	movs	r1, #15
 80023d8:	f04f 30ff 	mov.w	r0, #4294967295
 80023dc:	f7ff ff90 	bl	8002300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <SysTick_Config+0x40>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023e6:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <SysTick_Config+0x40>)
 80023e8:	2207      	movs	r2, #7
 80023ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	e000e010 	.word	0xe000e010

080023fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff ff2d 	bl	8002264 <__NVIC_SetPriorityGrouping>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002412:	b580      	push	{r7, lr}
 8002414:	b086      	sub	sp, #24
 8002416:	af00      	add	r7, sp, #0
 8002418:	4603      	mov	r3, r0
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002424:	f7ff ff42 	bl	80022ac <__NVIC_GetPriorityGrouping>
 8002428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	6978      	ldr	r0, [r7, #20]
 8002430:	f7ff ff90 	bl	8002354 <NVIC_EncodePriority>
 8002434:	4602      	mov	r2, r0
 8002436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800243a:	4611      	mov	r1, r2
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ff5f 	bl	8002300 <__NVIC_SetPriority>
}
 8002442:	bf00      	nop
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	4603      	mov	r3, r0
 8002452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff35 	bl	80022c8 <__NVIC_EnableIRQ>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f7ff ffa2 	bl	80023b8 <SysTick_Config>
 8002474:	4603      	mov	r3, r0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800247e:	b480      	push	{r7}
 8002480:	b085      	sub	sp, #20
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002486:	2300      	movs	r3, #0
 8002488:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002490:	2b02      	cmp	r3, #2
 8002492:	d008      	beq.n	80024a6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2204      	movs	r2, #4
 8002498:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e020      	b.n	80024e8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 020e 	bic.w	r2, r2, #14
 80024b4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 0201 	bic.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ce:	2101      	movs	r1, #1
 80024d0:	fa01 f202 	lsl.w	r2, r1, r2
 80024d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
	...

080024f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002506:	2b02      	cmp	r3, #2
 8002508:	d005      	beq.n	8002516 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2204      	movs	r2, #4
 800250e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
 8002514:	e051      	b.n	80025ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 020e 	bic.w	r2, r2, #14
 8002524:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0201 	bic.w	r2, r2, #1
 8002534:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a22      	ldr	r2, [pc, #136]	; (80025c4 <HAL_DMA_Abort_IT+0xd0>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d029      	beq.n	8002594 <HAL_DMA_Abort_IT+0xa0>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a20      	ldr	r2, [pc, #128]	; (80025c8 <HAL_DMA_Abort_IT+0xd4>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d022      	beq.n	8002590 <HAL_DMA_Abort_IT+0x9c>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1f      	ldr	r2, [pc, #124]	; (80025cc <HAL_DMA_Abort_IT+0xd8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d01a      	beq.n	800258a <HAL_DMA_Abort_IT+0x96>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1d      	ldr	r2, [pc, #116]	; (80025d0 <HAL_DMA_Abort_IT+0xdc>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d012      	beq.n	8002584 <HAL_DMA_Abort_IT+0x90>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a1c      	ldr	r2, [pc, #112]	; (80025d4 <HAL_DMA_Abort_IT+0xe0>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00a      	beq.n	800257e <HAL_DMA_Abort_IT+0x8a>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a1a      	ldr	r2, [pc, #104]	; (80025d8 <HAL_DMA_Abort_IT+0xe4>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d102      	bne.n	8002578 <HAL_DMA_Abort_IT+0x84>
 8002572:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002576:	e00e      	b.n	8002596 <HAL_DMA_Abort_IT+0xa2>
 8002578:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800257c:	e00b      	b.n	8002596 <HAL_DMA_Abort_IT+0xa2>
 800257e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002582:	e008      	b.n	8002596 <HAL_DMA_Abort_IT+0xa2>
 8002584:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002588:	e005      	b.n	8002596 <HAL_DMA_Abort_IT+0xa2>
 800258a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800258e:	e002      	b.n	8002596 <HAL_DMA_Abort_IT+0xa2>
 8002590:	2310      	movs	r3, #16
 8002592:	e000      	b.n	8002596 <HAL_DMA_Abort_IT+0xa2>
 8002594:	2301      	movs	r3, #1
 8002596:	4a11      	ldr	r2, [pc, #68]	; (80025dc <HAL_DMA_Abort_IT+0xe8>)
 8002598:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	4798      	blx	r3
    } 
  }
  return status;
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40020008 	.word	0x40020008
 80025c8:	4002001c 	.word	0x4002001c
 80025cc:	40020030 	.word	0x40020030
 80025d0:	40020044 	.word	0x40020044
 80025d4:	40020058 	.word	0x40020058
 80025d8:	4002006c 	.word	0x4002006c
 80025dc:	40020000 	.word	0x40020000

080025e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b08b      	sub	sp, #44	; 0x2c
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ea:	2300      	movs	r3, #0
 80025ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025ee:	2300      	movs	r3, #0
 80025f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025f2:	e169      	b.n	80028c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025f4:	2201      	movs	r2, #1
 80025f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	69fa      	ldr	r2, [r7, #28]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	429a      	cmp	r2, r3
 800260e:	f040 8158 	bne.w	80028c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	4a9a      	ldr	r2, [pc, #616]	; (8002880 <HAL_GPIO_Init+0x2a0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d05e      	beq.n	80026da <HAL_GPIO_Init+0xfa>
 800261c:	4a98      	ldr	r2, [pc, #608]	; (8002880 <HAL_GPIO_Init+0x2a0>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d875      	bhi.n	800270e <HAL_GPIO_Init+0x12e>
 8002622:	4a98      	ldr	r2, [pc, #608]	; (8002884 <HAL_GPIO_Init+0x2a4>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d058      	beq.n	80026da <HAL_GPIO_Init+0xfa>
 8002628:	4a96      	ldr	r2, [pc, #600]	; (8002884 <HAL_GPIO_Init+0x2a4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d86f      	bhi.n	800270e <HAL_GPIO_Init+0x12e>
 800262e:	4a96      	ldr	r2, [pc, #600]	; (8002888 <HAL_GPIO_Init+0x2a8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d052      	beq.n	80026da <HAL_GPIO_Init+0xfa>
 8002634:	4a94      	ldr	r2, [pc, #592]	; (8002888 <HAL_GPIO_Init+0x2a8>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d869      	bhi.n	800270e <HAL_GPIO_Init+0x12e>
 800263a:	4a94      	ldr	r2, [pc, #592]	; (800288c <HAL_GPIO_Init+0x2ac>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d04c      	beq.n	80026da <HAL_GPIO_Init+0xfa>
 8002640:	4a92      	ldr	r2, [pc, #584]	; (800288c <HAL_GPIO_Init+0x2ac>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d863      	bhi.n	800270e <HAL_GPIO_Init+0x12e>
 8002646:	4a92      	ldr	r2, [pc, #584]	; (8002890 <HAL_GPIO_Init+0x2b0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d046      	beq.n	80026da <HAL_GPIO_Init+0xfa>
 800264c:	4a90      	ldr	r2, [pc, #576]	; (8002890 <HAL_GPIO_Init+0x2b0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d85d      	bhi.n	800270e <HAL_GPIO_Init+0x12e>
 8002652:	2b12      	cmp	r3, #18
 8002654:	d82a      	bhi.n	80026ac <HAL_GPIO_Init+0xcc>
 8002656:	2b12      	cmp	r3, #18
 8002658:	d859      	bhi.n	800270e <HAL_GPIO_Init+0x12e>
 800265a:	a201      	add	r2, pc, #4	; (adr r2, 8002660 <HAL_GPIO_Init+0x80>)
 800265c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002660:	080026db 	.word	0x080026db
 8002664:	080026b5 	.word	0x080026b5
 8002668:	080026c7 	.word	0x080026c7
 800266c:	08002709 	.word	0x08002709
 8002670:	0800270f 	.word	0x0800270f
 8002674:	0800270f 	.word	0x0800270f
 8002678:	0800270f 	.word	0x0800270f
 800267c:	0800270f 	.word	0x0800270f
 8002680:	0800270f 	.word	0x0800270f
 8002684:	0800270f 	.word	0x0800270f
 8002688:	0800270f 	.word	0x0800270f
 800268c:	0800270f 	.word	0x0800270f
 8002690:	0800270f 	.word	0x0800270f
 8002694:	0800270f 	.word	0x0800270f
 8002698:	0800270f 	.word	0x0800270f
 800269c:	0800270f 	.word	0x0800270f
 80026a0:	0800270f 	.word	0x0800270f
 80026a4:	080026bd 	.word	0x080026bd
 80026a8:	080026d1 	.word	0x080026d1
 80026ac:	4a79      	ldr	r2, [pc, #484]	; (8002894 <HAL_GPIO_Init+0x2b4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d013      	beq.n	80026da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026b2:	e02c      	b.n	800270e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	623b      	str	r3, [r7, #32]
          break;
 80026ba:	e029      	b.n	8002710 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	3304      	adds	r3, #4
 80026c2:	623b      	str	r3, [r7, #32]
          break;
 80026c4:	e024      	b.n	8002710 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	3308      	adds	r3, #8
 80026cc:	623b      	str	r3, [r7, #32]
          break;
 80026ce:	e01f      	b.n	8002710 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	330c      	adds	r3, #12
 80026d6:	623b      	str	r3, [r7, #32]
          break;
 80026d8:	e01a      	b.n	8002710 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d102      	bne.n	80026e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026e2:	2304      	movs	r3, #4
 80026e4:	623b      	str	r3, [r7, #32]
          break;
 80026e6:	e013      	b.n	8002710 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d105      	bne.n	80026fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026f0:	2308      	movs	r3, #8
 80026f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69fa      	ldr	r2, [r7, #28]
 80026f8:	611a      	str	r2, [r3, #16]
          break;
 80026fa:	e009      	b.n	8002710 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026fc:	2308      	movs	r3, #8
 80026fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69fa      	ldr	r2, [r7, #28]
 8002704:	615a      	str	r2, [r3, #20]
          break;
 8002706:	e003      	b.n	8002710 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002708:	2300      	movs	r3, #0
 800270a:	623b      	str	r3, [r7, #32]
          break;
 800270c:	e000      	b.n	8002710 <HAL_GPIO_Init+0x130>
          break;
 800270e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	2bff      	cmp	r3, #255	; 0xff
 8002714:	d801      	bhi.n	800271a <HAL_GPIO_Init+0x13a>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	e001      	b.n	800271e <HAL_GPIO_Init+0x13e>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3304      	adds	r3, #4
 800271e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	2bff      	cmp	r3, #255	; 0xff
 8002724:	d802      	bhi.n	800272c <HAL_GPIO_Init+0x14c>
 8002726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	e002      	b.n	8002732 <HAL_GPIO_Init+0x152>
 800272c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272e:	3b08      	subs	r3, #8
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	210f      	movs	r1, #15
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	fa01 f303 	lsl.w	r3, r1, r3
 8002740:	43db      	mvns	r3, r3
 8002742:	401a      	ands	r2, r3
 8002744:	6a39      	ldr	r1, [r7, #32]
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	fa01 f303 	lsl.w	r3, r1, r3
 800274c:	431a      	orrs	r2, r3
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 80b1 	beq.w	80028c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002760:	4b4d      	ldr	r3, [pc, #308]	; (8002898 <HAL_GPIO_Init+0x2b8>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	4a4c      	ldr	r2, [pc, #304]	; (8002898 <HAL_GPIO_Init+0x2b8>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6193      	str	r3, [r2, #24]
 800276c:	4b4a      	ldr	r3, [pc, #296]	; (8002898 <HAL_GPIO_Init+0x2b8>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002778:	4a48      	ldr	r2, [pc, #288]	; (800289c <HAL_GPIO_Init+0x2bc>)
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	089b      	lsrs	r3, r3, #2
 800277e:	3302      	adds	r3, #2
 8002780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002784:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002788:	f003 0303 	and.w	r3, r3, #3
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	220f      	movs	r2, #15
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43db      	mvns	r3, r3
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	4013      	ands	r3, r2
 800279a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a40      	ldr	r2, [pc, #256]	; (80028a0 <HAL_GPIO_Init+0x2c0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d013      	beq.n	80027cc <HAL_GPIO_Init+0x1ec>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a3f      	ldr	r2, [pc, #252]	; (80028a4 <HAL_GPIO_Init+0x2c4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d00d      	beq.n	80027c8 <HAL_GPIO_Init+0x1e8>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a3e      	ldr	r2, [pc, #248]	; (80028a8 <HAL_GPIO_Init+0x2c8>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d007      	beq.n	80027c4 <HAL_GPIO_Init+0x1e4>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a3d      	ldr	r2, [pc, #244]	; (80028ac <HAL_GPIO_Init+0x2cc>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d101      	bne.n	80027c0 <HAL_GPIO_Init+0x1e0>
 80027bc:	2303      	movs	r3, #3
 80027be:	e006      	b.n	80027ce <HAL_GPIO_Init+0x1ee>
 80027c0:	2304      	movs	r3, #4
 80027c2:	e004      	b.n	80027ce <HAL_GPIO_Init+0x1ee>
 80027c4:	2302      	movs	r3, #2
 80027c6:	e002      	b.n	80027ce <HAL_GPIO_Init+0x1ee>
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <HAL_GPIO_Init+0x1ee>
 80027cc:	2300      	movs	r3, #0
 80027ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d0:	f002 0203 	and.w	r2, r2, #3
 80027d4:	0092      	lsls	r2, r2, #2
 80027d6:	4093      	lsls	r3, r2
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	4313      	orrs	r3, r2
 80027dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027de:	492f      	ldr	r1, [pc, #188]	; (800289c <HAL_GPIO_Init+0x2bc>)
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	089b      	lsrs	r3, r3, #2
 80027e4:	3302      	adds	r3, #2
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d006      	beq.n	8002806 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027f8:	4b2d      	ldr	r3, [pc, #180]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	492c      	ldr	r1, [pc, #176]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	4313      	orrs	r3, r2
 8002802:	600b      	str	r3, [r1, #0]
 8002804:	e006      	b.n	8002814 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002806:	4b2a      	ldr	r3, [pc, #168]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	43db      	mvns	r3, r3
 800280e:	4928      	ldr	r1, [pc, #160]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002810:	4013      	ands	r3, r2
 8002812:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d006      	beq.n	800282e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002820:	4b23      	ldr	r3, [pc, #140]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	4922      	ldr	r1, [pc, #136]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	4313      	orrs	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
 800282c:	e006      	b.n	800283c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800282e:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	43db      	mvns	r3, r3
 8002836:	491e      	ldr	r1, [pc, #120]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002838:	4013      	ands	r3, r2
 800283a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d006      	beq.n	8002856 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002848:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	4918      	ldr	r1, [pc, #96]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	4313      	orrs	r3, r2
 8002852:	608b      	str	r3, [r1, #8]
 8002854:	e006      	b.n	8002864 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	43db      	mvns	r3, r3
 800285e:	4914      	ldr	r1, [pc, #80]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002860:	4013      	ands	r3, r2
 8002862:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d021      	beq.n	80028b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002870:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002872:	68da      	ldr	r2, [r3, #12]
 8002874:	490e      	ldr	r1, [pc, #56]	; (80028b0 <HAL_GPIO_Init+0x2d0>)
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	4313      	orrs	r3, r2
 800287a:	60cb      	str	r3, [r1, #12]
 800287c:	e021      	b.n	80028c2 <HAL_GPIO_Init+0x2e2>
 800287e:	bf00      	nop
 8002880:	10320000 	.word	0x10320000
 8002884:	10310000 	.word	0x10310000
 8002888:	10220000 	.word	0x10220000
 800288c:	10210000 	.word	0x10210000
 8002890:	10120000 	.word	0x10120000
 8002894:	10110000 	.word	0x10110000
 8002898:	40021000 	.word	0x40021000
 800289c:	40010000 	.word	0x40010000
 80028a0:	40010800 	.word	0x40010800
 80028a4:	40010c00 	.word	0x40010c00
 80028a8:	40011000 	.word	0x40011000
 80028ac:	40011400 	.word	0x40011400
 80028b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028b4:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_GPIO_Init+0x304>)
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	43db      	mvns	r3, r3
 80028bc:	4909      	ldr	r1, [pc, #36]	; (80028e4 <HAL_GPIO_Init+0x304>)
 80028be:	4013      	ands	r3, r2
 80028c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	3301      	adds	r3, #1
 80028c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	fa22 f303 	lsr.w	r3, r2, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f47f ae8e 	bne.w	80025f4 <HAL_GPIO_Init+0x14>
  }
}
 80028d8:	bf00      	nop
 80028da:	bf00      	nop
 80028dc:	372c      	adds	r7, #44	; 0x2c
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr
 80028e4:	40010400 	.word	0x40010400

080028e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	460b      	mov	r3, r1
 80028f2:	807b      	strh	r3, [r7, #2]
 80028f4:	4613      	mov	r3, r2
 80028f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028f8:	787b      	ldrb	r3, [r7, #1]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028fe:	887a      	ldrh	r2, [r7, #2]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002904:	e003      	b.n	800290e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002906:	887b      	ldrh	r3, [r7, #2]
 8002908:	041a      	lsls	r2, r3, #16
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	611a      	str	r2, [r3, #16]
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e12b      	b.n	8002b82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d106      	bne.n	8002944 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff f9a0 	bl	8001c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2224      	movs	r2, #36	; 0x24
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0201 	bic.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800296a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800297a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800297c:	f000 fce4 	bl	8003348 <HAL_RCC_GetPCLK1Freq>
 8002980:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	4a81      	ldr	r2, [pc, #516]	; (8002b8c <HAL_I2C_Init+0x274>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d807      	bhi.n	800299c <HAL_I2C_Init+0x84>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4a80      	ldr	r2, [pc, #512]	; (8002b90 <HAL_I2C_Init+0x278>)
 8002990:	4293      	cmp	r3, r2
 8002992:	bf94      	ite	ls
 8002994:	2301      	movls	r3, #1
 8002996:	2300      	movhi	r3, #0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	e006      	b.n	80029aa <HAL_I2C_Init+0x92>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4a7d      	ldr	r2, [pc, #500]	; (8002b94 <HAL_I2C_Init+0x27c>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	bf94      	ite	ls
 80029a4:	2301      	movls	r3, #1
 80029a6:	2300      	movhi	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e0e7      	b.n	8002b82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	4a78      	ldr	r2, [pc, #480]	; (8002b98 <HAL_I2C_Init+0x280>)
 80029b6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ba:	0c9b      	lsrs	r3, r3, #18
 80029bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	4a6a      	ldr	r2, [pc, #424]	; (8002b8c <HAL_I2C_Init+0x274>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d802      	bhi.n	80029ec <HAL_I2C_Init+0xd4>
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	3301      	adds	r3, #1
 80029ea:	e009      	b.n	8002a00 <HAL_I2C_Init+0xe8>
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029f2:	fb02 f303 	mul.w	r3, r2, r3
 80029f6:	4a69      	ldr	r2, [pc, #420]	; (8002b9c <HAL_I2C_Init+0x284>)
 80029f8:	fba2 2303 	umull	r2, r3, r2, r3
 80029fc:	099b      	lsrs	r3, r3, #6
 80029fe:	3301      	adds	r3, #1
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	6812      	ldr	r2, [r2, #0]
 8002a04:	430b      	orrs	r3, r1
 8002a06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	495c      	ldr	r1, [pc, #368]	; (8002b8c <HAL_I2C_Init+0x274>)
 8002a1c:	428b      	cmp	r3, r1
 8002a1e:	d819      	bhi.n	8002a54 <HAL_I2C_Init+0x13c>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	1e59      	subs	r1, r3, #1
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a2e:	1c59      	adds	r1, r3, #1
 8002a30:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a34:	400b      	ands	r3, r1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <HAL_I2C_Init+0x138>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	1e59      	subs	r1, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a48:	3301      	adds	r3, #1
 8002a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a4e:	e051      	b.n	8002af4 <HAL_I2C_Init+0x1dc>
 8002a50:	2304      	movs	r3, #4
 8002a52:	e04f      	b.n	8002af4 <HAL_I2C_Init+0x1dc>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d111      	bne.n	8002a80 <HAL_I2C_Init+0x168>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1e58      	subs	r0, r3, #1
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	460b      	mov	r3, r1
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	440b      	add	r3, r1
 8002a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a6e:	3301      	adds	r3, #1
 8002a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	bf0c      	ite	eq
 8002a78:	2301      	moveq	r3, #1
 8002a7a:	2300      	movne	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	e012      	b.n	8002aa6 <HAL_I2C_Init+0x18e>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	1e58      	subs	r0, r3, #1
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6859      	ldr	r1, [r3, #4]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	0099      	lsls	r1, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a96:	3301      	adds	r3, #1
 8002a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	bf0c      	ite	eq
 8002aa0:	2301      	moveq	r3, #1
 8002aa2:	2300      	movne	r3, #0
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_I2C_Init+0x196>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e022      	b.n	8002af4 <HAL_I2C_Init+0x1dc>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10e      	bne.n	8002ad4 <HAL_I2C_Init+0x1bc>
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1e58      	subs	r0, r3, #1
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6859      	ldr	r1, [r3, #4]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	440b      	add	r3, r1
 8002ac4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ac8:	3301      	adds	r3, #1
 8002aca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ace:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ad2:	e00f      	b.n	8002af4 <HAL_I2C_Init+0x1dc>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	1e58      	subs	r0, r3, #1
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6859      	ldr	r1, [r3, #4]
 8002adc:	460b      	mov	r3, r1
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	0099      	lsls	r1, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aea:	3301      	adds	r3, #1
 8002aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	6809      	ldr	r1, [r1, #0]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69da      	ldr	r2, [r3, #28]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6911      	ldr	r1, [r2, #16]
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	68d2      	ldr	r2, [r2, #12]
 8002b2e:	4311      	orrs	r1, r2
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	430b      	orrs	r3, r1
 8002b36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	695a      	ldr	r2, [r3, #20]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	000186a0 	.word	0x000186a0
 8002b90:	001e847f 	.word	0x001e847f
 8002b94:	003d08ff 	.word	0x003d08ff
 8002b98:	431bde83 	.word	0x431bde83
 8002b9c:	10624dd3 	.word	0x10624dd3

08002ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e272      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 8087 	beq.w	8002cce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bc0:	4b92      	ldr	r3, [pc, #584]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 030c 	and.w	r3, r3, #12
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d00c      	beq.n	8002be6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bcc:	4b8f      	ldr	r3, [pc, #572]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 030c 	and.w	r3, r3, #12
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d112      	bne.n	8002bfe <HAL_RCC_OscConfig+0x5e>
 8002bd8:	4b8c      	ldr	r3, [pc, #560]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002be4:	d10b      	bne.n	8002bfe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be6:	4b89      	ldr	r3, [pc, #548]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d06c      	beq.n	8002ccc <HAL_RCC_OscConfig+0x12c>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d168      	bne.n	8002ccc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e24c      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c06:	d106      	bne.n	8002c16 <HAL_RCC_OscConfig+0x76>
 8002c08:	4b80      	ldr	r3, [pc, #512]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a7f      	ldr	r2, [pc, #508]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	e02e      	b.n	8002c74 <HAL_RCC_OscConfig+0xd4>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10c      	bne.n	8002c38 <HAL_RCC_OscConfig+0x98>
 8002c1e:	4b7b      	ldr	r3, [pc, #492]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a7a      	ldr	r2, [pc, #488]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c28:	6013      	str	r3, [r2, #0]
 8002c2a:	4b78      	ldr	r3, [pc, #480]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a77      	ldr	r2, [pc, #476]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	e01d      	b.n	8002c74 <HAL_RCC_OscConfig+0xd4>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0xbc>
 8002c42:	4b72      	ldr	r3, [pc, #456]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a71      	ldr	r2, [pc, #452]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	4b6f      	ldr	r3, [pc, #444]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a6e      	ldr	r2, [pc, #440]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	e00b      	b.n	8002c74 <HAL_RCC_OscConfig+0xd4>
 8002c5c:	4b6b      	ldr	r3, [pc, #428]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a6a      	ldr	r2, [pc, #424]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	4b68      	ldr	r3, [pc, #416]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a67      	ldr	r2, [pc, #412]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d013      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7c:	f7ff fae8 	bl	8002250 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c84:	f7ff fae4 	bl	8002250 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b64      	cmp	r3, #100	; 0x64
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e200      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c96:	4b5d      	ldr	r3, [pc, #372]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0f0      	beq.n	8002c84 <HAL_RCC_OscConfig+0xe4>
 8002ca2:	e014      	b.n	8002cce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca4:	f7ff fad4 	bl	8002250 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cac:	f7ff fad0 	bl	8002250 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	; 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e1ec      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cbe:	4b53      	ldr	r3, [pc, #332]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x10c>
 8002cca:	e000      	b.n	8002cce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d063      	beq.n	8002da2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cda:	4b4c      	ldr	r3, [pc, #304]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 030c 	and.w	r3, r3, #12
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00b      	beq.n	8002cfe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ce6:	4b49      	ldr	r3, [pc, #292]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d11c      	bne.n	8002d2c <HAL_RCC_OscConfig+0x18c>
 8002cf2:	4b46      	ldr	r3, [pc, #280]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d116      	bne.n	8002d2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfe:	4b43      	ldr	r3, [pc, #268]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d005      	beq.n	8002d16 <HAL_RCC_OscConfig+0x176>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d001      	beq.n	8002d16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e1c0      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d16:	4b3d      	ldr	r3, [pc, #244]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	4939      	ldr	r1, [pc, #228]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d2a:	e03a      	b.n	8002da2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d020      	beq.n	8002d76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d34:	4b36      	ldr	r3, [pc, #216]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d36:	2201      	movs	r2, #1
 8002d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3a:	f7ff fa89 	bl	8002250 <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d42:	f7ff fa85 	bl	8002250 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e1a1      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d54:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0f0      	beq.n	8002d42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d60:	4b2a      	ldr	r3, [pc, #168]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	4927      	ldr	r1, [pc, #156]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	600b      	str	r3, [r1, #0]
 8002d74:	e015      	b.n	8002da2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d76:	4b26      	ldr	r3, [pc, #152]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7c:	f7ff fa68 	bl	8002250 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d84:	f7ff fa64 	bl	8002250 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e180      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d96:	4b1d      	ldr	r3, [pc, #116]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d03a      	beq.n	8002e24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d019      	beq.n	8002dea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002db6:	4b17      	ldr	r3, [pc, #92]	; (8002e14 <HAL_RCC_OscConfig+0x274>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dbc:	f7ff fa48 	bl	8002250 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc4:	f7ff fa44 	bl	8002250 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e160      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	; (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0f0      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002de2:	2001      	movs	r0, #1
 8002de4:	f000 fad8 	bl	8003398 <RCC_Delay>
 8002de8:	e01c      	b.n	8002e24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dea:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <HAL_RCC_OscConfig+0x274>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df0:	f7ff fa2e 	bl	8002250 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df6:	e00f      	b.n	8002e18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df8:	f7ff fa2a 	bl	8002250 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d908      	bls.n	8002e18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e146      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
 8002e0a:	bf00      	nop
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	42420000 	.word	0x42420000
 8002e14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e18:	4b92      	ldr	r3, [pc, #584]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1e9      	bne.n	8002df8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 80a6 	beq.w	8002f7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e32:	2300      	movs	r3, #0
 8002e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e36:	4b8b      	ldr	r3, [pc, #556]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10d      	bne.n	8002e5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e42:	4b88      	ldr	r3, [pc, #544]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	69db      	ldr	r3, [r3, #28]
 8002e46:	4a87      	ldr	r2, [pc, #540]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	61d3      	str	r3, [r2, #28]
 8002e4e:	4b85      	ldr	r3, [pc, #532]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e5e:	4b82      	ldr	r3, [pc, #520]	; (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d118      	bne.n	8002e9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e6a:	4b7f      	ldr	r3, [pc, #508]	; (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a7e      	ldr	r2, [pc, #504]	; (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e76:	f7ff f9eb 	bl	8002250 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e7e:	f7ff f9e7 	bl	8002250 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b64      	cmp	r3, #100	; 0x64
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e103      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e90:	4b75      	ldr	r3, [pc, #468]	; (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0f0      	beq.n	8002e7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d106      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x312>
 8002ea4:	4b6f      	ldr	r3, [pc, #444]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4a6e      	ldr	r2, [pc, #440]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	6213      	str	r3, [r2, #32]
 8002eb0:	e02d      	b.n	8002f0e <HAL_RCC_OscConfig+0x36e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10c      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x334>
 8002eba:	4b6a      	ldr	r3, [pc, #424]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	4a69      	ldr	r2, [pc, #420]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ec0:	f023 0301 	bic.w	r3, r3, #1
 8002ec4:	6213      	str	r3, [r2, #32]
 8002ec6:	4b67      	ldr	r3, [pc, #412]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	4a66      	ldr	r2, [pc, #408]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ecc:	f023 0304 	bic.w	r3, r3, #4
 8002ed0:	6213      	str	r3, [r2, #32]
 8002ed2:	e01c      	b.n	8002f0e <HAL_RCC_OscConfig+0x36e>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	2b05      	cmp	r3, #5
 8002eda:	d10c      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x356>
 8002edc:	4b61      	ldr	r3, [pc, #388]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	4a60      	ldr	r2, [pc, #384]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ee2:	f043 0304 	orr.w	r3, r3, #4
 8002ee6:	6213      	str	r3, [r2, #32]
 8002ee8:	4b5e      	ldr	r3, [pc, #376]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	4a5d      	ldr	r2, [pc, #372]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6213      	str	r3, [r2, #32]
 8002ef4:	e00b      	b.n	8002f0e <HAL_RCC_OscConfig+0x36e>
 8002ef6:	4b5b      	ldr	r3, [pc, #364]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	4a5a      	ldr	r2, [pc, #360]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002efc:	f023 0301 	bic.w	r3, r3, #1
 8002f00:	6213      	str	r3, [r2, #32]
 8002f02:	4b58      	ldr	r3, [pc, #352]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4a57      	ldr	r2, [pc, #348]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f08:	f023 0304 	bic.w	r3, r3, #4
 8002f0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d015      	beq.n	8002f42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f16:	f7ff f99b 	bl	8002250 <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f1c:	e00a      	b.n	8002f34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1e:	f7ff f997 	bl	8002250 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d901      	bls.n	8002f34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e0b1      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f34:	4b4b      	ldr	r3, [pc, #300]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f36:	6a1b      	ldr	r3, [r3, #32]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d0ee      	beq.n	8002f1e <HAL_RCC_OscConfig+0x37e>
 8002f40:	e014      	b.n	8002f6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f42:	f7ff f985 	bl	8002250 <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f48:	e00a      	b.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f4a:	f7ff f981 	bl	8002250 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e09b      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f60:	4b40      	ldr	r3, [pc, #256]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1ee      	bne.n	8002f4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f6c:	7dfb      	ldrb	r3, [r7, #23]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d105      	bne.n	8002f7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f72:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	4a3b      	ldr	r2, [pc, #236]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 8087 	beq.w	8003096 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f88:	4b36      	ldr	r3, [pc, #216]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 030c 	and.w	r3, r3, #12
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d061      	beq.n	8003058 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d146      	bne.n	800302a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9c:	4b33      	ldr	r3, [pc, #204]	; (800306c <HAL_RCC_OscConfig+0x4cc>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa2:	f7ff f955 	bl	8002250 <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002faa:	f7ff f951 	bl	8002250 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e06d      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fbc:	4b29      	ldr	r3, [pc, #164]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f0      	bne.n	8002faa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd0:	d108      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fd2:	4b24      	ldr	r3, [pc, #144]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	4921      	ldr	r1, [pc, #132]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a19      	ldr	r1, [r3, #32]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	491b      	ldr	r1, [pc, #108]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	; (800306c <HAL_RCC_OscConfig+0x4cc>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003002:	f7ff f925 	bl	8002250 <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300a:	f7ff f921 	bl	8002250 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e03d      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800301c:	4b11      	ldr	r3, [pc, #68]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x46a>
 8003028:	e035      	b.n	8003096 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800302a:	4b10      	ldr	r3, [pc, #64]	; (800306c <HAL_RCC_OscConfig+0x4cc>)
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7ff f90e 	bl	8002250 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003038:	f7ff f90a 	bl	8002250 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e026      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800304a:	4b06      	ldr	r3, [pc, #24]	; (8003064 <HAL_RCC_OscConfig+0x4c4>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f0      	bne.n	8003038 <HAL_RCC_OscConfig+0x498>
 8003056:	e01e      	b.n	8003096 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d107      	bne.n	8003070 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e019      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
 8003064:	40021000 	.word	0x40021000
 8003068:	40007000 	.word	0x40007000
 800306c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <HAL_RCC_OscConfig+0x500>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	429a      	cmp	r2, r3
 8003082:	d106      	bne.n	8003092 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308e:	429a      	cmp	r2, r3
 8003090:	d001      	beq.n	8003096 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40021000 	.word	0x40021000

080030a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e0d0      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b8:	4b6a      	ldr	r3, [pc, #424]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d910      	bls.n	80030e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b67      	ldr	r3, [pc, #412]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 0207 	bic.w	r2, r3, #7
 80030ce:	4965      	ldr	r1, [pc, #404]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b63      	ldr	r3, [pc, #396]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0b8      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d020      	beq.n	8003136 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d005      	beq.n	800310c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003100:	4b59      	ldr	r3, [pc, #356]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	4a58      	ldr	r2, [pc, #352]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003106:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800310a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003118:	4b53      	ldr	r3, [pc, #332]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4a52      	ldr	r2, [pc, #328]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800311e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003122:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003124:	4b50      	ldr	r3, [pc, #320]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	494d      	ldr	r1, [pc, #308]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003132:	4313      	orrs	r3, r2
 8003134:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d040      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d107      	bne.n	800315a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	4b47      	ldr	r3, [pc, #284]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d115      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e07f      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b02      	cmp	r3, #2
 8003160:	d107      	bne.n	8003172 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003162:	4b41      	ldr	r3, [pc, #260]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e073      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003172:	4b3d      	ldr	r3, [pc, #244]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e06b      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003182:	4b39      	ldr	r3, [pc, #228]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f023 0203 	bic.w	r2, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4936      	ldr	r1, [pc, #216]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	4313      	orrs	r3, r2
 8003192:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003194:	f7ff f85c 	bl	8002250 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800319c:	f7ff f858 	bl	8002250 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e053      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031b2:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 020c 	and.w	r2, r3, #12
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d1eb      	bne.n	800319c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031c4:	4b27      	ldr	r3, [pc, #156]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d210      	bcs.n	80031f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d2:	4b24      	ldr	r3, [pc, #144]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f023 0207 	bic.w	r2, r3, #7
 80031da:	4922      	ldr	r1, [pc, #136]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	4313      	orrs	r3, r2
 80031e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e2:	4b20      	ldr	r3, [pc, #128]	; (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e032      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003200:	4b19      	ldr	r3, [pc, #100]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4916      	ldr	r1, [pc, #88]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800320e:	4313      	orrs	r3, r2
 8003210:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800321e:	4b12      	ldr	r3, [pc, #72]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	490e      	ldr	r1, [pc, #56]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800322e:	4313      	orrs	r3, r2
 8003230:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003232:	f000 f821 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8003236:	4602      	mov	r2, r0
 8003238:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	490a      	ldr	r1, [pc, #40]	; (800326c <HAL_RCC_ClockConfig+0x1c8>)
 8003244:	5ccb      	ldrb	r3, [r1, r3]
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	4a09      	ldr	r2, [pc, #36]	; (8003270 <HAL_RCC_ClockConfig+0x1cc>)
 800324c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800324e:	4b09      	ldr	r3, [pc, #36]	; (8003274 <HAL_RCC_ClockConfig+0x1d0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7fe ffba 	bl	80021cc <HAL_InitTick>

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40022000 	.word	0x40022000
 8003268:	40021000 	.word	0x40021000
 800326c:	08009a94 	.word	0x08009a94
 8003270:	20000000 	.word	0x20000000
 8003274:	20000004 	.word	0x20000004

08003278 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003278:	b490      	push	{r4, r7}
 800327a:	b08a      	sub	sp, #40	; 0x28
 800327c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800327e:	4b29      	ldr	r3, [pc, #164]	; (8003324 <HAL_RCC_GetSysClockFreq+0xac>)
 8003280:	1d3c      	adds	r4, r7, #4
 8003282:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003284:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003288:	f240 2301 	movw	r3, #513	; 0x201
 800328c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	2300      	movs	r3, #0
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032a2:	4b21      	ldr	r3, [pc, #132]	; (8003328 <HAL_RCC_GetSysClockFreq+0xb0>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d002      	beq.n	80032b8 <HAL_RCC_GetSysClockFreq+0x40>
 80032b2:	2b08      	cmp	r3, #8
 80032b4:	d003      	beq.n	80032be <HAL_RCC_GetSysClockFreq+0x46>
 80032b6:	e02b      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032b8:	4b1c      	ldr	r3, [pc, #112]	; (800332c <HAL_RCC_GetSysClockFreq+0xb4>)
 80032ba:	623b      	str	r3, [r7, #32]
      break;
 80032bc:	e02b      	b.n	8003316 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	0c9b      	lsrs	r3, r3, #18
 80032c2:	f003 030f 	and.w	r3, r3, #15
 80032c6:	3328      	adds	r3, #40	; 0x28
 80032c8:	443b      	add	r3, r7
 80032ca:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80032ce:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d012      	beq.n	8003300 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032da:	4b13      	ldr	r3, [pc, #76]	; (8003328 <HAL_RCC_GetSysClockFreq+0xb0>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	0c5b      	lsrs	r3, r3, #17
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	3328      	adds	r3, #40	; 0x28
 80032e6:	443b      	add	r3, r7
 80032e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80032ec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	4a0e      	ldr	r2, [pc, #56]	; (800332c <HAL_RCC_GetSysClockFreq+0xb4>)
 80032f2:	fb03 f202 	mul.w	r2, r3, r2
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
 80032fe:	e004      	b.n	800330a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	4a0b      	ldr	r2, [pc, #44]	; (8003330 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003304:	fb02 f303 	mul.w	r3, r2, r3
 8003308:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800330a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330c:	623b      	str	r3, [r7, #32]
      break;
 800330e:	e002      	b.n	8003316 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003310:	4b06      	ldr	r3, [pc, #24]	; (800332c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003312:	623b      	str	r3, [r7, #32]
      break;
 8003314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003316:	6a3b      	ldr	r3, [r7, #32]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3728      	adds	r7, #40	; 0x28
 800331c:	46bd      	mov	sp, r7
 800331e:	bc90      	pop	{r4, r7}
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	08009a84 	.word	0x08009a84
 8003328:	40021000 	.word	0x40021000
 800332c:	007a1200 	.word	0x007a1200
 8003330:	003d0900 	.word	0x003d0900

08003334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003338:	4b02      	ldr	r3, [pc, #8]	; (8003344 <HAL_RCC_GetHCLKFreq+0x10>)
 800333a:	681b      	ldr	r3, [r3, #0]
}
 800333c:	4618      	mov	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr
 8003344:	20000000 	.word	0x20000000

08003348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800334c:	f7ff fff2 	bl	8003334 <HAL_RCC_GetHCLKFreq>
 8003350:	4602      	mov	r2, r0
 8003352:	4b05      	ldr	r3, [pc, #20]	; (8003368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	0a1b      	lsrs	r3, r3, #8
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	4903      	ldr	r1, [pc, #12]	; (800336c <HAL_RCC_GetPCLK1Freq+0x24>)
 800335e:	5ccb      	ldrb	r3, [r1, r3]
 8003360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003364:	4618      	mov	r0, r3
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40021000 	.word	0x40021000
 800336c:	08009aa4 	.word	0x08009aa4

08003370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003374:	f7ff ffde 	bl	8003334 <HAL_RCC_GetHCLKFreq>
 8003378:	4602      	mov	r2, r0
 800337a:	4b05      	ldr	r3, [pc, #20]	; (8003390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	0adb      	lsrs	r3, r3, #11
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	4903      	ldr	r1, [pc, #12]	; (8003394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003386:	5ccb      	ldrb	r3, [r1, r3]
 8003388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40021000 	.word	0x40021000
 8003394:	08009aa4 	.word	0x08009aa4

08003398 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033a0:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <RCC_Delay+0x34>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a0a      	ldr	r2, [pc, #40]	; (80033d0 <RCC_Delay+0x38>)
 80033a6:	fba2 2303 	umull	r2, r3, r2, r3
 80033aa:	0a5b      	lsrs	r3, r3, #9
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	fb02 f303 	mul.w	r3, r2, r3
 80033b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033b4:	bf00      	nop
  }
  while (Delay --);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	1e5a      	subs	r2, r3, #1
 80033ba:	60fa      	str	r2, [r7, #12]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1f9      	bne.n	80033b4 <RCC_Delay+0x1c>
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	3714      	adds	r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr
 80033cc:	20000000 	.word	0x20000000
 80033d0:	10624dd3 	.word	0x10624dd3

080033d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e041      	b.n	800346a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d106      	bne.n	8003400 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7fe fcec 	bl	8001dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2202      	movs	r2, #2
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	3304      	adds	r3, #4
 8003410:	4619      	mov	r1, r3
 8003412:	4610      	mov	r0, r2
 8003414:	f000 fd50 	bl	8003eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b01      	cmp	r3, #1
 8003486:	d001      	beq.n	800348c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e03a      	b.n	8003502 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0201 	orr.w	r2, r2, #1
 80034a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a18      	ldr	r2, [pc, #96]	; (800350c <HAL_TIM_Base_Start_IT+0x98>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d00e      	beq.n	80034cc <HAL_TIM_Base_Start_IT+0x58>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b6:	d009      	beq.n	80034cc <HAL_TIM_Base_Start_IT+0x58>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a14      	ldr	r2, [pc, #80]	; (8003510 <HAL_TIM_Base_Start_IT+0x9c>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d004      	beq.n	80034cc <HAL_TIM_Base_Start_IT+0x58>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a13      	ldr	r2, [pc, #76]	; (8003514 <HAL_TIM_Base_Start_IT+0xa0>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d111      	bne.n	80034f0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2b06      	cmp	r3, #6
 80034dc:	d010      	beq.n	8003500 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f042 0201 	orr.w	r2, r2, #1
 80034ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ee:	e007      	b.n	8003500 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40012c00 	.word	0x40012c00
 8003510:	40000400 	.word	0x40000400
 8003514:	40000800 	.word	0x40000800

08003518 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e041      	b.n	80035ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fe fbf0 	bl	8001d24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2202      	movs	r2, #2
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3304      	adds	r3, #4
 8003554:	4619      	mov	r1, r3
 8003556:	4610      	mov	r0, r2
 8003558:	f000 fcae 	bl	8003eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
	...

080035b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d109      	bne.n	80035dc <HAL_TIM_PWM_Start+0x24>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	bf14      	ite	ne
 80035d4:	2301      	movne	r3, #1
 80035d6:	2300      	moveq	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	e022      	b.n	8003622 <HAL_TIM_PWM_Start+0x6a>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d109      	bne.n	80035f6 <HAL_TIM_PWM_Start+0x3e>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	bf14      	ite	ne
 80035ee:	2301      	movne	r3, #1
 80035f0:	2300      	moveq	r3, #0
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	e015      	b.n	8003622 <HAL_TIM_PWM_Start+0x6a>
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d109      	bne.n	8003610 <HAL_TIM_PWM_Start+0x58>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	bf14      	ite	ne
 8003608:	2301      	movne	r3, #1
 800360a:	2300      	moveq	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	e008      	b.n	8003622 <HAL_TIM_PWM_Start+0x6a>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b01      	cmp	r3, #1
 800361a:	bf14      	ite	ne
 800361c:	2301      	movne	r3, #1
 800361e:	2300      	moveq	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e05e      	b.n	80036e8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d104      	bne.n	800363a <HAL_TIM_PWM_Start+0x82>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003638:	e013      	b.n	8003662 <HAL_TIM_PWM_Start+0xaa>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	2b04      	cmp	r3, #4
 800363e:	d104      	bne.n	800364a <HAL_TIM_PWM_Start+0x92>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003648:	e00b      	b.n	8003662 <HAL_TIM_PWM_Start+0xaa>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	2b08      	cmp	r3, #8
 800364e:	d104      	bne.n	800365a <HAL_TIM_PWM_Start+0xa2>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003658:	e003      	b.n	8003662 <HAL_TIM_PWM_Start+0xaa>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2202      	movs	r2, #2
 800365e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2201      	movs	r2, #1
 8003668:	6839      	ldr	r1, [r7, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f000 fea4 	bl	80043b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a1e      	ldr	r2, [pc, #120]	; (80036f0 <HAL_TIM_PWM_Start+0x138>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d107      	bne.n	800368a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003688:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a18      	ldr	r2, [pc, #96]	; (80036f0 <HAL_TIM_PWM_Start+0x138>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00e      	beq.n	80036b2 <HAL_TIM_PWM_Start+0xfa>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800369c:	d009      	beq.n	80036b2 <HAL_TIM_PWM_Start+0xfa>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a14      	ldr	r2, [pc, #80]	; (80036f4 <HAL_TIM_PWM_Start+0x13c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d004      	beq.n	80036b2 <HAL_TIM_PWM_Start+0xfa>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a12      	ldr	r2, [pc, #72]	; (80036f8 <HAL_TIM_PWM_Start+0x140>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d111      	bne.n	80036d6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2b06      	cmp	r3, #6
 80036c2:	d010      	beq.n	80036e6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0201 	orr.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036d4:	e007      	b.n	80036e6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f042 0201 	orr.w	r2, r2, #1
 80036e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40012c00 	.word	0x40012c00
 80036f4:	40000400 	.word	0x40000400
 80036f8:	40000800 	.word	0x40000800

080036fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e093      	b.n	8003838 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	d106      	bne.n	800372a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7fe fb1b 	bl	8001d60 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2202      	movs	r2, #2
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6812      	ldr	r2, [r2, #0]
 800373c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003740:	f023 0307 	bic.w	r3, r3, #7
 8003744:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3304      	adds	r3, #4
 800374e:	4619      	mov	r1, r3
 8003750:	4610      	mov	r0, r2
 8003752:	f000 fbb1 	bl	8003eb8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	4313      	orrs	r3, r2
 8003776:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800377e:	f023 0303 	bic.w	r3, r3, #3
 8003782:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	4313      	orrs	r3, r2
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800379c:	f023 030c 	bic.w	r3, r3, #12
 80037a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	021b      	lsls	r3, r3, #8
 80037b8:	4313      	orrs	r3, r2
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4313      	orrs	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	011a      	lsls	r2, r3, #4
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	031b      	lsls	r3, r3, #12
 80037cc:	4313      	orrs	r3, r2
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80037da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	4313      	orrs	r3, r2
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2201      	movs	r2, #1
 800380a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003850:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003858:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003860:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003868:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d110      	bne.n	8003892 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d102      	bne.n	800387c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003876:	7b7b      	ldrb	r3, [r7, #13]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d001      	beq.n	8003880 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e069      	b.n	8003954 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003890:	e031      	b.n	80038f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b04      	cmp	r3, #4
 8003896:	d110      	bne.n	80038ba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003898:	7bbb      	ldrb	r3, [r7, #14]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d102      	bne.n	80038a4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800389e:	7b3b      	ldrb	r3, [r7, #12]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d001      	beq.n	80038a8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e055      	b.n	8003954 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2202      	movs	r2, #2
 80038b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038b8:	e01d      	b.n	80038f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d108      	bne.n	80038d2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80038c0:	7bbb      	ldrb	r3, [r7, #14]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d105      	bne.n	80038d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80038c6:	7b7b      	ldrb	r3, [r7, #13]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d102      	bne.n	80038d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80038cc:	7b3b      	ldrb	r3, [r7, #12]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d001      	beq.n	80038d6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e03e      	b.n	8003954 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2202      	movs	r2, #2
 80038da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2202      	movs	r2, #2
 80038e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2202      	movs	r2, #2
 80038ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2202      	movs	r2, #2
 80038f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_TIM_Encoder_Start+0xc4>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d008      	beq.n	8003914 <HAL_TIM_Encoder_Start+0xd4>
 8003902:	e00f      	b.n	8003924 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2201      	movs	r2, #1
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fd53 	bl	80043b8 <TIM_CCxChannelCmd>
      break;
 8003912:	e016      	b.n	8003942 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2201      	movs	r2, #1
 800391a:	2104      	movs	r1, #4
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fd4b 	bl	80043b8 <TIM_CCxChannelCmd>
      break;
 8003922:	e00e      	b.n	8003942 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2201      	movs	r2, #1
 800392a:	2100      	movs	r1, #0
 800392c:	4618      	mov	r0, r3
 800392e:	f000 fd43 	bl	80043b8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2201      	movs	r2, #1
 8003938:	2104      	movs	r1, #4
 800393a:	4618      	mov	r0, r3
 800393c:	f000 fd3c 	bl	80043b8 <TIM_CCxChannelCmd>
      break;
 8003940:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 0201 	orr.w	r2, r2, #1
 8003950:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b02      	cmp	r3, #2
 8003970:	d122      	bne.n	80039b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b02      	cmp	r3, #2
 800397e:	d11b      	bne.n	80039b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0202 	mvn.w	r2, #2
 8003988:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 fa6f 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 80039a4:	e005      	b.n	80039b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fa62 	bl	8003e70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fa71 	bl	8003e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d122      	bne.n	8003a0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d11b      	bne.n	8003a0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f06f 0204 	mvn.w	r2, #4
 80039dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2202      	movs	r2, #2
 80039e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fa45 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 80039f8:	e005      	b.n	8003a06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fa38 	bl	8003e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fa47 	bl	8003e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d122      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d11b      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f06f 0208 	mvn.w	r2, #8
 8003a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2204      	movs	r2, #4
 8003a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	f003 0303 	and.w	r3, r3, #3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fa1b 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 8003a4c:	e005      	b.n	8003a5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 fa0e 	bl	8003e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fa1d 	bl	8003e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f003 0310 	and.w	r3, r3, #16
 8003a6a:	2b10      	cmp	r3, #16
 8003a6c:	d122      	bne.n	8003ab4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f003 0310 	and.w	r3, r3, #16
 8003a78:	2b10      	cmp	r3, #16
 8003a7a:	d11b      	bne.n	8003ab4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f06f 0210 	mvn.w	r2, #16
 8003a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2208      	movs	r2, #8
 8003a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f9f1 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 8003aa0:	e005      	b.n	8003aae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 f9e4 	bl	8003e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f9f3 	bl	8003e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d10e      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d107      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0201 	mvn.w	r2, #1
 8003ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7fd fdb6 	bl	800164c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aea:	2b80      	cmp	r3, #128	; 0x80
 8003aec:	d10e      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d107      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fd32 	bl	8004570 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b16:	2b40      	cmp	r3, #64	; 0x40
 8003b18:	d10e      	bne.n	8003b38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b24:	2b40      	cmp	r3, #64	; 0x40
 8003b26:	d107      	bne.n	8003b38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f9b7 	bl	8003ea6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	f003 0320 	and.w	r3, r3, #32
 8003b42:	2b20      	cmp	r3, #32
 8003b44:	d10e      	bne.n	8003b64 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	f003 0320 	and.w	r3, r3, #32
 8003b50:	2b20      	cmp	r3, #32
 8003b52:	d107      	bne.n	8003b64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f06f 0220 	mvn.w	r2, #32
 8003b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 fcfd 	bl	800455e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b64:	bf00      	nop
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d101      	bne.n	8003b86 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003b82:	2302      	movs	r3, #2
 8003b84:	e0ac      	b.n	8003ce0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b0c      	cmp	r3, #12
 8003b92:	f200 809f 	bhi.w	8003cd4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003b96:	a201      	add	r2, pc, #4	; (adr r2, 8003b9c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b9c:	08003bd1 	.word	0x08003bd1
 8003ba0:	08003cd5 	.word	0x08003cd5
 8003ba4:	08003cd5 	.word	0x08003cd5
 8003ba8:	08003cd5 	.word	0x08003cd5
 8003bac:	08003c11 	.word	0x08003c11
 8003bb0:	08003cd5 	.word	0x08003cd5
 8003bb4:	08003cd5 	.word	0x08003cd5
 8003bb8:	08003cd5 	.word	0x08003cd5
 8003bbc:	08003c53 	.word	0x08003c53
 8003bc0:	08003cd5 	.word	0x08003cd5
 8003bc4:	08003cd5 	.word	0x08003cd5
 8003bc8:	08003cd5 	.word	0x08003cd5
 8003bcc:	08003c93 	.word	0x08003c93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68b9      	ldr	r1, [r7, #8]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f000 f9d0 	bl	8003f7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0208 	orr.w	r2, r2, #8
 8003bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699a      	ldr	r2, [r3, #24]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0204 	bic.w	r2, r2, #4
 8003bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6999      	ldr	r1, [r3, #24]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	691a      	ldr	r2, [r3, #16]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	619a      	str	r2, [r3, #24]
      break;
 8003c0e:	e062      	b.n	8003cd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68b9      	ldr	r1, [r7, #8]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fa16 	bl	8004048 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699a      	ldr	r2, [r3, #24]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6999      	ldr	r1, [r3, #24]
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	021a      	lsls	r2, r3, #8
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	619a      	str	r2, [r3, #24]
      break;
 8003c50:	e041      	b.n	8003cd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68b9      	ldr	r1, [r7, #8]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 fa5f 	bl	800411c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69da      	ldr	r2, [r3, #28]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f042 0208 	orr.w	r2, r2, #8
 8003c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	69da      	ldr	r2, [r3, #28]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0204 	bic.w	r2, r2, #4
 8003c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69d9      	ldr	r1, [r3, #28]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	61da      	str	r2, [r3, #28]
      break;
 8003c90:	e021      	b.n	8003cd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68b9      	ldr	r1, [r7, #8]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 faa9 	bl	80041f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	69da      	ldr	r2, [r3, #28]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69da      	ldr	r2, [r3, #28]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69d9      	ldr	r1, [r3, #28]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	021a      	lsls	r2, r3, #8
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	61da      	str	r2, [r3, #28]
      break;
 8003cd2:	e000      	b.n	8003cd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003cd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_TIM_ConfigClockSource+0x18>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e0b3      	b.n	8003e68 <HAL_TIM_ConfigClockSource+0x180>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d38:	d03e      	beq.n	8003db8 <HAL_TIM_ConfigClockSource+0xd0>
 8003d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d3e:	f200 8087 	bhi.w	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d46:	f000 8085 	beq.w	8003e54 <HAL_TIM_ConfigClockSource+0x16c>
 8003d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d4e:	d87f      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d50:	2b70      	cmp	r3, #112	; 0x70
 8003d52:	d01a      	beq.n	8003d8a <HAL_TIM_ConfigClockSource+0xa2>
 8003d54:	2b70      	cmp	r3, #112	; 0x70
 8003d56:	d87b      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d58:	2b60      	cmp	r3, #96	; 0x60
 8003d5a:	d050      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0x116>
 8003d5c:	2b60      	cmp	r3, #96	; 0x60
 8003d5e:	d877      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d60:	2b50      	cmp	r3, #80	; 0x50
 8003d62:	d03c      	beq.n	8003dde <HAL_TIM_ConfigClockSource+0xf6>
 8003d64:	2b50      	cmp	r3, #80	; 0x50
 8003d66:	d873      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d68:	2b40      	cmp	r3, #64	; 0x40
 8003d6a:	d058      	beq.n	8003e1e <HAL_TIM_ConfigClockSource+0x136>
 8003d6c:	2b40      	cmp	r3, #64	; 0x40
 8003d6e:	d86f      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d70:	2b30      	cmp	r3, #48	; 0x30
 8003d72:	d064      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x156>
 8003d74:	2b30      	cmp	r3, #48	; 0x30
 8003d76:	d86b      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d78:	2b20      	cmp	r3, #32
 8003d7a:	d060      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x156>
 8003d7c:	2b20      	cmp	r3, #32
 8003d7e:	d867      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d05c      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x156>
 8003d84:	2b10      	cmp	r3, #16
 8003d86:	d05a      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d88:	e062      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6899      	ldr	r1, [r3, #8]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f000 faee 	bl	800437a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003dac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	609a      	str	r2, [r3, #8]
      break;
 8003db6:	e04e      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6818      	ldr	r0, [r3, #0]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	6899      	ldr	r1, [r3, #8]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f000 fad7 	bl	800437a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dda:	609a      	str	r2, [r3, #8]
      break;
 8003ddc:	e03b      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	6859      	ldr	r1, [r3, #4]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	461a      	mov	r2, r3
 8003dec:	f000 fa4e 	bl	800428c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2150      	movs	r1, #80	; 0x50
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 faa5 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 8003dfc:	e02b      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6818      	ldr	r0, [r3, #0]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f000 fa6c 	bl	80042e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2160      	movs	r1, #96	; 0x60
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fa95 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 8003e1c:	e01b      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	6859      	ldr	r1, [r3, #4]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	f000 fa2e 	bl	800428c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2140      	movs	r1, #64	; 0x40
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 fa85 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 8003e3c:	e00b      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4619      	mov	r1, r3
 8003e48:	4610      	mov	r0, r2
 8003e4a:	f000 fa7c 	bl	8004346 <TIM_ITRx_SetConfig>
        break;
 8003e4e:	e002      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e50:	bf00      	nop
 8003e52:	e000      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr

08003e82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr

08003e94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc80      	pop	{r7}
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bc80      	pop	{r7}
 8003eb6:	4770      	bx	lr

08003eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a29      	ldr	r2, [pc, #164]	; (8003f70 <TIM_Base_SetConfig+0xb8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d00b      	beq.n	8003ee8 <TIM_Base_SetConfig+0x30>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed6:	d007      	beq.n	8003ee8 <TIM_Base_SetConfig+0x30>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a26      	ldr	r2, [pc, #152]	; (8003f74 <TIM_Base_SetConfig+0xbc>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d003      	beq.n	8003ee8 <TIM_Base_SetConfig+0x30>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a25      	ldr	r2, [pc, #148]	; (8003f78 <TIM_Base_SetConfig+0xc0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d108      	bne.n	8003efa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a1c      	ldr	r2, [pc, #112]	; (8003f70 <TIM_Base_SetConfig+0xb8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d00b      	beq.n	8003f1a <TIM_Base_SetConfig+0x62>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f08:	d007      	beq.n	8003f1a <TIM_Base_SetConfig+0x62>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a19      	ldr	r2, [pc, #100]	; (8003f74 <TIM_Base_SetConfig+0xbc>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d003      	beq.n	8003f1a <TIM_Base_SetConfig+0x62>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a18      	ldr	r2, [pc, #96]	; (8003f78 <TIM_Base_SetConfig+0xc0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d108      	bne.n	8003f2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a07      	ldr	r2, [pc, #28]	; (8003f70 <TIM_Base_SetConfig+0xb8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d103      	bne.n	8003f60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	691a      	ldr	r2, [r3, #16]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	615a      	str	r2, [r3, #20]
}
 8003f66:	bf00      	nop
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr
 8003f70:	40012c00 	.word	0x40012c00
 8003f74:	40000400 	.word	0x40000400
 8003f78:	40000800 	.word	0x40000800

08003f7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	f023 0201 	bic.w	r2, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f023 0303 	bic.w	r3, r3, #3
 8003fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f023 0302 	bic.w	r3, r3, #2
 8003fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a1c      	ldr	r2, [pc, #112]	; (8004044 <TIM_OC1_SetConfig+0xc8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d10c      	bne.n	8003ff2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f023 0308 	bic.w	r3, r3, #8
 8003fde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f023 0304 	bic.w	r3, r3, #4
 8003ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a13      	ldr	r2, [pc, #76]	; (8004044 <TIM_OC1_SetConfig+0xc8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d111      	bne.n	800401e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	621a      	str	r2, [r3, #32]
}
 8004038:	bf00      	nop
 800403a:	371c      	adds	r7, #28
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40012c00 	.word	0x40012c00

08004048 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004048:	b480      	push	{r7}
 800404a:	b087      	sub	sp, #28
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	f023 0210 	bic.w	r2, r3, #16
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800407e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	021b      	lsls	r3, r3, #8
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	4313      	orrs	r3, r2
 800408a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f023 0320 	bic.w	r3, r3, #32
 8004092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	4313      	orrs	r3, r2
 800409e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a1d      	ldr	r2, [pc, #116]	; (8004118 <TIM_OC2_SetConfig+0xd0>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d10d      	bne.n	80040c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a14      	ldr	r2, [pc, #80]	; (8004118 <TIM_OC2_SetConfig+0xd0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d113      	bne.n	80040f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	621a      	str	r2, [r3, #32]
}
 800410e:	bf00      	nop
 8004110:	371c      	adds	r7, #28
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr
 8004118:	40012c00 	.word	0x40012c00

0800411c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800414a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f023 0303 	bic.w	r3, r3, #3
 8004152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	4313      	orrs	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	021b      	lsls	r3, r3, #8
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	4313      	orrs	r3, r2
 8004170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a1d      	ldr	r2, [pc, #116]	; (80041ec <TIM_OC3_SetConfig+0xd0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d10d      	bne.n	8004196 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	4313      	orrs	r3, r2
 800418c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a14      	ldr	r2, [pc, #80]	; (80041ec <TIM_OC3_SetConfig+0xd0>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d113      	bne.n	80041c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	011b      	lsls	r3, r3, #4
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	621a      	str	r2, [r3, #32]
}
 80041e0:	bf00      	nop
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	40012c00 	.word	0x40012c00

080041f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800421e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004226:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800423a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	031b      	lsls	r3, r3, #12
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a0f      	ldr	r2, [pc, #60]	; (8004288 <TIM_OC4_SetConfig+0x98>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d109      	bne.n	8004264 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004256:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	019b      	lsls	r3, r3, #6
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	621a      	str	r2, [r3, #32]
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	bc80      	pop	{r7}
 8004286:	4770      	bx	lr
 8004288:	40012c00 	.word	0x40012c00

0800428c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	f023 0201 	bic.w	r2, r3, #1
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f023 030a 	bic.w	r3, r3, #10
 80042c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	621a      	str	r2, [r3, #32]
}
 80042de:	bf00      	nop
 80042e0:	371c      	adds	r7, #28
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr

080042e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	f023 0210 	bic.w	r2, r3, #16
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004312:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	031b      	lsls	r3, r3, #12
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	4313      	orrs	r3, r2
 800431c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004324:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	621a      	str	r2, [r3, #32]
}
 800433c:	bf00      	nop
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	bc80      	pop	{r7}
 8004344:	4770      	bx	lr

08004346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004346:	b480      	push	{r7}
 8004348:	b085      	sub	sp, #20
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800435c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	4313      	orrs	r3, r2
 8004364:	f043 0307 	orr.w	r3, r3, #7
 8004368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	609a      	str	r2, [r3, #8]
}
 8004370:	bf00      	nop
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr

0800437a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800437a:	b480      	push	{r7}
 800437c:	b087      	sub	sp, #28
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
 8004386:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004394:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	021a      	lsls	r2, r3, #8
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	431a      	orrs	r2, r3
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	609a      	str	r2, [r3, #8]
}
 80043ae:	bf00      	nop
 80043b0:	371c      	adds	r7, #28
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bc80      	pop	{r7}
 80043b6:	4770      	bx	lr

080043b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	f003 031f 	and.w	r3, r3, #31
 80043ca:	2201      	movs	r2, #1
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6a1a      	ldr	r2, [r3, #32]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	43db      	mvns	r3, r3
 80043da:	401a      	ands	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a1a      	ldr	r2, [r3, #32]
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	431a      	orrs	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	621a      	str	r2, [r3, #32]
}
 80043f6:	bf00      	nop
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004414:	2302      	movs	r3, #2
 8004416:	e046      	b.n	80044a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800443e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a16      	ldr	r2, [pc, #88]	; (80044b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00e      	beq.n	800447a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004464:	d009      	beq.n	800447a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a12      	ldr	r2, [pc, #72]	; (80044b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d004      	beq.n	800447a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a10      	ldr	r2, [pc, #64]	; (80044b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d10c      	bne.n	8004494 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004480:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	4313      	orrs	r3, r2
 800448a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bc80      	pop	{r7}
 80044ae:	4770      	bx	lr
 80044b0:	40012c00 	.word	0x40012c00
 80044b4:	40000400 	.word	0x40000400
 80044b8:	40000800 	.word	0x40000800

080044bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d101      	bne.n	80044d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80044d4:	2302      	movs	r3, #2
 80044d6:	e03d      	b.n	8004554 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	4313      	orrs	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4313      	orrs	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	4313      	orrs	r3, r2
 8004540:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	bc80      	pop	{r7}
 800455c:	4770      	bx	lr

0800455e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	bc80      	pop	{r7}
 800456e:	4770      	bx	lr

08004570 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	bc80      	pop	{r7}
 8004580:	4770      	bx	lr

08004582 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004582:	b580      	push	{r7, lr}
 8004584:	b082      	sub	sp, #8
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e03f      	b.n	8004614 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7fd fc6f 	bl	8001e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2224      	movs	r2, #36	; 0x24
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68da      	ldr	r2, [r3, #12]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045c4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fc84 	bl	8004ed4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695a      	ldr	r2, [r3, #20]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045ea:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045fa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2220      	movs	r2, #32
 8004606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b08a      	sub	sp, #40	; 0x28
 8004620:	af02      	add	r7, sp, #8
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	4613      	mov	r3, r2
 800462a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b20      	cmp	r3, #32
 800463a:	d17c      	bne.n	8004736 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_UART_Transmit+0x2c>
 8004642:	88fb      	ldrh	r3, [r7, #6]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e075      	b.n	8004738 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_UART_Transmit+0x3e>
 8004656:	2302      	movs	r3, #2
 8004658:	e06e      	b.n	8004738 <HAL_UART_Transmit+0x11c>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2221      	movs	r2, #33	; 0x21
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004670:	f7fd fdee 	bl	8002250 <HAL_GetTick>
 8004674:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	88fa      	ldrh	r2, [r7, #6]
 800467a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	88fa      	ldrh	r2, [r7, #6]
 8004680:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800468a:	d108      	bne.n	800469e <HAL_UART_Transmit+0x82>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d104      	bne.n	800469e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004694:	2300      	movs	r3, #0
 8004696:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	61bb      	str	r3, [r7, #24]
 800469c:	e003      	b.n	80046a6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046ae:	e02a      	b.n	8004706 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2200      	movs	r2, #0
 80046b8:	2180      	movs	r1, #128	; 0x80
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 fa37 	bl	8004b2e <UART_WaitOnFlagUntilTimeout>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e036      	b.n	8004738 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10b      	bne.n	80046e8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	461a      	mov	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046de:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	3302      	adds	r3, #2
 80046e4:	61bb      	str	r3, [r7, #24]
 80046e6:	e007      	b.n	80046f8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	781a      	ldrb	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	3301      	adds	r3, #1
 80046f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800470a:	b29b      	uxth	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1cf      	bne.n	80046b0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2200      	movs	r2, #0
 8004718:	2140      	movs	r1, #64	; 0x40
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 fa07 	bl	8004b2e <UART_WaitOnFlagUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e006      	b.n	8004738 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004732:	2300      	movs	r3, #0
 8004734:	e000      	b.n	8004738 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004736:	2302      	movs	r3, #2
  }
}
 8004738:	4618      	mov	r0, r3
 800473a:	3720      	adds	r7, #32
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	4613      	mov	r3, r2
 800474c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b20      	cmp	r3, #32
 8004758:	d11d      	bne.n	8004796 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <HAL_UART_Receive_IT+0x26>
 8004760:	88fb      	ldrh	r3, [r7, #6]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e016      	b.n	8004798 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_UART_Receive_IT+0x38>
 8004774:	2302      	movs	r3, #2
 8004776:	e00f      	b.n	8004798 <HAL_UART_Receive_IT+0x58>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004786:	88fb      	ldrh	r3, [r7, #6]
 8004788:	461a      	mov	r2, r3
 800478a:	68b9      	ldr	r1, [r7, #8]
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f000 fa18 	bl	8004bc2 <UART_Start_Receive_IT>
 8004792:	4603      	mov	r3, r0
 8004794:	e000      	b.n	8004798 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004796:	2302      	movs	r3, #2
  }
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08a      	sub	sp, #40	; 0x28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ca:	f003 030f 	and.w	r3, r3, #15
 80047ce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10d      	bne.n	80047f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d8:	f003 0320 	and.w	r3, r3, #32
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d008      	beq.n	80047f2 <HAL_UART_IRQHandler+0x52>
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	f003 0320 	and.w	r3, r3, #32
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fac9 	bl	8004d82 <UART_Receive_IT>
      return;
 80047f0:	e17b      	b.n	8004aea <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80b1 	beq.w	800495c <HAL_UART_IRQHandler+0x1bc>
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d105      	bne.n	8004810 <HAL_UART_IRQHandler+0x70>
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 80a6 	beq.w	800495c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00a      	beq.n	8004830 <HAL_UART_IRQHandler+0x90>
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d005      	beq.n	8004830 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004828:	f043 0201 	orr.w	r2, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	f003 0304 	and.w	r3, r3, #4
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <HAL_UART_IRQHandler+0xb0>
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b00      	cmp	r3, #0
 8004842:	d005      	beq.n	8004850 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004848:	f043 0202 	orr.w	r2, r3, #2
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <HAL_UART_IRQHandler+0xd0>
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b00      	cmp	r3, #0
 8004862:	d005      	beq.n	8004870 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	f043 0204 	orr.w	r2, r3, #4
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	f003 0308 	and.w	r3, r3, #8
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00f      	beq.n	800489a <HAL_UART_IRQHandler+0xfa>
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d104      	bne.n	800488e <HAL_UART_IRQHandler+0xee>
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d005      	beq.n	800489a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	f043 0208 	orr.w	r2, r3, #8
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 811e 	beq.w	8004ae0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	f003 0320 	and.w	r3, r3, #32
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d007      	beq.n	80048be <HAL_UART_IRQHandler+0x11e>
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	f003 0320 	and.w	r3, r3, #32
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d002      	beq.n	80048be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 fa62 	bl	8004d82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	bf14      	ite	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	2300      	moveq	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d102      	bne.n	80048e6 <HAL_UART_IRQHandler+0x146>
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d031      	beq.n	800494a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f9a4 	bl	8004c34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d023      	beq.n	8004942 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	695a      	ldr	r2, [r3, #20]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004908:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490e:	2b00      	cmp	r3, #0
 8004910:	d013      	beq.n	800493a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004916:	4a76      	ldr	r2, [pc, #472]	; (8004af0 <HAL_UART_IRQHandler+0x350>)
 8004918:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491e:	4618      	mov	r0, r3
 8004920:	f7fd fde8 	bl	80024f4 <HAL_DMA_Abort_IT>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d016      	beq.n	8004958 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004934:	4610      	mov	r0, r2
 8004936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004938:	e00e      	b.n	8004958 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f8e3 	bl	8004b06 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004940:	e00a      	b.n	8004958 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f8df 	bl	8004b06 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004948:	e006      	b.n	8004958 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f8db 	bl	8004b06 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004956:	e0c3      	b.n	8004ae0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004958:	bf00      	nop
    return;
 800495a:	e0c1      	b.n	8004ae0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004960:	2b01      	cmp	r3, #1
 8004962:	f040 80a1 	bne.w	8004aa8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004968:	f003 0310 	and.w	r3, r3, #16
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 809b 	beq.w	8004aa8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	f003 0310 	and.w	r3, r3, #16
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 8095 	beq.w	8004aa8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800497e:	2300      	movs	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	60fb      	str	r3, [r7, #12]
 8004992:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d04e      	beq.n	8004a40 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80049ac:	8a3b      	ldrh	r3, [r7, #16]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 8098 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049b8:	8a3a      	ldrh	r2, [r7, #16]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	f080 8092 	bcs.w	8004ae4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8a3a      	ldrh	r2, [r7, #16]
 80049c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	2b20      	cmp	r3, #32
 80049ce:	d02b      	beq.n	8004a28 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68da      	ldr	r2, [r3, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049de:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695a      	ldr	r2, [r3, #20]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f022 0201 	bic.w	r2, r2, #1
 80049ee:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695a      	ldr	r2, [r3, #20]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049fe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0210 	bic.w	r2, r2, #16
 8004a1c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fd fd2b 	bl	800247e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	4619      	mov	r1, r3
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f86d 	bl	8004b18 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004a3e:	e051      	b.n	8004ae4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d047      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004a58:	8a7b      	ldrh	r3, [r7, #18]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d044      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a6c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2220      	movs	r2, #32
 8004a82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 0210 	bic.w	r2, r2, #16
 8004a9a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a9c:	8a7b      	ldrh	r3, [r7, #18]
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 f839 	bl	8004b18 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004aa6:	e01f      	b.n	8004ae8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d008      	beq.n	8004ac4 <HAL_UART_IRQHandler+0x324>
 8004ab2:	6a3b      	ldr	r3, [r7, #32]
 8004ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 f8f9 	bl	8004cb4 <UART_Transmit_IT>
    return;
 8004ac2:	e012      	b.n	8004aea <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00d      	beq.n	8004aea <HAL_UART_IRQHandler+0x34a>
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f93a 	bl	8004d52 <UART_EndTransmit_IT>
    return;
 8004ade:	e004      	b.n	8004aea <HAL_UART_IRQHandler+0x34a>
    return;
 8004ae0:	bf00      	nop
 8004ae2:	e002      	b.n	8004aea <HAL_UART_IRQHandler+0x34a>
      return;
 8004ae4:	bf00      	nop
 8004ae6:	e000      	b.n	8004aea <HAL_UART_IRQHandler+0x34a>
      return;
 8004ae8:	bf00      	nop
  }
}
 8004aea:	3728      	adds	r7, #40	; 0x28
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	08004c8d 	.word	0x08004c8d

08004af4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr

08004b06 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bc80      	pop	{r7}
 8004b16:	4770      	bx	lr

08004b18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr

08004b2e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b084      	sub	sp, #16
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	60f8      	str	r0, [r7, #12]
 8004b36:	60b9      	str	r1, [r7, #8]
 8004b38:	603b      	str	r3, [r7, #0]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b3e:	e02c      	b.n	8004b9a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b46:	d028      	beq.n	8004b9a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d007      	beq.n	8004b5e <UART_WaitOnFlagUntilTimeout+0x30>
 8004b4e:	f7fd fb7f 	bl	8002250 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d21d      	bcs.n	8004b9a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68da      	ldr	r2, [r3, #12]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004b6c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695a      	ldr	r2, [r3, #20]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0201 	bic.w	r2, r2, #1
 8004b7c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e00f      	b.n	8004bba <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	bf0c      	ite	eq
 8004baa:	2301      	moveq	r3, #1
 8004bac:	2300      	movne	r3, #0
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d0c3      	beq.n	8004b40 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b085      	sub	sp, #20
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	60f8      	str	r0, [r7, #12]
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	88fa      	ldrh	r2, [r7, #6]
 8004bda:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	88fa      	ldrh	r2, [r7, #6]
 8004be0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2222      	movs	r2, #34	; 0x22
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68da      	ldr	r2, [r3, #12]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c06:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695a      	ldr	r2, [r3, #20]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68da      	ldr	r2, [r3, #12]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0220 	orr.w	r2, r2, #32
 8004c26:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr

08004c34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68da      	ldr	r2, [r3, #12]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c4a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695a      	ldr	r2, [r3, #20]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f022 0201 	bic.w	r2, r2, #1
 8004c5a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d107      	bne.n	8004c74 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68da      	ldr	r2, [r3, #12]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0210 	bic.w	r2, r2, #16
 8004c72:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2220      	movs	r2, #32
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bc80      	pop	{r7}
 8004c8a:	4770      	bx	lr

08004c8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f7ff ff2d 	bl	8004b06 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cac:	bf00      	nop
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b21      	cmp	r3, #33	; 0x21
 8004cc6:	d13e      	bne.n	8004d46 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd0:	d114      	bne.n	8004cfc <UART_Transmit_IT+0x48>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d110      	bne.n	8004cfc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	881b      	ldrh	r3, [r3, #0]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	1c9a      	adds	r2, r3, #2
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	621a      	str	r2, [r3, #32]
 8004cfa:	e008      	b.n	8004d0e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	1c59      	adds	r1, r3, #1
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	6211      	str	r1, [r2, #32]
 8004d06:	781a      	ldrb	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10f      	bne.n	8004d42 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68da      	ldr	r2, [r3, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d30:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68da      	ldr	r2, [r3, #12]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d40:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	e000      	b.n	8004d48 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d46:	2302      	movs	r3, #2
  }
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3714      	adds	r7, #20
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr

08004d52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d52:	b580      	push	{r7, lr}
 8004d54:	b082      	sub	sp, #8
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f7ff febe 	bl	8004af4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b086      	sub	sp, #24
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	2b22      	cmp	r3, #34	; 0x22
 8004d94:	f040 8099 	bne.w	8004eca <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004da0:	d117      	bne.n	8004dd2 <UART_Receive_IT+0x50>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d113      	bne.n	8004dd2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dca:	1c9a      	adds	r2, r3, #2
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	629a      	str	r2, [r3, #40]	; 0x28
 8004dd0:	e026      	b.n	8004e20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004de4:	d007      	beq.n	8004df6 <UART_Receive_IT+0x74>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d10a      	bne.n	8004e04 <UART_Receive_IT+0x82>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	701a      	strb	r2, [r3, #0]
 8004e02:	e008      	b.n	8004e16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b01      	subs	r3, #1
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d148      	bne.n	8004ec6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68da      	ldr	r2, [r3, #12]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0220 	bic.w	r2, r2, #32
 8004e42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68da      	ldr	r2, [r3, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695a      	ldr	r2, [r3, #20]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0201 	bic.w	r2, r2, #1
 8004e62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d123      	bne.n	8004ebc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0210 	bic.w	r2, r2, #16
 8004e88:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0310 	and.w	r3, r3, #16
 8004e94:	2b10      	cmp	r3, #16
 8004e96:	d10a      	bne.n	8004eae <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	60fb      	str	r3, [r7, #12]
 8004eac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7ff fe2f 	bl	8004b18 <HAL_UARTEx_RxEventCallback>
 8004eba:	e002      	b.n	8004ec2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f7fc fbf1 	bl	80016a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	e002      	b.n	8004ecc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	e000      	b.n	8004ecc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004eca:	2302      	movs	r3, #2
  }
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	431a      	orrs	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	695b      	ldr	r3, [r3, #20]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004f0e:	f023 030c 	bic.w	r3, r3, #12
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	68b9      	ldr	r1, [r7, #8]
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	699a      	ldr	r2, [r3, #24]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a2c      	ldr	r2, [pc, #176]	; (8004fe8 <UART_SetConfig+0x114>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d103      	bne.n	8004f44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f3c:	f7fe fa18 	bl	8003370 <HAL_RCC_GetPCLK2Freq>
 8004f40:	60f8      	str	r0, [r7, #12]
 8004f42:	e002      	b.n	8004f4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004f44:	f7fe fa00 	bl	8003348 <HAL_RCC_GetPCLK1Freq>
 8004f48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4413      	add	r3, r2
 8004f52:	009a      	lsls	r2, r3, #2
 8004f54:	441a      	add	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f60:	4a22      	ldr	r2, [pc, #136]	; (8004fec <UART_SetConfig+0x118>)
 8004f62:	fba2 2303 	umull	r2, r3, r2, r3
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	0119      	lsls	r1, r3, #4
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4413      	add	r3, r2
 8004f72:	009a      	lsls	r2, r3, #2
 8004f74:	441a      	add	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f80:	4b1a      	ldr	r3, [pc, #104]	; (8004fec <UART_SetConfig+0x118>)
 8004f82:	fba3 0302 	umull	r0, r3, r3, r2
 8004f86:	095b      	lsrs	r3, r3, #5
 8004f88:	2064      	movs	r0, #100	; 0x64
 8004f8a:	fb00 f303 	mul.w	r3, r0, r3
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	3332      	adds	r3, #50	; 0x32
 8004f94:	4a15      	ldr	r2, [pc, #84]	; (8004fec <UART_SetConfig+0x118>)
 8004f96:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9a:	095b      	lsrs	r3, r3, #5
 8004f9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fa0:	4419      	add	r1, r3
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4413      	add	r3, r2
 8004faa:	009a      	lsls	r2, r3, #2
 8004fac:	441a      	add	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fb8:	4b0c      	ldr	r3, [pc, #48]	; (8004fec <UART_SetConfig+0x118>)
 8004fba:	fba3 0302 	umull	r0, r3, r3, r2
 8004fbe:	095b      	lsrs	r3, r3, #5
 8004fc0:	2064      	movs	r0, #100	; 0x64
 8004fc2:	fb00 f303 	mul.w	r3, r0, r3
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	011b      	lsls	r3, r3, #4
 8004fca:	3332      	adds	r3, #50	; 0x32
 8004fcc:	4a07      	ldr	r2, [pc, #28]	; (8004fec <UART_SetConfig+0x118>)
 8004fce:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd2:	095b      	lsrs	r3, r3, #5
 8004fd4:	f003 020f 	and.w	r2, r3, #15
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	440a      	add	r2, r1
 8004fde:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004fe0:	bf00      	nop
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	40013800 	.word	0x40013800
 8004fec:	51eb851f 	.word	0x51eb851f

08004ff0 <string_cut>:
float number_real = 0.0f;
char data_recFromPC[50] = {0};
char data_sendtoPC[50] = {0};
char sendDataToSTM[100] = {0};
float string_cut(char *buff_receiveFromPC, char *this_want)
{
 8004ff0:	b590      	push	{r4, r7, lr}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  char *pwant = strstr(buff_receiveFromPC, this_want);
 8004ffa:	6839      	ldr	r1, [r7, #0]
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 ff6d 	bl	8005edc <strstr>
 8005002:	60f8      	str	r0, [r7, #12]
  if (pwant != NULL)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	f000 808d 	beq.w	8005126 <string_cut+0x136>
  {
    pwant = pwant + strlen(this_want);
 800500c:	6838      	ldr	r0, [r7, #0]
 800500e:	f7fb f89f 	bl	8000150 <strlen>
 8005012:	4602      	mov	r2, r0
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	4413      	add	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
    if (*pwant == ':')
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	2b3a      	cmp	r3, #58	; 0x3a
 8005020:	f040 8081 	bne.w	8005126 <string_cut+0x136>
    {
      pwant++;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	3301      	adds	r3, #1
 8005028:	60fb      	str	r3, [r7, #12]
      number_k = 0.0f;
 800502a:	4b41      	ldr	r3, [pc, #260]	; (8005130 <string_cut+0x140>)
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
      number_div = 0.0f;
 8005032:	4b40      	ldr	r3, [pc, #256]	; (8005134 <string_cut+0x144>)
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
      number_real = 0.0f;
 800503a:	4b3f      	ldr	r3, [pc, #252]	; (8005138 <string_cut+0x148>)
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
      number_add = 0.0f;
 8005042:	4b3e      	ldr	r3, [pc, #248]	; (800513c <string_cut+0x14c>)
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	601a      	str	r2, [r3, #0]
      uint8_t x = 1;
 800504a:	2301      	movs	r3, #1
 800504c:	72fb      	strb	r3, [r7, #11]
      while (1)
      {
        if (*pwant >= '0' && *pwant <= '9')
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	2b2f      	cmp	r3, #47	; 0x2f
 8005054:	d926      	bls.n	80050a4 <string_cut+0xb4>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	2b39      	cmp	r3, #57	; 0x39
 800505c:	d822      	bhi.n	80050a4 <string_cut+0xb4>
        {
          number_k *= 10;
 800505e:	4b34      	ldr	r3, [pc, #208]	; (8005130 <string_cut+0x140>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4937      	ldr	r1, [pc, #220]	; (8005140 <string_cut+0x150>)
 8005064:	4618      	mov	r0, r3
 8005066:	f7fb fe8d 	bl	8000d84 <__aeabi_fmul>
 800506a:	4603      	mov	r3, r0
 800506c:	461a      	mov	r2, r3
 800506e:	4b30      	ldr	r3, [pc, #192]	; (8005130 <string_cut+0x140>)
 8005070:	601a      	str	r2, [r3, #0]
          number_k = number_k + (*pwant - '0'); // chuyen tu ky tu sang so (dua vao bang ma ASCII)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	3b30      	subs	r3, #48	; 0x30
 8005078:	4618      	mov	r0, r3
 800507a:	f7fb fe2f 	bl	8000cdc <__aeabi_i2f>
 800507e:	4602      	mov	r2, r0
 8005080:	4b2b      	ldr	r3, [pc, #172]	; (8005130 <string_cut+0x140>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4619      	mov	r1, r3
 8005086:	4610      	mov	r0, r2
 8005088:	f7fb fd74 	bl	8000b74 <__addsf3>
 800508c:	4603      	mov	r3, r0
 800508e:	461a      	mov	r2, r3
 8005090:	4b27      	ldr	r3, [pc, #156]	; (8005130 <string_cut+0x140>)
 8005092:	601a      	str	r2, [r3, #0]
          number_real = number_k;
 8005094:	4b26      	ldr	r3, [pc, #152]	; (8005130 <string_cut+0x140>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a27      	ldr	r2, [pc, #156]	; (8005138 <string_cut+0x148>)
 800509a:	6013      	str	r3, [r2, #0]
          pwant++;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	3301      	adds	r3, #1
 80050a0:	60fb      	str	r3, [r7, #12]
 80050a2:	e03b      	b.n	800511c <string_cut+0x12c>
        }
        else if (*pwant == '.')
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	2b2e      	cmp	r3, #46	; 0x2e
 80050aa:	d131      	bne.n	8005110 <string_cut+0x120>
        {
          while (1)
          {
            pwant++;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	3301      	adds	r3, #1
 80050b0:	60fb      	str	r3, [r7, #12]
            if (*pwant == ';')
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	2b3b      	cmp	r3, #59	; 0x3b
 80050b8:	d02f      	beq.n	800511a <string_cut+0x12a>
            {
              break;
            }
            number_div = 1.0f * (((*pwant) - '0') / (1.0f * (10 * x)));
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	3b30      	subs	r3, #48	; 0x30
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7fb fe0b 	bl	8000cdc <__aeabi_i2f>
 80050c6:	4604      	mov	r4, r0
 80050c8:	7afa      	ldrb	r2, [r7, #11]
 80050ca:	4613      	mov	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fb fe02 	bl	8000cdc <__aeabi_i2f>
 80050d8:	4603      	mov	r3, r0
 80050da:	4619      	mov	r1, r3
 80050dc:	4620      	mov	r0, r4
 80050de:	f7fb ff05 	bl	8000eec <__aeabi_fdiv>
 80050e2:	4603      	mov	r3, r0
 80050e4:	461a      	mov	r2, r3
 80050e6:	4b13      	ldr	r3, [pc, #76]	; (8005134 <string_cut+0x144>)
 80050e8:	601a      	str	r2, [r3, #0]
            number_real = number_real + number_div;
 80050ea:	4b13      	ldr	r3, [pc, #76]	; (8005138 <string_cut+0x148>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a11      	ldr	r2, [pc, #68]	; (8005134 <string_cut+0x144>)
 80050f0:	6812      	ldr	r2, [r2, #0]
 80050f2:	4611      	mov	r1, r2
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7fb fd3d 	bl	8000b74 <__addsf3>
 80050fa:	4603      	mov	r3, r0
 80050fc:	461a      	mov	r2, r3
 80050fe:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <string_cut+0x148>)
 8005100:	601a      	str	r2, [r3, #0]
            //						number_add *= 10;
            //						number_add = (*pwant - '0') + number_add;
            x = x * 10;
 8005102:	7afb      	ldrb	r3, [r7, #11]
 8005104:	461a      	mov	r2, r3
 8005106:	0092      	lsls	r2, r2, #2
 8005108:	4413      	add	r3, r2
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	72fb      	strb	r3, [r7, #11]
            pwant++;
 800510e:	e7cd      	b.n	80050ac <string_cut+0xbc>
          }
          //					number_div = number_add/(1.0f*(10*x));
          //					number_real = number_k + number_div;
        }
        else if (*pwant == ';')
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	2b3b      	cmp	r3, #59	; 0x3b
 8005116:	d002      	beq.n	800511e <string_cut+0x12e>
 8005118:	e799      	b.n	800504e <string_cut+0x5e>
              break;
 800511a:	bf00      	nop
        if (*pwant >= '0' && *pwant <= '9')
 800511c:	e797      	b.n	800504e <string_cut+0x5e>
        {
          break;
 800511e:	bf00      	nop
        }
      }
      return number_real;
 8005120:	4b05      	ldr	r3, [pc, #20]	; (8005138 <string_cut+0x148>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	e7ff      	b.n	8005126 <string_cut+0x136>
    }
  }
}
 8005126:	4618      	mov	r0, r3
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	bd90      	pop	{r4, r7, pc}
 800512e:	bf00      	nop
 8005130:	200003e8 	.word	0x200003e8
 8005134:	200003ec 	.word	0x200003ec
 8005138:	200003f4 	.word	0x200003f4
 800513c:	200003f0 	.word	0x200003f0
 8005140:	41200000 	.word	0x41200000

08005144 <__errno>:
 8005144:	4b01      	ldr	r3, [pc, #4]	; (800514c <__errno+0x8>)
 8005146:	6818      	ldr	r0, [r3, #0]
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	2000000c 	.word	0x2000000c

08005150 <__libc_init_array>:
 8005150:	b570      	push	{r4, r5, r6, lr}
 8005152:	2600      	movs	r6, #0
 8005154:	4d0c      	ldr	r5, [pc, #48]	; (8005188 <__libc_init_array+0x38>)
 8005156:	4c0d      	ldr	r4, [pc, #52]	; (800518c <__libc_init_array+0x3c>)
 8005158:	1b64      	subs	r4, r4, r5
 800515a:	10a4      	asrs	r4, r4, #2
 800515c:	42a6      	cmp	r6, r4
 800515e:	d109      	bne.n	8005174 <__libc_init_array+0x24>
 8005160:	f004 fc70 	bl	8009a44 <_init>
 8005164:	2600      	movs	r6, #0
 8005166:	4d0a      	ldr	r5, [pc, #40]	; (8005190 <__libc_init_array+0x40>)
 8005168:	4c0a      	ldr	r4, [pc, #40]	; (8005194 <__libc_init_array+0x44>)
 800516a:	1b64      	subs	r4, r4, r5
 800516c:	10a4      	asrs	r4, r4, #2
 800516e:	42a6      	cmp	r6, r4
 8005170:	d105      	bne.n	800517e <__libc_init_array+0x2e>
 8005172:	bd70      	pop	{r4, r5, r6, pc}
 8005174:	f855 3b04 	ldr.w	r3, [r5], #4
 8005178:	4798      	blx	r3
 800517a:	3601      	adds	r6, #1
 800517c:	e7ee      	b.n	800515c <__libc_init_array+0xc>
 800517e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005182:	4798      	blx	r3
 8005184:	3601      	adds	r6, #1
 8005186:	e7f2      	b.n	800516e <__libc_init_array+0x1e>
 8005188:	08009f54 	.word	0x08009f54
 800518c:	08009f54 	.word	0x08009f54
 8005190:	08009f54 	.word	0x08009f54
 8005194:	08009f58 	.word	0x08009f58

08005198 <memset>:
 8005198:	4603      	mov	r3, r0
 800519a:	4402      	add	r2, r0
 800519c:	4293      	cmp	r3, r2
 800519e:	d100      	bne.n	80051a2 <memset+0xa>
 80051a0:	4770      	bx	lr
 80051a2:	f803 1b01 	strb.w	r1, [r3], #1
 80051a6:	e7f9      	b.n	800519c <memset+0x4>

080051a8 <__cvt>:
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051ae:	461f      	mov	r7, r3
 80051b0:	bfbb      	ittet	lt
 80051b2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80051b6:	461f      	movlt	r7, r3
 80051b8:	2300      	movge	r3, #0
 80051ba:	232d      	movlt	r3, #45	; 0x2d
 80051bc:	b088      	sub	sp, #32
 80051be:	4614      	mov	r4, r2
 80051c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80051c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80051c4:	7013      	strb	r3, [r2, #0]
 80051c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80051c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80051cc:	f023 0820 	bic.w	r8, r3, #32
 80051d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051d4:	d005      	beq.n	80051e2 <__cvt+0x3a>
 80051d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051da:	d100      	bne.n	80051de <__cvt+0x36>
 80051dc:	3501      	adds	r5, #1
 80051de:	2302      	movs	r3, #2
 80051e0:	e000      	b.n	80051e4 <__cvt+0x3c>
 80051e2:	2303      	movs	r3, #3
 80051e4:	aa07      	add	r2, sp, #28
 80051e6:	9204      	str	r2, [sp, #16]
 80051e8:	aa06      	add	r2, sp, #24
 80051ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80051ee:	e9cd 3500 	strd	r3, r5, [sp]
 80051f2:	4622      	mov	r2, r4
 80051f4:	463b      	mov	r3, r7
 80051f6:	f001 fda3 	bl	8006d40 <_dtoa_r>
 80051fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051fe:	4606      	mov	r6, r0
 8005200:	d102      	bne.n	8005208 <__cvt+0x60>
 8005202:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005204:	07db      	lsls	r3, r3, #31
 8005206:	d522      	bpl.n	800524e <__cvt+0xa6>
 8005208:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800520c:	eb06 0905 	add.w	r9, r6, r5
 8005210:	d110      	bne.n	8005234 <__cvt+0x8c>
 8005212:	7833      	ldrb	r3, [r6, #0]
 8005214:	2b30      	cmp	r3, #48	; 0x30
 8005216:	d10a      	bne.n	800522e <__cvt+0x86>
 8005218:	2200      	movs	r2, #0
 800521a:	2300      	movs	r3, #0
 800521c:	4620      	mov	r0, r4
 800521e:	4639      	mov	r1, r7
 8005220:	f7fb fbc2 	bl	80009a8 <__aeabi_dcmpeq>
 8005224:	b918      	cbnz	r0, 800522e <__cvt+0x86>
 8005226:	f1c5 0501 	rsb	r5, r5, #1
 800522a:	f8ca 5000 	str.w	r5, [sl]
 800522e:	f8da 3000 	ldr.w	r3, [sl]
 8005232:	4499      	add	r9, r3
 8005234:	2200      	movs	r2, #0
 8005236:	2300      	movs	r3, #0
 8005238:	4620      	mov	r0, r4
 800523a:	4639      	mov	r1, r7
 800523c:	f7fb fbb4 	bl	80009a8 <__aeabi_dcmpeq>
 8005240:	b108      	cbz	r0, 8005246 <__cvt+0x9e>
 8005242:	f8cd 901c 	str.w	r9, [sp, #28]
 8005246:	2230      	movs	r2, #48	; 0x30
 8005248:	9b07      	ldr	r3, [sp, #28]
 800524a:	454b      	cmp	r3, r9
 800524c:	d307      	bcc.n	800525e <__cvt+0xb6>
 800524e:	4630      	mov	r0, r6
 8005250:	9b07      	ldr	r3, [sp, #28]
 8005252:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005254:	1b9b      	subs	r3, r3, r6
 8005256:	6013      	str	r3, [r2, #0]
 8005258:	b008      	add	sp, #32
 800525a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800525e:	1c59      	adds	r1, r3, #1
 8005260:	9107      	str	r1, [sp, #28]
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	e7f0      	b.n	8005248 <__cvt+0xa0>

08005266 <__exponent>:
 8005266:	4603      	mov	r3, r0
 8005268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800526a:	2900      	cmp	r1, #0
 800526c:	f803 2b02 	strb.w	r2, [r3], #2
 8005270:	bfb6      	itet	lt
 8005272:	222d      	movlt	r2, #45	; 0x2d
 8005274:	222b      	movge	r2, #43	; 0x2b
 8005276:	4249      	neglt	r1, r1
 8005278:	2909      	cmp	r1, #9
 800527a:	7042      	strb	r2, [r0, #1]
 800527c:	dd2b      	ble.n	80052d6 <__exponent+0x70>
 800527e:	f10d 0407 	add.w	r4, sp, #7
 8005282:	46a4      	mov	ip, r4
 8005284:	270a      	movs	r7, #10
 8005286:	fb91 f6f7 	sdiv	r6, r1, r7
 800528a:	460a      	mov	r2, r1
 800528c:	46a6      	mov	lr, r4
 800528e:	fb07 1516 	mls	r5, r7, r6, r1
 8005292:	2a63      	cmp	r2, #99	; 0x63
 8005294:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005298:	4631      	mov	r1, r6
 800529a:	f104 34ff 	add.w	r4, r4, #4294967295
 800529e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052a2:	dcf0      	bgt.n	8005286 <__exponent+0x20>
 80052a4:	3130      	adds	r1, #48	; 0x30
 80052a6:	f1ae 0502 	sub.w	r5, lr, #2
 80052aa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052ae:	4629      	mov	r1, r5
 80052b0:	1c44      	adds	r4, r0, #1
 80052b2:	4561      	cmp	r1, ip
 80052b4:	d30a      	bcc.n	80052cc <__exponent+0x66>
 80052b6:	f10d 0209 	add.w	r2, sp, #9
 80052ba:	eba2 020e 	sub.w	r2, r2, lr
 80052be:	4565      	cmp	r5, ip
 80052c0:	bf88      	it	hi
 80052c2:	2200      	movhi	r2, #0
 80052c4:	4413      	add	r3, r2
 80052c6:	1a18      	subs	r0, r3, r0
 80052c8:	b003      	add	sp, #12
 80052ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052d0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80052d4:	e7ed      	b.n	80052b2 <__exponent+0x4c>
 80052d6:	2330      	movs	r3, #48	; 0x30
 80052d8:	3130      	adds	r1, #48	; 0x30
 80052da:	7083      	strb	r3, [r0, #2]
 80052dc:	70c1      	strb	r1, [r0, #3]
 80052de:	1d03      	adds	r3, r0, #4
 80052e0:	e7f1      	b.n	80052c6 <__exponent+0x60>
	...

080052e4 <_printf_float>:
 80052e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052e8:	b091      	sub	sp, #68	; 0x44
 80052ea:	460c      	mov	r4, r1
 80052ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80052f0:	4616      	mov	r6, r2
 80052f2:	461f      	mov	r7, r3
 80052f4:	4605      	mov	r5, r0
 80052f6:	f002 fe77 	bl	8007fe8 <_localeconv_r>
 80052fa:	6803      	ldr	r3, [r0, #0]
 80052fc:	4618      	mov	r0, r3
 80052fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005300:	f7fa ff26 	bl	8000150 <strlen>
 8005304:	2300      	movs	r3, #0
 8005306:	930e      	str	r3, [sp, #56]	; 0x38
 8005308:	f8d8 3000 	ldr.w	r3, [r8]
 800530c:	900a      	str	r0, [sp, #40]	; 0x28
 800530e:	3307      	adds	r3, #7
 8005310:	f023 0307 	bic.w	r3, r3, #7
 8005314:	f103 0208 	add.w	r2, r3, #8
 8005318:	f894 9018 	ldrb.w	r9, [r4, #24]
 800531c:	f8d4 b000 	ldr.w	fp, [r4]
 8005320:	f8c8 2000 	str.w	r2, [r8]
 8005324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005328:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800532c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005330:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005334:	930b      	str	r3, [sp, #44]	; 0x2c
 8005336:	f04f 32ff 	mov.w	r2, #4294967295
 800533a:	4640      	mov	r0, r8
 800533c:	4b9c      	ldr	r3, [pc, #624]	; (80055b0 <_printf_float+0x2cc>)
 800533e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005340:	f7fb fb64 	bl	8000a0c <__aeabi_dcmpun>
 8005344:	bb70      	cbnz	r0, 80053a4 <_printf_float+0xc0>
 8005346:	f04f 32ff 	mov.w	r2, #4294967295
 800534a:	4640      	mov	r0, r8
 800534c:	4b98      	ldr	r3, [pc, #608]	; (80055b0 <_printf_float+0x2cc>)
 800534e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005350:	f7fb fb3e 	bl	80009d0 <__aeabi_dcmple>
 8005354:	bb30      	cbnz	r0, 80053a4 <_printf_float+0xc0>
 8005356:	2200      	movs	r2, #0
 8005358:	2300      	movs	r3, #0
 800535a:	4640      	mov	r0, r8
 800535c:	4651      	mov	r1, sl
 800535e:	f7fb fb2d 	bl	80009bc <__aeabi_dcmplt>
 8005362:	b110      	cbz	r0, 800536a <_printf_float+0x86>
 8005364:	232d      	movs	r3, #45	; 0x2d
 8005366:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800536a:	4b92      	ldr	r3, [pc, #584]	; (80055b4 <_printf_float+0x2d0>)
 800536c:	4892      	ldr	r0, [pc, #584]	; (80055b8 <_printf_float+0x2d4>)
 800536e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005372:	bf94      	ite	ls
 8005374:	4698      	movls	r8, r3
 8005376:	4680      	movhi	r8, r0
 8005378:	2303      	movs	r3, #3
 800537a:	f04f 0a00 	mov.w	sl, #0
 800537e:	6123      	str	r3, [r4, #16]
 8005380:	f02b 0304 	bic.w	r3, fp, #4
 8005384:	6023      	str	r3, [r4, #0]
 8005386:	4633      	mov	r3, r6
 8005388:	4621      	mov	r1, r4
 800538a:	4628      	mov	r0, r5
 800538c:	9700      	str	r7, [sp, #0]
 800538e:	aa0f      	add	r2, sp, #60	; 0x3c
 8005390:	f000 f9d4 	bl	800573c <_printf_common>
 8005394:	3001      	adds	r0, #1
 8005396:	f040 8090 	bne.w	80054ba <_printf_float+0x1d6>
 800539a:	f04f 30ff 	mov.w	r0, #4294967295
 800539e:	b011      	add	sp, #68	; 0x44
 80053a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053a4:	4642      	mov	r2, r8
 80053a6:	4653      	mov	r3, sl
 80053a8:	4640      	mov	r0, r8
 80053aa:	4651      	mov	r1, sl
 80053ac:	f7fb fb2e 	bl	8000a0c <__aeabi_dcmpun>
 80053b0:	b148      	cbz	r0, 80053c6 <_printf_float+0xe2>
 80053b2:	f1ba 0f00 	cmp.w	sl, #0
 80053b6:	bfb8      	it	lt
 80053b8:	232d      	movlt	r3, #45	; 0x2d
 80053ba:	4880      	ldr	r0, [pc, #512]	; (80055bc <_printf_float+0x2d8>)
 80053bc:	bfb8      	it	lt
 80053be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053c2:	4b7f      	ldr	r3, [pc, #508]	; (80055c0 <_printf_float+0x2dc>)
 80053c4:	e7d3      	b.n	800536e <_printf_float+0x8a>
 80053c6:	6863      	ldr	r3, [r4, #4]
 80053c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80053cc:	1c5a      	adds	r2, r3, #1
 80053ce:	d142      	bne.n	8005456 <_printf_float+0x172>
 80053d0:	2306      	movs	r3, #6
 80053d2:	6063      	str	r3, [r4, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	9206      	str	r2, [sp, #24]
 80053d8:	aa0e      	add	r2, sp, #56	; 0x38
 80053da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80053de:	aa0d      	add	r2, sp, #52	; 0x34
 80053e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80053e4:	9203      	str	r2, [sp, #12]
 80053e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80053ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80053ee:	6023      	str	r3, [r4, #0]
 80053f0:	6863      	ldr	r3, [r4, #4]
 80053f2:	4642      	mov	r2, r8
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	4628      	mov	r0, r5
 80053f8:	4653      	mov	r3, sl
 80053fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80053fc:	f7ff fed4 	bl	80051a8 <__cvt>
 8005400:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005402:	4680      	mov	r8, r0
 8005404:	2947      	cmp	r1, #71	; 0x47
 8005406:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005408:	d108      	bne.n	800541c <_printf_float+0x138>
 800540a:	1cc8      	adds	r0, r1, #3
 800540c:	db02      	blt.n	8005414 <_printf_float+0x130>
 800540e:	6863      	ldr	r3, [r4, #4]
 8005410:	4299      	cmp	r1, r3
 8005412:	dd40      	ble.n	8005496 <_printf_float+0x1b2>
 8005414:	f1a9 0902 	sub.w	r9, r9, #2
 8005418:	fa5f f989 	uxtb.w	r9, r9
 800541c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005420:	d81f      	bhi.n	8005462 <_printf_float+0x17e>
 8005422:	464a      	mov	r2, r9
 8005424:	3901      	subs	r1, #1
 8005426:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800542a:	910d      	str	r1, [sp, #52]	; 0x34
 800542c:	f7ff ff1b 	bl	8005266 <__exponent>
 8005430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005432:	4682      	mov	sl, r0
 8005434:	1813      	adds	r3, r2, r0
 8005436:	2a01      	cmp	r2, #1
 8005438:	6123      	str	r3, [r4, #16]
 800543a:	dc02      	bgt.n	8005442 <_printf_float+0x15e>
 800543c:	6822      	ldr	r2, [r4, #0]
 800543e:	07d2      	lsls	r2, r2, #31
 8005440:	d501      	bpl.n	8005446 <_printf_float+0x162>
 8005442:	3301      	adds	r3, #1
 8005444:	6123      	str	r3, [r4, #16]
 8005446:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800544a:	2b00      	cmp	r3, #0
 800544c:	d09b      	beq.n	8005386 <_printf_float+0xa2>
 800544e:	232d      	movs	r3, #45	; 0x2d
 8005450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005454:	e797      	b.n	8005386 <_printf_float+0xa2>
 8005456:	2947      	cmp	r1, #71	; 0x47
 8005458:	d1bc      	bne.n	80053d4 <_printf_float+0xf0>
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1ba      	bne.n	80053d4 <_printf_float+0xf0>
 800545e:	2301      	movs	r3, #1
 8005460:	e7b7      	b.n	80053d2 <_printf_float+0xee>
 8005462:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005466:	d118      	bne.n	800549a <_printf_float+0x1b6>
 8005468:	2900      	cmp	r1, #0
 800546a:	6863      	ldr	r3, [r4, #4]
 800546c:	dd0b      	ble.n	8005486 <_printf_float+0x1a2>
 800546e:	6121      	str	r1, [r4, #16]
 8005470:	b913      	cbnz	r3, 8005478 <_printf_float+0x194>
 8005472:	6822      	ldr	r2, [r4, #0]
 8005474:	07d0      	lsls	r0, r2, #31
 8005476:	d502      	bpl.n	800547e <_printf_float+0x19a>
 8005478:	3301      	adds	r3, #1
 800547a:	440b      	add	r3, r1
 800547c:	6123      	str	r3, [r4, #16]
 800547e:	f04f 0a00 	mov.w	sl, #0
 8005482:	65a1      	str	r1, [r4, #88]	; 0x58
 8005484:	e7df      	b.n	8005446 <_printf_float+0x162>
 8005486:	b913      	cbnz	r3, 800548e <_printf_float+0x1aa>
 8005488:	6822      	ldr	r2, [r4, #0]
 800548a:	07d2      	lsls	r2, r2, #31
 800548c:	d501      	bpl.n	8005492 <_printf_float+0x1ae>
 800548e:	3302      	adds	r3, #2
 8005490:	e7f4      	b.n	800547c <_printf_float+0x198>
 8005492:	2301      	movs	r3, #1
 8005494:	e7f2      	b.n	800547c <_printf_float+0x198>
 8005496:	f04f 0967 	mov.w	r9, #103	; 0x67
 800549a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800549c:	4299      	cmp	r1, r3
 800549e:	db05      	blt.n	80054ac <_printf_float+0x1c8>
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	6121      	str	r1, [r4, #16]
 80054a4:	07d8      	lsls	r0, r3, #31
 80054a6:	d5ea      	bpl.n	800547e <_printf_float+0x19a>
 80054a8:	1c4b      	adds	r3, r1, #1
 80054aa:	e7e7      	b.n	800547c <_printf_float+0x198>
 80054ac:	2900      	cmp	r1, #0
 80054ae:	bfcc      	ite	gt
 80054b0:	2201      	movgt	r2, #1
 80054b2:	f1c1 0202 	rsble	r2, r1, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	e7e0      	b.n	800547c <_printf_float+0x198>
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	055a      	lsls	r2, r3, #21
 80054be:	d407      	bmi.n	80054d0 <_printf_float+0x1ec>
 80054c0:	6923      	ldr	r3, [r4, #16]
 80054c2:	4642      	mov	r2, r8
 80054c4:	4631      	mov	r1, r6
 80054c6:	4628      	mov	r0, r5
 80054c8:	47b8      	blx	r7
 80054ca:	3001      	adds	r0, #1
 80054cc:	d12b      	bne.n	8005526 <_printf_float+0x242>
 80054ce:	e764      	b.n	800539a <_printf_float+0xb6>
 80054d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80054d4:	f240 80dd 	bls.w	8005692 <_printf_float+0x3ae>
 80054d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054dc:	2200      	movs	r2, #0
 80054de:	2300      	movs	r3, #0
 80054e0:	f7fb fa62 	bl	80009a8 <__aeabi_dcmpeq>
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d033      	beq.n	8005550 <_printf_float+0x26c>
 80054e8:	2301      	movs	r3, #1
 80054ea:	4631      	mov	r1, r6
 80054ec:	4628      	mov	r0, r5
 80054ee:	4a35      	ldr	r2, [pc, #212]	; (80055c4 <_printf_float+0x2e0>)
 80054f0:	47b8      	blx	r7
 80054f2:	3001      	adds	r0, #1
 80054f4:	f43f af51 	beq.w	800539a <_printf_float+0xb6>
 80054f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80054fc:	429a      	cmp	r2, r3
 80054fe:	db02      	blt.n	8005506 <_printf_float+0x222>
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	07d8      	lsls	r0, r3, #31
 8005504:	d50f      	bpl.n	8005526 <_printf_float+0x242>
 8005506:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800550a:	4631      	mov	r1, r6
 800550c:	4628      	mov	r0, r5
 800550e:	47b8      	blx	r7
 8005510:	3001      	adds	r0, #1
 8005512:	f43f af42 	beq.w	800539a <_printf_float+0xb6>
 8005516:	f04f 0800 	mov.w	r8, #0
 800551a:	f104 091a 	add.w	r9, r4, #26
 800551e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005520:	3b01      	subs	r3, #1
 8005522:	4543      	cmp	r3, r8
 8005524:	dc09      	bgt.n	800553a <_printf_float+0x256>
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	079b      	lsls	r3, r3, #30
 800552a:	f100 8102 	bmi.w	8005732 <_printf_float+0x44e>
 800552e:	68e0      	ldr	r0, [r4, #12]
 8005530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005532:	4298      	cmp	r0, r3
 8005534:	bfb8      	it	lt
 8005536:	4618      	movlt	r0, r3
 8005538:	e731      	b.n	800539e <_printf_float+0xba>
 800553a:	2301      	movs	r3, #1
 800553c:	464a      	mov	r2, r9
 800553e:	4631      	mov	r1, r6
 8005540:	4628      	mov	r0, r5
 8005542:	47b8      	blx	r7
 8005544:	3001      	adds	r0, #1
 8005546:	f43f af28 	beq.w	800539a <_printf_float+0xb6>
 800554a:	f108 0801 	add.w	r8, r8, #1
 800554e:	e7e6      	b.n	800551e <_printf_float+0x23a>
 8005550:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005552:	2b00      	cmp	r3, #0
 8005554:	dc38      	bgt.n	80055c8 <_printf_float+0x2e4>
 8005556:	2301      	movs	r3, #1
 8005558:	4631      	mov	r1, r6
 800555a:	4628      	mov	r0, r5
 800555c:	4a19      	ldr	r2, [pc, #100]	; (80055c4 <_printf_float+0x2e0>)
 800555e:	47b8      	blx	r7
 8005560:	3001      	adds	r0, #1
 8005562:	f43f af1a 	beq.w	800539a <_printf_float+0xb6>
 8005566:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800556a:	4313      	orrs	r3, r2
 800556c:	d102      	bne.n	8005574 <_printf_float+0x290>
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	07d9      	lsls	r1, r3, #31
 8005572:	d5d8      	bpl.n	8005526 <_printf_float+0x242>
 8005574:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005578:	4631      	mov	r1, r6
 800557a:	4628      	mov	r0, r5
 800557c:	47b8      	blx	r7
 800557e:	3001      	adds	r0, #1
 8005580:	f43f af0b 	beq.w	800539a <_printf_float+0xb6>
 8005584:	f04f 0900 	mov.w	r9, #0
 8005588:	f104 0a1a 	add.w	sl, r4, #26
 800558c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800558e:	425b      	negs	r3, r3
 8005590:	454b      	cmp	r3, r9
 8005592:	dc01      	bgt.n	8005598 <_printf_float+0x2b4>
 8005594:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005596:	e794      	b.n	80054c2 <_printf_float+0x1de>
 8005598:	2301      	movs	r3, #1
 800559a:	4652      	mov	r2, sl
 800559c:	4631      	mov	r1, r6
 800559e:	4628      	mov	r0, r5
 80055a0:	47b8      	blx	r7
 80055a2:	3001      	adds	r0, #1
 80055a4:	f43f aef9 	beq.w	800539a <_printf_float+0xb6>
 80055a8:	f109 0901 	add.w	r9, r9, #1
 80055ac:	e7ee      	b.n	800558c <_printf_float+0x2a8>
 80055ae:	bf00      	nop
 80055b0:	7fefffff 	.word	0x7fefffff
 80055b4:	08009ab0 	.word	0x08009ab0
 80055b8:	08009ab4 	.word	0x08009ab4
 80055bc:	08009abc 	.word	0x08009abc
 80055c0:	08009ab8 	.word	0x08009ab8
 80055c4:	08009ac0 	.word	0x08009ac0
 80055c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055cc:	429a      	cmp	r2, r3
 80055ce:	bfa8      	it	ge
 80055d0:	461a      	movge	r2, r3
 80055d2:	2a00      	cmp	r2, #0
 80055d4:	4691      	mov	r9, r2
 80055d6:	dc37      	bgt.n	8005648 <_printf_float+0x364>
 80055d8:	f04f 0b00 	mov.w	fp, #0
 80055dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055e0:	f104 021a 	add.w	r2, r4, #26
 80055e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80055e8:	ebaa 0309 	sub.w	r3, sl, r9
 80055ec:	455b      	cmp	r3, fp
 80055ee:	dc33      	bgt.n	8005658 <_printf_float+0x374>
 80055f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80055f4:	429a      	cmp	r2, r3
 80055f6:	db3b      	blt.n	8005670 <_printf_float+0x38c>
 80055f8:	6823      	ldr	r3, [r4, #0]
 80055fa:	07da      	lsls	r2, r3, #31
 80055fc:	d438      	bmi.n	8005670 <_printf_float+0x38c>
 80055fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005600:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005602:	eba3 020a 	sub.w	r2, r3, sl
 8005606:	eba3 0901 	sub.w	r9, r3, r1
 800560a:	4591      	cmp	r9, r2
 800560c:	bfa8      	it	ge
 800560e:	4691      	movge	r9, r2
 8005610:	f1b9 0f00 	cmp.w	r9, #0
 8005614:	dc34      	bgt.n	8005680 <_printf_float+0x39c>
 8005616:	f04f 0800 	mov.w	r8, #0
 800561a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800561e:	f104 0a1a 	add.w	sl, r4, #26
 8005622:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	eba3 0309 	sub.w	r3, r3, r9
 800562c:	4543      	cmp	r3, r8
 800562e:	f77f af7a 	ble.w	8005526 <_printf_float+0x242>
 8005632:	2301      	movs	r3, #1
 8005634:	4652      	mov	r2, sl
 8005636:	4631      	mov	r1, r6
 8005638:	4628      	mov	r0, r5
 800563a:	47b8      	blx	r7
 800563c:	3001      	adds	r0, #1
 800563e:	f43f aeac 	beq.w	800539a <_printf_float+0xb6>
 8005642:	f108 0801 	add.w	r8, r8, #1
 8005646:	e7ec      	b.n	8005622 <_printf_float+0x33e>
 8005648:	4613      	mov	r3, r2
 800564a:	4631      	mov	r1, r6
 800564c:	4642      	mov	r2, r8
 800564e:	4628      	mov	r0, r5
 8005650:	47b8      	blx	r7
 8005652:	3001      	adds	r0, #1
 8005654:	d1c0      	bne.n	80055d8 <_printf_float+0x2f4>
 8005656:	e6a0      	b.n	800539a <_printf_float+0xb6>
 8005658:	2301      	movs	r3, #1
 800565a:	4631      	mov	r1, r6
 800565c:	4628      	mov	r0, r5
 800565e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005660:	47b8      	blx	r7
 8005662:	3001      	adds	r0, #1
 8005664:	f43f ae99 	beq.w	800539a <_printf_float+0xb6>
 8005668:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800566a:	f10b 0b01 	add.w	fp, fp, #1
 800566e:	e7b9      	b.n	80055e4 <_printf_float+0x300>
 8005670:	4631      	mov	r1, r6
 8005672:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005676:	4628      	mov	r0, r5
 8005678:	47b8      	blx	r7
 800567a:	3001      	adds	r0, #1
 800567c:	d1bf      	bne.n	80055fe <_printf_float+0x31a>
 800567e:	e68c      	b.n	800539a <_printf_float+0xb6>
 8005680:	464b      	mov	r3, r9
 8005682:	4631      	mov	r1, r6
 8005684:	4628      	mov	r0, r5
 8005686:	eb08 020a 	add.w	r2, r8, sl
 800568a:	47b8      	blx	r7
 800568c:	3001      	adds	r0, #1
 800568e:	d1c2      	bne.n	8005616 <_printf_float+0x332>
 8005690:	e683      	b.n	800539a <_printf_float+0xb6>
 8005692:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005694:	2a01      	cmp	r2, #1
 8005696:	dc01      	bgt.n	800569c <_printf_float+0x3b8>
 8005698:	07db      	lsls	r3, r3, #31
 800569a:	d537      	bpl.n	800570c <_printf_float+0x428>
 800569c:	2301      	movs	r3, #1
 800569e:	4642      	mov	r2, r8
 80056a0:	4631      	mov	r1, r6
 80056a2:	4628      	mov	r0, r5
 80056a4:	47b8      	blx	r7
 80056a6:	3001      	adds	r0, #1
 80056a8:	f43f ae77 	beq.w	800539a <_printf_float+0xb6>
 80056ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056b0:	4631      	mov	r1, r6
 80056b2:	4628      	mov	r0, r5
 80056b4:	47b8      	blx	r7
 80056b6:	3001      	adds	r0, #1
 80056b8:	f43f ae6f 	beq.w	800539a <_printf_float+0xb6>
 80056bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056c0:	2200      	movs	r2, #0
 80056c2:	2300      	movs	r3, #0
 80056c4:	f7fb f970 	bl	80009a8 <__aeabi_dcmpeq>
 80056c8:	b9d8      	cbnz	r0, 8005702 <_printf_float+0x41e>
 80056ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056cc:	f108 0201 	add.w	r2, r8, #1
 80056d0:	3b01      	subs	r3, #1
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	47b8      	blx	r7
 80056d8:	3001      	adds	r0, #1
 80056da:	d10e      	bne.n	80056fa <_printf_float+0x416>
 80056dc:	e65d      	b.n	800539a <_printf_float+0xb6>
 80056de:	2301      	movs	r3, #1
 80056e0:	464a      	mov	r2, r9
 80056e2:	4631      	mov	r1, r6
 80056e4:	4628      	mov	r0, r5
 80056e6:	47b8      	blx	r7
 80056e8:	3001      	adds	r0, #1
 80056ea:	f43f ae56 	beq.w	800539a <_printf_float+0xb6>
 80056ee:	f108 0801 	add.w	r8, r8, #1
 80056f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056f4:	3b01      	subs	r3, #1
 80056f6:	4543      	cmp	r3, r8
 80056f8:	dcf1      	bgt.n	80056de <_printf_float+0x3fa>
 80056fa:	4653      	mov	r3, sl
 80056fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005700:	e6e0      	b.n	80054c4 <_printf_float+0x1e0>
 8005702:	f04f 0800 	mov.w	r8, #0
 8005706:	f104 091a 	add.w	r9, r4, #26
 800570a:	e7f2      	b.n	80056f2 <_printf_float+0x40e>
 800570c:	2301      	movs	r3, #1
 800570e:	4642      	mov	r2, r8
 8005710:	e7df      	b.n	80056d2 <_printf_float+0x3ee>
 8005712:	2301      	movs	r3, #1
 8005714:	464a      	mov	r2, r9
 8005716:	4631      	mov	r1, r6
 8005718:	4628      	mov	r0, r5
 800571a:	47b8      	blx	r7
 800571c:	3001      	adds	r0, #1
 800571e:	f43f ae3c 	beq.w	800539a <_printf_float+0xb6>
 8005722:	f108 0801 	add.w	r8, r8, #1
 8005726:	68e3      	ldr	r3, [r4, #12]
 8005728:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800572a:	1a5b      	subs	r3, r3, r1
 800572c:	4543      	cmp	r3, r8
 800572e:	dcf0      	bgt.n	8005712 <_printf_float+0x42e>
 8005730:	e6fd      	b.n	800552e <_printf_float+0x24a>
 8005732:	f04f 0800 	mov.w	r8, #0
 8005736:	f104 0919 	add.w	r9, r4, #25
 800573a:	e7f4      	b.n	8005726 <_printf_float+0x442>

0800573c <_printf_common>:
 800573c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005740:	4616      	mov	r6, r2
 8005742:	4699      	mov	r9, r3
 8005744:	688a      	ldr	r2, [r1, #8]
 8005746:	690b      	ldr	r3, [r1, #16]
 8005748:	4607      	mov	r7, r0
 800574a:	4293      	cmp	r3, r2
 800574c:	bfb8      	it	lt
 800574e:	4613      	movlt	r3, r2
 8005750:	6033      	str	r3, [r6, #0]
 8005752:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005756:	460c      	mov	r4, r1
 8005758:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800575c:	b10a      	cbz	r2, 8005762 <_printf_common+0x26>
 800575e:	3301      	adds	r3, #1
 8005760:	6033      	str	r3, [r6, #0]
 8005762:	6823      	ldr	r3, [r4, #0]
 8005764:	0699      	lsls	r1, r3, #26
 8005766:	bf42      	ittt	mi
 8005768:	6833      	ldrmi	r3, [r6, #0]
 800576a:	3302      	addmi	r3, #2
 800576c:	6033      	strmi	r3, [r6, #0]
 800576e:	6825      	ldr	r5, [r4, #0]
 8005770:	f015 0506 	ands.w	r5, r5, #6
 8005774:	d106      	bne.n	8005784 <_printf_common+0x48>
 8005776:	f104 0a19 	add.w	sl, r4, #25
 800577a:	68e3      	ldr	r3, [r4, #12]
 800577c:	6832      	ldr	r2, [r6, #0]
 800577e:	1a9b      	subs	r3, r3, r2
 8005780:	42ab      	cmp	r3, r5
 8005782:	dc28      	bgt.n	80057d6 <_printf_common+0x9a>
 8005784:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005788:	1e13      	subs	r3, r2, #0
 800578a:	6822      	ldr	r2, [r4, #0]
 800578c:	bf18      	it	ne
 800578e:	2301      	movne	r3, #1
 8005790:	0692      	lsls	r2, r2, #26
 8005792:	d42d      	bmi.n	80057f0 <_printf_common+0xb4>
 8005794:	4649      	mov	r1, r9
 8005796:	4638      	mov	r0, r7
 8005798:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800579c:	47c0      	blx	r8
 800579e:	3001      	adds	r0, #1
 80057a0:	d020      	beq.n	80057e4 <_printf_common+0xa8>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	68e5      	ldr	r5, [r4, #12]
 80057a6:	f003 0306 	and.w	r3, r3, #6
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	bf18      	it	ne
 80057ae:	2500      	movne	r5, #0
 80057b0:	6832      	ldr	r2, [r6, #0]
 80057b2:	f04f 0600 	mov.w	r6, #0
 80057b6:	68a3      	ldr	r3, [r4, #8]
 80057b8:	bf08      	it	eq
 80057ba:	1aad      	subeq	r5, r5, r2
 80057bc:	6922      	ldr	r2, [r4, #16]
 80057be:	bf08      	it	eq
 80057c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057c4:	4293      	cmp	r3, r2
 80057c6:	bfc4      	itt	gt
 80057c8:	1a9b      	subgt	r3, r3, r2
 80057ca:	18ed      	addgt	r5, r5, r3
 80057cc:	341a      	adds	r4, #26
 80057ce:	42b5      	cmp	r5, r6
 80057d0:	d11a      	bne.n	8005808 <_printf_common+0xcc>
 80057d2:	2000      	movs	r0, #0
 80057d4:	e008      	b.n	80057e8 <_printf_common+0xac>
 80057d6:	2301      	movs	r3, #1
 80057d8:	4652      	mov	r2, sl
 80057da:	4649      	mov	r1, r9
 80057dc:	4638      	mov	r0, r7
 80057de:	47c0      	blx	r8
 80057e0:	3001      	adds	r0, #1
 80057e2:	d103      	bne.n	80057ec <_printf_common+0xb0>
 80057e4:	f04f 30ff 	mov.w	r0, #4294967295
 80057e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ec:	3501      	adds	r5, #1
 80057ee:	e7c4      	b.n	800577a <_printf_common+0x3e>
 80057f0:	2030      	movs	r0, #48	; 0x30
 80057f2:	18e1      	adds	r1, r4, r3
 80057f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057fe:	4422      	add	r2, r4
 8005800:	3302      	adds	r3, #2
 8005802:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005806:	e7c5      	b.n	8005794 <_printf_common+0x58>
 8005808:	2301      	movs	r3, #1
 800580a:	4622      	mov	r2, r4
 800580c:	4649      	mov	r1, r9
 800580e:	4638      	mov	r0, r7
 8005810:	47c0      	blx	r8
 8005812:	3001      	adds	r0, #1
 8005814:	d0e6      	beq.n	80057e4 <_printf_common+0xa8>
 8005816:	3601      	adds	r6, #1
 8005818:	e7d9      	b.n	80057ce <_printf_common+0x92>
	...

0800581c <_printf_i>:
 800581c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005820:	7e0f      	ldrb	r7, [r1, #24]
 8005822:	4691      	mov	r9, r2
 8005824:	2f78      	cmp	r7, #120	; 0x78
 8005826:	4680      	mov	r8, r0
 8005828:	460c      	mov	r4, r1
 800582a:	469a      	mov	sl, r3
 800582c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800582e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005832:	d807      	bhi.n	8005844 <_printf_i+0x28>
 8005834:	2f62      	cmp	r7, #98	; 0x62
 8005836:	d80a      	bhi.n	800584e <_printf_i+0x32>
 8005838:	2f00      	cmp	r7, #0
 800583a:	f000 80d9 	beq.w	80059f0 <_printf_i+0x1d4>
 800583e:	2f58      	cmp	r7, #88	; 0x58
 8005840:	f000 80a4 	beq.w	800598c <_printf_i+0x170>
 8005844:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005848:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800584c:	e03a      	b.n	80058c4 <_printf_i+0xa8>
 800584e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005852:	2b15      	cmp	r3, #21
 8005854:	d8f6      	bhi.n	8005844 <_printf_i+0x28>
 8005856:	a101      	add	r1, pc, #4	; (adr r1, 800585c <_printf_i+0x40>)
 8005858:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800585c:	080058b5 	.word	0x080058b5
 8005860:	080058c9 	.word	0x080058c9
 8005864:	08005845 	.word	0x08005845
 8005868:	08005845 	.word	0x08005845
 800586c:	08005845 	.word	0x08005845
 8005870:	08005845 	.word	0x08005845
 8005874:	080058c9 	.word	0x080058c9
 8005878:	08005845 	.word	0x08005845
 800587c:	08005845 	.word	0x08005845
 8005880:	08005845 	.word	0x08005845
 8005884:	08005845 	.word	0x08005845
 8005888:	080059d7 	.word	0x080059d7
 800588c:	080058f9 	.word	0x080058f9
 8005890:	080059b9 	.word	0x080059b9
 8005894:	08005845 	.word	0x08005845
 8005898:	08005845 	.word	0x08005845
 800589c:	080059f9 	.word	0x080059f9
 80058a0:	08005845 	.word	0x08005845
 80058a4:	080058f9 	.word	0x080058f9
 80058a8:	08005845 	.word	0x08005845
 80058ac:	08005845 	.word	0x08005845
 80058b0:	080059c1 	.word	0x080059c1
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	1d1a      	adds	r2, r3, #4
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	602a      	str	r2, [r5, #0]
 80058bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0a4      	b.n	8005a12 <_printf_i+0x1f6>
 80058c8:	6820      	ldr	r0, [r4, #0]
 80058ca:	6829      	ldr	r1, [r5, #0]
 80058cc:	0606      	lsls	r6, r0, #24
 80058ce:	f101 0304 	add.w	r3, r1, #4
 80058d2:	d50a      	bpl.n	80058ea <_printf_i+0xce>
 80058d4:	680e      	ldr	r6, [r1, #0]
 80058d6:	602b      	str	r3, [r5, #0]
 80058d8:	2e00      	cmp	r6, #0
 80058da:	da03      	bge.n	80058e4 <_printf_i+0xc8>
 80058dc:	232d      	movs	r3, #45	; 0x2d
 80058de:	4276      	negs	r6, r6
 80058e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058e4:	230a      	movs	r3, #10
 80058e6:	485e      	ldr	r0, [pc, #376]	; (8005a60 <_printf_i+0x244>)
 80058e8:	e019      	b.n	800591e <_printf_i+0x102>
 80058ea:	680e      	ldr	r6, [r1, #0]
 80058ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058f0:	602b      	str	r3, [r5, #0]
 80058f2:	bf18      	it	ne
 80058f4:	b236      	sxthne	r6, r6
 80058f6:	e7ef      	b.n	80058d8 <_printf_i+0xbc>
 80058f8:	682b      	ldr	r3, [r5, #0]
 80058fa:	6820      	ldr	r0, [r4, #0]
 80058fc:	1d19      	adds	r1, r3, #4
 80058fe:	6029      	str	r1, [r5, #0]
 8005900:	0601      	lsls	r1, r0, #24
 8005902:	d501      	bpl.n	8005908 <_printf_i+0xec>
 8005904:	681e      	ldr	r6, [r3, #0]
 8005906:	e002      	b.n	800590e <_printf_i+0xf2>
 8005908:	0646      	lsls	r6, r0, #25
 800590a:	d5fb      	bpl.n	8005904 <_printf_i+0xe8>
 800590c:	881e      	ldrh	r6, [r3, #0]
 800590e:	2f6f      	cmp	r7, #111	; 0x6f
 8005910:	bf0c      	ite	eq
 8005912:	2308      	moveq	r3, #8
 8005914:	230a      	movne	r3, #10
 8005916:	4852      	ldr	r0, [pc, #328]	; (8005a60 <_printf_i+0x244>)
 8005918:	2100      	movs	r1, #0
 800591a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800591e:	6865      	ldr	r5, [r4, #4]
 8005920:	2d00      	cmp	r5, #0
 8005922:	bfa8      	it	ge
 8005924:	6821      	ldrge	r1, [r4, #0]
 8005926:	60a5      	str	r5, [r4, #8]
 8005928:	bfa4      	itt	ge
 800592a:	f021 0104 	bicge.w	r1, r1, #4
 800592e:	6021      	strge	r1, [r4, #0]
 8005930:	b90e      	cbnz	r6, 8005936 <_printf_i+0x11a>
 8005932:	2d00      	cmp	r5, #0
 8005934:	d04d      	beq.n	80059d2 <_printf_i+0x1b6>
 8005936:	4615      	mov	r5, r2
 8005938:	fbb6 f1f3 	udiv	r1, r6, r3
 800593c:	fb03 6711 	mls	r7, r3, r1, r6
 8005940:	5dc7      	ldrb	r7, [r0, r7]
 8005942:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005946:	4637      	mov	r7, r6
 8005948:	42bb      	cmp	r3, r7
 800594a:	460e      	mov	r6, r1
 800594c:	d9f4      	bls.n	8005938 <_printf_i+0x11c>
 800594e:	2b08      	cmp	r3, #8
 8005950:	d10b      	bne.n	800596a <_printf_i+0x14e>
 8005952:	6823      	ldr	r3, [r4, #0]
 8005954:	07de      	lsls	r6, r3, #31
 8005956:	d508      	bpl.n	800596a <_printf_i+0x14e>
 8005958:	6923      	ldr	r3, [r4, #16]
 800595a:	6861      	ldr	r1, [r4, #4]
 800595c:	4299      	cmp	r1, r3
 800595e:	bfde      	ittt	le
 8005960:	2330      	movle	r3, #48	; 0x30
 8005962:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005966:	f105 35ff 	addle.w	r5, r5, #4294967295
 800596a:	1b52      	subs	r2, r2, r5
 800596c:	6122      	str	r2, [r4, #16]
 800596e:	464b      	mov	r3, r9
 8005970:	4621      	mov	r1, r4
 8005972:	4640      	mov	r0, r8
 8005974:	f8cd a000 	str.w	sl, [sp]
 8005978:	aa03      	add	r2, sp, #12
 800597a:	f7ff fedf 	bl	800573c <_printf_common>
 800597e:	3001      	adds	r0, #1
 8005980:	d14c      	bne.n	8005a1c <_printf_i+0x200>
 8005982:	f04f 30ff 	mov.w	r0, #4294967295
 8005986:	b004      	add	sp, #16
 8005988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800598c:	4834      	ldr	r0, [pc, #208]	; (8005a60 <_printf_i+0x244>)
 800598e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005992:	6829      	ldr	r1, [r5, #0]
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	f851 6b04 	ldr.w	r6, [r1], #4
 800599a:	6029      	str	r1, [r5, #0]
 800599c:	061d      	lsls	r5, r3, #24
 800599e:	d514      	bpl.n	80059ca <_printf_i+0x1ae>
 80059a0:	07df      	lsls	r7, r3, #31
 80059a2:	bf44      	itt	mi
 80059a4:	f043 0320 	orrmi.w	r3, r3, #32
 80059a8:	6023      	strmi	r3, [r4, #0]
 80059aa:	b91e      	cbnz	r6, 80059b4 <_printf_i+0x198>
 80059ac:	6823      	ldr	r3, [r4, #0]
 80059ae:	f023 0320 	bic.w	r3, r3, #32
 80059b2:	6023      	str	r3, [r4, #0]
 80059b4:	2310      	movs	r3, #16
 80059b6:	e7af      	b.n	8005918 <_printf_i+0xfc>
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	f043 0320 	orr.w	r3, r3, #32
 80059be:	6023      	str	r3, [r4, #0]
 80059c0:	2378      	movs	r3, #120	; 0x78
 80059c2:	4828      	ldr	r0, [pc, #160]	; (8005a64 <_printf_i+0x248>)
 80059c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059c8:	e7e3      	b.n	8005992 <_printf_i+0x176>
 80059ca:	0659      	lsls	r1, r3, #25
 80059cc:	bf48      	it	mi
 80059ce:	b2b6      	uxthmi	r6, r6
 80059d0:	e7e6      	b.n	80059a0 <_printf_i+0x184>
 80059d2:	4615      	mov	r5, r2
 80059d4:	e7bb      	b.n	800594e <_printf_i+0x132>
 80059d6:	682b      	ldr	r3, [r5, #0]
 80059d8:	6826      	ldr	r6, [r4, #0]
 80059da:	1d18      	adds	r0, r3, #4
 80059dc:	6961      	ldr	r1, [r4, #20]
 80059de:	6028      	str	r0, [r5, #0]
 80059e0:	0635      	lsls	r5, r6, #24
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	d501      	bpl.n	80059ea <_printf_i+0x1ce>
 80059e6:	6019      	str	r1, [r3, #0]
 80059e8:	e002      	b.n	80059f0 <_printf_i+0x1d4>
 80059ea:	0670      	lsls	r0, r6, #25
 80059ec:	d5fb      	bpl.n	80059e6 <_printf_i+0x1ca>
 80059ee:	8019      	strh	r1, [r3, #0]
 80059f0:	2300      	movs	r3, #0
 80059f2:	4615      	mov	r5, r2
 80059f4:	6123      	str	r3, [r4, #16]
 80059f6:	e7ba      	b.n	800596e <_printf_i+0x152>
 80059f8:	682b      	ldr	r3, [r5, #0]
 80059fa:	2100      	movs	r1, #0
 80059fc:	1d1a      	adds	r2, r3, #4
 80059fe:	602a      	str	r2, [r5, #0]
 8005a00:	681d      	ldr	r5, [r3, #0]
 8005a02:	6862      	ldr	r2, [r4, #4]
 8005a04:	4628      	mov	r0, r5
 8005a06:	f002 fb0d 	bl	8008024 <memchr>
 8005a0a:	b108      	cbz	r0, 8005a10 <_printf_i+0x1f4>
 8005a0c:	1b40      	subs	r0, r0, r5
 8005a0e:	6060      	str	r0, [r4, #4]
 8005a10:	6863      	ldr	r3, [r4, #4]
 8005a12:	6123      	str	r3, [r4, #16]
 8005a14:	2300      	movs	r3, #0
 8005a16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a1a:	e7a8      	b.n	800596e <_printf_i+0x152>
 8005a1c:	462a      	mov	r2, r5
 8005a1e:	4649      	mov	r1, r9
 8005a20:	4640      	mov	r0, r8
 8005a22:	6923      	ldr	r3, [r4, #16]
 8005a24:	47d0      	blx	sl
 8005a26:	3001      	adds	r0, #1
 8005a28:	d0ab      	beq.n	8005982 <_printf_i+0x166>
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	079b      	lsls	r3, r3, #30
 8005a2e:	d413      	bmi.n	8005a58 <_printf_i+0x23c>
 8005a30:	68e0      	ldr	r0, [r4, #12]
 8005a32:	9b03      	ldr	r3, [sp, #12]
 8005a34:	4298      	cmp	r0, r3
 8005a36:	bfb8      	it	lt
 8005a38:	4618      	movlt	r0, r3
 8005a3a:	e7a4      	b.n	8005986 <_printf_i+0x16a>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	4632      	mov	r2, r6
 8005a40:	4649      	mov	r1, r9
 8005a42:	4640      	mov	r0, r8
 8005a44:	47d0      	blx	sl
 8005a46:	3001      	adds	r0, #1
 8005a48:	d09b      	beq.n	8005982 <_printf_i+0x166>
 8005a4a:	3501      	adds	r5, #1
 8005a4c:	68e3      	ldr	r3, [r4, #12]
 8005a4e:	9903      	ldr	r1, [sp, #12]
 8005a50:	1a5b      	subs	r3, r3, r1
 8005a52:	42ab      	cmp	r3, r5
 8005a54:	dcf2      	bgt.n	8005a3c <_printf_i+0x220>
 8005a56:	e7eb      	b.n	8005a30 <_printf_i+0x214>
 8005a58:	2500      	movs	r5, #0
 8005a5a:	f104 0619 	add.w	r6, r4, #25
 8005a5e:	e7f5      	b.n	8005a4c <_printf_i+0x230>
 8005a60:	08009ac2 	.word	0x08009ac2
 8005a64:	08009ad3 	.word	0x08009ad3

08005a68 <_scanf_float>:
 8005a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a6c:	b087      	sub	sp, #28
 8005a6e:	9303      	str	r3, [sp, #12]
 8005a70:	688b      	ldr	r3, [r1, #8]
 8005a72:	4617      	mov	r7, r2
 8005a74:	1e5a      	subs	r2, r3, #1
 8005a76:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005a7a:	bf85      	ittet	hi
 8005a7c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005a80:	195b      	addhi	r3, r3, r5
 8005a82:	2300      	movls	r3, #0
 8005a84:	9302      	strhi	r3, [sp, #8]
 8005a86:	bf88      	it	hi
 8005a88:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005a8c:	468b      	mov	fp, r1
 8005a8e:	f04f 0500 	mov.w	r5, #0
 8005a92:	bf8c      	ite	hi
 8005a94:	608b      	strhi	r3, [r1, #8]
 8005a96:	9302      	strls	r3, [sp, #8]
 8005a98:	680b      	ldr	r3, [r1, #0]
 8005a9a:	4680      	mov	r8, r0
 8005a9c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005aa0:	f84b 3b1c 	str.w	r3, [fp], #28
 8005aa4:	460c      	mov	r4, r1
 8005aa6:	465e      	mov	r6, fp
 8005aa8:	46aa      	mov	sl, r5
 8005aaa:	46a9      	mov	r9, r5
 8005aac:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005ab0:	9501      	str	r5, [sp, #4]
 8005ab2:	68a2      	ldr	r2, [r4, #8]
 8005ab4:	b152      	cbz	r2, 8005acc <_scanf_float+0x64>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	2b4e      	cmp	r3, #78	; 0x4e
 8005abc:	d864      	bhi.n	8005b88 <_scanf_float+0x120>
 8005abe:	2b40      	cmp	r3, #64	; 0x40
 8005ac0:	d83c      	bhi.n	8005b3c <_scanf_float+0xd4>
 8005ac2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005ac6:	b2c8      	uxtb	r0, r1
 8005ac8:	280e      	cmp	r0, #14
 8005aca:	d93a      	bls.n	8005b42 <_scanf_float+0xda>
 8005acc:	f1b9 0f00 	cmp.w	r9, #0
 8005ad0:	d003      	beq.n	8005ada <_scanf_float+0x72>
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ade:	f1ba 0f01 	cmp.w	sl, #1
 8005ae2:	f200 8113 	bhi.w	8005d0c <_scanf_float+0x2a4>
 8005ae6:	455e      	cmp	r6, fp
 8005ae8:	f200 8105 	bhi.w	8005cf6 <_scanf_float+0x28e>
 8005aec:	2501      	movs	r5, #1
 8005aee:	4628      	mov	r0, r5
 8005af0:	b007      	add	sp, #28
 8005af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005afa:	2a0d      	cmp	r2, #13
 8005afc:	d8e6      	bhi.n	8005acc <_scanf_float+0x64>
 8005afe:	a101      	add	r1, pc, #4	; (adr r1, 8005b04 <_scanf_float+0x9c>)
 8005b00:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005b04:	08005c43 	.word	0x08005c43
 8005b08:	08005acd 	.word	0x08005acd
 8005b0c:	08005acd 	.word	0x08005acd
 8005b10:	08005acd 	.word	0x08005acd
 8005b14:	08005ca3 	.word	0x08005ca3
 8005b18:	08005c7b 	.word	0x08005c7b
 8005b1c:	08005acd 	.word	0x08005acd
 8005b20:	08005acd 	.word	0x08005acd
 8005b24:	08005c51 	.word	0x08005c51
 8005b28:	08005acd 	.word	0x08005acd
 8005b2c:	08005acd 	.word	0x08005acd
 8005b30:	08005acd 	.word	0x08005acd
 8005b34:	08005acd 	.word	0x08005acd
 8005b38:	08005c09 	.word	0x08005c09
 8005b3c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005b40:	e7db      	b.n	8005afa <_scanf_float+0x92>
 8005b42:	290e      	cmp	r1, #14
 8005b44:	d8c2      	bhi.n	8005acc <_scanf_float+0x64>
 8005b46:	a001      	add	r0, pc, #4	; (adr r0, 8005b4c <_scanf_float+0xe4>)
 8005b48:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005b4c:	08005bfb 	.word	0x08005bfb
 8005b50:	08005acd 	.word	0x08005acd
 8005b54:	08005bfb 	.word	0x08005bfb
 8005b58:	08005c8f 	.word	0x08005c8f
 8005b5c:	08005acd 	.word	0x08005acd
 8005b60:	08005ba9 	.word	0x08005ba9
 8005b64:	08005be5 	.word	0x08005be5
 8005b68:	08005be5 	.word	0x08005be5
 8005b6c:	08005be5 	.word	0x08005be5
 8005b70:	08005be5 	.word	0x08005be5
 8005b74:	08005be5 	.word	0x08005be5
 8005b78:	08005be5 	.word	0x08005be5
 8005b7c:	08005be5 	.word	0x08005be5
 8005b80:	08005be5 	.word	0x08005be5
 8005b84:	08005be5 	.word	0x08005be5
 8005b88:	2b6e      	cmp	r3, #110	; 0x6e
 8005b8a:	d809      	bhi.n	8005ba0 <_scanf_float+0x138>
 8005b8c:	2b60      	cmp	r3, #96	; 0x60
 8005b8e:	d8b2      	bhi.n	8005af6 <_scanf_float+0x8e>
 8005b90:	2b54      	cmp	r3, #84	; 0x54
 8005b92:	d077      	beq.n	8005c84 <_scanf_float+0x21c>
 8005b94:	2b59      	cmp	r3, #89	; 0x59
 8005b96:	d199      	bne.n	8005acc <_scanf_float+0x64>
 8005b98:	2d07      	cmp	r5, #7
 8005b9a:	d197      	bne.n	8005acc <_scanf_float+0x64>
 8005b9c:	2508      	movs	r5, #8
 8005b9e:	e029      	b.n	8005bf4 <_scanf_float+0x18c>
 8005ba0:	2b74      	cmp	r3, #116	; 0x74
 8005ba2:	d06f      	beq.n	8005c84 <_scanf_float+0x21c>
 8005ba4:	2b79      	cmp	r3, #121	; 0x79
 8005ba6:	e7f6      	b.n	8005b96 <_scanf_float+0x12e>
 8005ba8:	6821      	ldr	r1, [r4, #0]
 8005baa:	05c8      	lsls	r0, r1, #23
 8005bac:	d51a      	bpl.n	8005be4 <_scanf_float+0x17c>
 8005bae:	9b02      	ldr	r3, [sp, #8]
 8005bb0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005bb4:	6021      	str	r1, [r4, #0]
 8005bb6:	f109 0901 	add.w	r9, r9, #1
 8005bba:	b11b      	cbz	r3, 8005bc4 <_scanf_float+0x15c>
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	3201      	adds	r2, #1
 8005bc0:	9302      	str	r3, [sp, #8]
 8005bc2:	60a2      	str	r2, [r4, #8]
 8005bc4:	68a3      	ldr	r3, [r4, #8]
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	60a3      	str	r3, [r4, #8]
 8005bca:	6923      	ldr	r3, [r4, #16]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	6123      	str	r3, [r4, #16]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	607b      	str	r3, [r7, #4]
 8005bd8:	f340 8084 	ble.w	8005ce4 <_scanf_float+0x27c>
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	3301      	adds	r3, #1
 8005be0:	603b      	str	r3, [r7, #0]
 8005be2:	e766      	b.n	8005ab2 <_scanf_float+0x4a>
 8005be4:	eb1a 0f05 	cmn.w	sl, r5
 8005be8:	f47f af70 	bne.w	8005acc <_scanf_float+0x64>
 8005bec:	6822      	ldr	r2, [r4, #0]
 8005bee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005bf2:	6022      	str	r2, [r4, #0]
 8005bf4:	f806 3b01 	strb.w	r3, [r6], #1
 8005bf8:	e7e4      	b.n	8005bc4 <_scanf_float+0x15c>
 8005bfa:	6822      	ldr	r2, [r4, #0]
 8005bfc:	0610      	lsls	r0, r2, #24
 8005bfe:	f57f af65 	bpl.w	8005acc <_scanf_float+0x64>
 8005c02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c06:	e7f4      	b.n	8005bf2 <_scanf_float+0x18a>
 8005c08:	f1ba 0f00 	cmp.w	sl, #0
 8005c0c:	d10e      	bne.n	8005c2c <_scanf_float+0x1c4>
 8005c0e:	f1b9 0f00 	cmp.w	r9, #0
 8005c12:	d10e      	bne.n	8005c32 <_scanf_float+0x1ca>
 8005c14:	6822      	ldr	r2, [r4, #0]
 8005c16:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c1a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c1e:	d108      	bne.n	8005c32 <_scanf_float+0x1ca>
 8005c20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c24:	f04f 0a01 	mov.w	sl, #1
 8005c28:	6022      	str	r2, [r4, #0]
 8005c2a:	e7e3      	b.n	8005bf4 <_scanf_float+0x18c>
 8005c2c:	f1ba 0f02 	cmp.w	sl, #2
 8005c30:	d055      	beq.n	8005cde <_scanf_float+0x276>
 8005c32:	2d01      	cmp	r5, #1
 8005c34:	d002      	beq.n	8005c3c <_scanf_float+0x1d4>
 8005c36:	2d04      	cmp	r5, #4
 8005c38:	f47f af48 	bne.w	8005acc <_scanf_float+0x64>
 8005c3c:	3501      	adds	r5, #1
 8005c3e:	b2ed      	uxtb	r5, r5
 8005c40:	e7d8      	b.n	8005bf4 <_scanf_float+0x18c>
 8005c42:	f1ba 0f01 	cmp.w	sl, #1
 8005c46:	f47f af41 	bne.w	8005acc <_scanf_float+0x64>
 8005c4a:	f04f 0a02 	mov.w	sl, #2
 8005c4e:	e7d1      	b.n	8005bf4 <_scanf_float+0x18c>
 8005c50:	b97d      	cbnz	r5, 8005c72 <_scanf_float+0x20a>
 8005c52:	f1b9 0f00 	cmp.w	r9, #0
 8005c56:	f47f af3c 	bne.w	8005ad2 <_scanf_float+0x6a>
 8005c5a:	6822      	ldr	r2, [r4, #0]
 8005c5c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c60:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c64:	f47f af39 	bne.w	8005ada <_scanf_float+0x72>
 8005c68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c6c:	2501      	movs	r5, #1
 8005c6e:	6022      	str	r2, [r4, #0]
 8005c70:	e7c0      	b.n	8005bf4 <_scanf_float+0x18c>
 8005c72:	2d03      	cmp	r5, #3
 8005c74:	d0e2      	beq.n	8005c3c <_scanf_float+0x1d4>
 8005c76:	2d05      	cmp	r5, #5
 8005c78:	e7de      	b.n	8005c38 <_scanf_float+0x1d0>
 8005c7a:	2d02      	cmp	r5, #2
 8005c7c:	f47f af26 	bne.w	8005acc <_scanf_float+0x64>
 8005c80:	2503      	movs	r5, #3
 8005c82:	e7b7      	b.n	8005bf4 <_scanf_float+0x18c>
 8005c84:	2d06      	cmp	r5, #6
 8005c86:	f47f af21 	bne.w	8005acc <_scanf_float+0x64>
 8005c8a:	2507      	movs	r5, #7
 8005c8c:	e7b2      	b.n	8005bf4 <_scanf_float+0x18c>
 8005c8e:	6822      	ldr	r2, [r4, #0]
 8005c90:	0591      	lsls	r1, r2, #22
 8005c92:	f57f af1b 	bpl.w	8005acc <_scanf_float+0x64>
 8005c96:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005c9a:	6022      	str	r2, [r4, #0]
 8005c9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005ca0:	e7a8      	b.n	8005bf4 <_scanf_float+0x18c>
 8005ca2:	6822      	ldr	r2, [r4, #0]
 8005ca4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005ca8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005cac:	d006      	beq.n	8005cbc <_scanf_float+0x254>
 8005cae:	0550      	lsls	r0, r2, #21
 8005cb0:	f57f af0c 	bpl.w	8005acc <_scanf_float+0x64>
 8005cb4:	f1b9 0f00 	cmp.w	r9, #0
 8005cb8:	f43f af0f 	beq.w	8005ada <_scanf_float+0x72>
 8005cbc:	0591      	lsls	r1, r2, #22
 8005cbe:	bf58      	it	pl
 8005cc0:	9901      	ldrpl	r1, [sp, #4]
 8005cc2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005cc6:	bf58      	it	pl
 8005cc8:	eba9 0101 	subpl.w	r1, r9, r1
 8005ccc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005cd0:	f04f 0900 	mov.w	r9, #0
 8005cd4:	bf58      	it	pl
 8005cd6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005cda:	6022      	str	r2, [r4, #0]
 8005cdc:	e78a      	b.n	8005bf4 <_scanf_float+0x18c>
 8005cde:	f04f 0a03 	mov.w	sl, #3
 8005ce2:	e787      	b.n	8005bf4 <_scanf_float+0x18c>
 8005ce4:	4639      	mov	r1, r7
 8005ce6:	4640      	mov	r0, r8
 8005ce8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005cec:	4798      	blx	r3
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	f43f aedf 	beq.w	8005ab2 <_scanf_float+0x4a>
 8005cf4:	e6ea      	b.n	8005acc <_scanf_float+0x64>
 8005cf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cfa:	463a      	mov	r2, r7
 8005cfc:	4640      	mov	r0, r8
 8005cfe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d02:	4798      	blx	r3
 8005d04:	6923      	ldr	r3, [r4, #16]
 8005d06:	3b01      	subs	r3, #1
 8005d08:	6123      	str	r3, [r4, #16]
 8005d0a:	e6ec      	b.n	8005ae6 <_scanf_float+0x7e>
 8005d0c:	1e6b      	subs	r3, r5, #1
 8005d0e:	2b06      	cmp	r3, #6
 8005d10:	d825      	bhi.n	8005d5e <_scanf_float+0x2f6>
 8005d12:	2d02      	cmp	r5, #2
 8005d14:	d836      	bhi.n	8005d84 <_scanf_float+0x31c>
 8005d16:	455e      	cmp	r6, fp
 8005d18:	f67f aee8 	bls.w	8005aec <_scanf_float+0x84>
 8005d1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d20:	463a      	mov	r2, r7
 8005d22:	4640      	mov	r0, r8
 8005d24:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d28:	4798      	blx	r3
 8005d2a:	6923      	ldr	r3, [r4, #16]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	6123      	str	r3, [r4, #16]
 8005d30:	e7f1      	b.n	8005d16 <_scanf_float+0x2ae>
 8005d32:	9802      	ldr	r0, [sp, #8]
 8005d34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d38:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005d3c:	463a      	mov	r2, r7
 8005d3e:	9002      	str	r0, [sp, #8]
 8005d40:	4640      	mov	r0, r8
 8005d42:	4798      	blx	r3
 8005d44:	6923      	ldr	r3, [r4, #16]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	6123      	str	r3, [r4, #16]
 8005d4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d4e:	fa5f fa8a 	uxtb.w	sl, sl
 8005d52:	f1ba 0f02 	cmp.w	sl, #2
 8005d56:	d1ec      	bne.n	8005d32 <_scanf_float+0x2ca>
 8005d58:	3d03      	subs	r5, #3
 8005d5a:	b2ed      	uxtb	r5, r5
 8005d5c:	1b76      	subs	r6, r6, r5
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	05da      	lsls	r2, r3, #23
 8005d62:	d52f      	bpl.n	8005dc4 <_scanf_float+0x35c>
 8005d64:	055b      	lsls	r3, r3, #21
 8005d66:	d510      	bpl.n	8005d8a <_scanf_float+0x322>
 8005d68:	455e      	cmp	r6, fp
 8005d6a:	f67f aebf 	bls.w	8005aec <_scanf_float+0x84>
 8005d6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d72:	463a      	mov	r2, r7
 8005d74:	4640      	mov	r0, r8
 8005d76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d7a:	4798      	blx	r3
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	6123      	str	r3, [r4, #16]
 8005d82:	e7f1      	b.n	8005d68 <_scanf_float+0x300>
 8005d84:	46aa      	mov	sl, r5
 8005d86:	9602      	str	r6, [sp, #8]
 8005d88:	e7df      	b.n	8005d4a <_scanf_float+0x2e2>
 8005d8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005d8e:	6923      	ldr	r3, [r4, #16]
 8005d90:	2965      	cmp	r1, #101	; 0x65
 8005d92:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d96:	f106 35ff 	add.w	r5, r6, #4294967295
 8005d9a:	6123      	str	r3, [r4, #16]
 8005d9c:	d00c      	beq.n	8005db8 <_scanf_float+0x350>
 8005d9e:	2945      	cmp	r1, #69	; 0x45
 8005da0:	d00a      	beq.n	8005db8 <_scanf_float+0x350>
 8005da2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005da6:	463a      	mov	r2, r7
 8005da8:	4640      	mov	r0, r8
 8005daa:	4798      	blx	r3
 8005dac:	6923      	ldr	r3, [r4, #16]
 8005dae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005db2:	3b01      	subs	r3, #1
 8005db4:	1eb5      	subs	r5, r6, #2
 8005db6:	6123      	str	r3, [r4, #16]
 8005db8:	463a      	mov	r2, r7
 8005dba:	4640      	mov	r0, r8
 8005dbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005dc0:	4798      	blx	r3
 8005dc2:	462e      	mov	r6, r5
 8005dc4:	6825      	ldr	r5, [r4, #0]
 8005dc6:	f015 0510 	ands.w	r5, r5, #16
 8005dca:	d155      	bne.n	8005e78 <_scanf_float+0x410>
 8005dcc:	7035      	strb	r5, [r6, #0]
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005dd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dd8:	d11b      	bne.n	8005e12 <_scanf_float+0x3aa>
 8005dda:	9b01      	ldr	r3, [sp, #4]
 8005ddc:	454b      	cmp	r3, r9
 8005dde:	eba3 0209 	sub.w	r2, r3, r9
 8005de2:	d123      	bne.n	8005e2c <_scanf_float+0x3c4>
 8005de4:	2200      	movs	r2, #0
 8005de6:	4659      	mov	r1, fp
 8005de8:	4640      	mov	r0, r8
 8005dea:	f000 fe99 	bl	8006b20 <_strtod_r>
 8005dee:	6822      	ldr	r2, [r4, #0]
 8005df0:	9b03      	ldr	r3, [sp, #12]
 8005df2:	f012 0f02 	tst.w	r2, #2
 8005df6:	4606      	mov	r6, r0
 8005df8:	460f      	mov	r7, r1
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	d021      	beq.n	8005e42 <_scanf_float+0x3da>
 8005dfe:	1d1a      	adds	r2, r3, #4
 8005e00:	9903      	ldr	r1, [sp, #12]
 8005e02:	600a      	str	r2, [r1, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	e9c3 6700 	strd	r6, r7, [r3]
 8005e0a:	68e3      	ldr	r3, [r4, #12]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	60e3      	str	r3, [r4, #12]
 8005e10:	e66d      	b.n	8005aee <_scanf_float+0x86>
 8005e12:	9b04      	ldr	r3, [sp, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d0e5      	beq.n	8005de4 <_scanf_float+0x37c>
 8005e18:	9905      	ldr	r1, [sp, #20]
 8005e1a:	230a      	movs	r3, #10
 8005e1c:	462a      	mov	r2, r5
 8005e1e:	4640      	mov	r0, r8
 8005e20:	3101      	adds	r1, #1
 8005e22:	f000 feff 	bl	8006c24 <_strtol_r>
 8005e26:	9b04      	ldr	r3, [sp, #16]
 8005e28:	9e05      	ldr	r6, [sp, #20]
 8005e2a:	1ac2      	subs	r2, r0, r3
 8005e2c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005e30:	429e      	cmp	r6, r3
 8005e32:	bf28      	it	cs
 8005e34:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005e38:	4630      	mov	r0, r6
 8005e3a:	4910      	ldr	r1, [pc, #64]	; (8005e7c <_scanf_float+0x414>)
 8005e3c:	f000 f826 	bl	8005e8c <siprintf>
 8005e40:	e7d0      	b.n	8005de4 <_scanf_float+0x37c>
 8005e42:	f012 0f04 	tst.w	r2, #4
 8005e46:	f103 0204 	add.w	r2, r3, #4
 8005e4a:	d1d9      	bne.n	8005e00 <_scanf_float+0x398>
 8005e4c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005e50:	f8cc 2000 	str.w	r2, [ip]
 8005e54:	f8d3 8000 	ldr.w	r8, [r3]
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	f7fa fdd6 	bl	8000a0c <__aeabi_dcmpun>
 8005e60:	b128      	cbz	r0, 8005e6e <_scanf_float+0x406>
 8005e62:	4807      	ldr	r0, [pc, #28]	; (8005e80 <_scanf_float+0x418>)
 8005e64:	f000 f80e 	bl	8005e84 <nanf>
 8005e68:	f8c8 0000 	str.w	r0, [r8]
 8005e6c:	e7cd      	b.n	8005e0a <_scanf_float+0x3a2>
 8005e6e:	4630      	mov	r0, r6
 8005e70:	4639      	mov	r1, r7
 8005e72:	f7fa fe29 	bl	8000ac8 <__aeabi_d2f>
 8005e76:	e7f7      	b.n	8005e68 <_scanf_float+0x400>
 8005e78:	2500      	movs	r5, #0
 8005e7a:	e638      	b.n	8005aee <_scanf_float+0x86>
 8005e7c:	08009ae4 	.word	0x08009ae4
 8005e80:	08009ef0 	.word	0x08009ef0

08005e84 <nanf>:
 8005e84:	4800      	ldr	r0, [pc, #0]	; (8005e88 <nanf+0x4>)
 8005e86:	4770      	bx	lr
 8005e88:	7fc00000 	.word	0x7fc00000

08005e8c <siprintf>:
 8005e8c:	b40e      	push	{r1, r2, r3}
 8005e8e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e92:	b500      	push	{lr}
 8005e94:	b09c      	sub	sp, #112	; 0x70
 8005e96:	ab1d      	add	r3, sp, #116	; 0x74
 8005e98:	9002      	str	r0, [sp, #8]
 8005e9a:	9006      	str	r0, [sp, #24]
 8005e9c:	9107      	str	r1, [sp, #28]
 8005e9e:	9104      	str	r1, [sp, #16]
 8005ea0:	4808      	ldr	r0, [pc, #32]	; (8005ec4 <siprintf+0x38>)
 8005ea2:	4909      	ldr	r1, [pc, #36]	; (8005ec8 <siprintf+0x3c>)
 8005ea4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ea8:	9105      	str	r1, [sp, #20]
 8005eaa:	6800      	ldr	r0, [r0, #0]
 8005eac:	a902      	add	r1, sp, #8
 8005eae:	9301      	str	r3, [sp, #4]
 8005eb0:	f002 fed8 	bl	8008c64 <_svfiprintf_r>
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	9b02      	ldr	r3, [sp, #8]
 8005eb8:	701a      	strb	r2, [r3, #0]
 8005eba:	b01c      	add	sp, #112	; 0x70
 8005ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ec0:	b003      	add	sp, #12
 8005ec2:	4770      	bx	lr
 8005ec4:	2000000c 	.word	0x2000000c
 8005ec8:	ffff0208 	.word	0xffff0208

08005ecc <strcpy>:
 8005ecc:	4603      	mov	r3, r0
 8005ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ed2:	f803 2b01 	strb.w	r2, [r3], #1
 8005ed6:	2a00      	cmp	r2, #0
 8005ed8:	d1f9      	bne.n	8005ece <strcpy+0x2>
 8005eda:	4770      	bx	lr

08005edc <strstr>:
 8005edc:	780a      	ldrb	r2, [r1, #0]
 8005ede:	b570      	push	{r4, r5, r6, lr}
 8005ee0:	b96a      	cbnz	r2, 8005efe <strstr+0x22>
 8005ee2:	bd70      	pop	{r4, r5, r6, pc}
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d109      	bne.n	8005efc <strstr+0x20>
 8005ee8:	460c      	mov	r4, r1
 8005eea:	4605      	mov	r5, r0
 8005eec:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0f6      	beq.n	8005ee2 <strstr+0x6>
 8005ef4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005ef8:	429e      	cmp	r6, r3
 8005efa:	d0f7      	beq.n	8005eec <strstr+0x10>
 8005efc:	3001      	adds	r0, #1
 8005efe:	7803      	ldrb	r3, [r0, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1ef      	bne.n	8005ee4 <strstr+0x8>
 8005f04:	4618      	mov	r0, r3
 8005f06:	e7ec      	b.n	8005ee2 <strstr+0x6>

08005f08 <sulp>:
 8005f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f0c:	460f      	mov	r7, r1
 8005f0e:	4690      	mov	r8, r2
 8005f10:	f002 fc14 	bl	800873c <__ulp>
 8005f14:	4604      	mov	r4, r0
 8005f16:	460d      	mov	r5, r1
 8005f18:	f1b8 0f00 	cmp.w	r8, #0
 8005f1c:	d011      	beq.n	8005f42 <sulp+0x3a>
 8005f1e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005f22:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	dd0b      	ble.n	8005f42 <sulp+0x3a>
 8005f2a:	2400      	movs	r4, #0
 8005f2c:	051b      	lsls	r3, r3, #20
 8005f2e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005f32:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005f36:	4622      	mov	r2, r4
 8005f38:	462b      	mov	r3, r5
 8005f3a:	f7fa facd 	bl	80004d8 <__aeabi_dmul>
 8005f3e:	4604      	mov	r4, r0
 8005f40:	460d      	mov	r5, r1
 8005f42:	4620      	mov	r0, r4
 8005f44:	4629      	mov	r1, r5
 8005f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f4a:	0000      	movs	r0, r0
 8005f4c:	0000      	movs	r0, r0
	...

08005f50 <_strtod_l>:
 8005f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	469b      	mov	fp, r3
 8005f56:	2300      	movs	r3, #0
 8005f58:	b09f      	sub	sp, #124	; 0x7c
 8005f5a:	931a      	str	r3, [sp, #104]	; 0x68
 8005f5c:	4b9e      	ldr	r3, [pc, #632]	; (80061d8 <_strtod_l+0x288>)
 8005f5e:	4682      	mov	sl, r0
 8005f60:	681f      	ldr	r7, [r3, #0]
 8005f62:	460e      	mov	r6, r1
 8005f64:	4638      	mov	r0, r7
 8005f66:	9215      	str	r2, [sp, #84]	; 0x54
 8005f68:	f7fa f8f2 	bl	8000150 <strlen>
 8005f6c:	f04f 0800 	mov.w	r8, #0
 8005f70:	4604      	mov	r4, r0
 8005f72:	f04f 0900 	mov.w	r9, #0
 8005f76:	9619      	str	r6, [sp, #100]	; 0x64
 8005f78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005f7a:	781a      	ldrb	r2, [r3, #0]
 8005f7c:	2a2b      	cmp	r2, #43	; 0x2b
 8005f7e:	d04c      	beq.n	800601a <_strtod_l+0xca>
 8005f80:	d83a      	bhi.n	8005ff8 <_strtod_l+0xa8>
 8005f82:	2a0d      	cmp	r2, #13
 8005f84:	d833      	bhi.n	8005fee <_strtod_l+0x9e>
 8005f86:	2a08      	cmp	r2, #8
 8005f88:	d833      	bhi.n	8005ff2 <_strtod_l+0xa2>
 8005f8a:	2a00      	cmp	r2, #0
 8005f8c:	d03d      	beq.n	800600a <_strtod_l+0xba>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	930a      	str	r3, [sp, #40]	; 0x28
 8005f92:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005f94:	782b      	ldrb	r3, [r5, #0]
 8005f96:	2b30      	cmp	r3, #48	; 0x30
 8005f98:	f040 80aa 	bne.w	80060f0 <_strtod_l+0x1a0>
 8005f9c:	786b      	ldrb	r3, [r5, #1]
 8005f9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005fa2:	2b58      	cmp	r3, #88	; 0x58
 8005fa4:	d166      	bne.n	8006074 <_strtod_l+0x124>
 8005fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa8:	4650      	mov	r0, sl
 8005faa:	9301      	str	r3, [sp, #4]
 8005fac:	ab1a      	add	r3, sp, #104	; 0x68
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	4a8a      	ldr	r2, [pc, #552]	; (80061dc <_strtod_l+0x28c>)
 8005fb2:	f8cd b008 	str.w	fp, [sp, #8]
 8005fb6:	ab1b      	add	r3, sp, #108	; 0x6c
 8005fb8:	a919      	add	r1, sp, #100	; 0x64
 8005fba:	f001 fd17 	bl	80079ec <__gethex>
 8005fbe:	f010 0607 	ands.w	r6, r0, #7
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	d005      	beq.n	8005fd2 <_strtod_l+0x82>
 8005fc6:	2e06      	cmp	r6, #6
 8005fc8:	d129      	bne.n	800601e <_strtod_l+0xce>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	3501      	adds	r5, #1
 8005fce:	9519      	str	r5, [sp, #100]	; 0x64
 8005fd0:	930a      	str	r3, [sp, #40]	; 0x28
 8005fd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	f040 858a 	bne.w	8006aee <_strtod_l+0xb9e>
 8005fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fdc:	b1d3      	cbz	r3, 8006014 <_strtod_l+0xc4>
 8005fde:	4642      	mov	r2, r8
 8005fe0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005fe4:	4610      	mov	r0, r2
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	b01f      	add	sp, #124	; 0x7c
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fee:	2a20      	cmp	r2, #32
 8005ff0:	d1cd      	bne.n	8005f8e <_strtod_l+0x3e>
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	9319      	str	r3, [sp, #100]	; 0x64
 8005ff6:	e7bf      	b.n	8005f78 <_strtod_l+0x28>
 8005ff8:	2a2d      	cmp	r2, #45	; 0x2d
 8005ffa:	d1c8      	bne.n	8005f8e <_strtod_l+0x3e>
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	920a      	str	r2, [sp, #40]	; 0x28
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	9219      	str	r2, [sp, #100]	; 0x64
 8006004:	785b      	ldrb	r3, [r3, #1]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1c3      	bne.n	8005f92 <_strtod_l+0x42>
 800600a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800600c:	9619      	str	r6, [sp, #100]	; 0x64
 800600e:	2b00      	cmp	r3, #0
 8006010:	f040 856b 	bne.w	8006aea <_strtod_l+0xb9a>
 8006014:	4642      	mov	r2, r8
 8006016:	464b      	mov	r3, r9
 8006018:	e7e4      	b.n	8005fe4 <_strtod_l+0x94>
 800601a:	2200      	movs	r2, #0
 800601c:	e7ef      	b.n	8005ffe <_strtod_l+0xae>
 800601e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006020:	b13a      	cbz	r2, 8006032 <_strtod_l+0xe2>
 8006022:	2135      	movs	r1, #53	; 0x35
 8006024:	a81c      	add	r0, sp, #112	; 0x70
 8006026:	f002 fc8d 	bl	8008944 <__copybits>
 800602a:	4650      	mov	r0, sl
 800602c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800602e:	f002 f855 	bl	80080dc <_Bfree>
 8006032:	3e01      	subs	r6, #1
 8006034:	2e04      	cmp	r6, #4
 8006036:	d806      	bhi.n	8006046 <_strtod_l+0xf6>
 8006038:	e8df f006 	tbb	[pc, r6]
 800603c:	1714030a 	.word	0x1714030a
 8006040:	0a          	.byte	0x0a
 8006041:	00          	.byte	0x00
 8006042:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006046:	0721      	lsls	r1, r4, #28
 8006048:	d5c3      	bpl.n	8005fd2 <_strtod_l+0x82>
 800604a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800604e:	e7c0      	b.n	8005fd2 <_strtod_l+0x82>
 8006050:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006052:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8006056:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800605a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800605e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006062:	e7f0      	b.n	8006046 <_strtod_l+0xf6>
 8006064:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80061e0 <_strtod_l+0x290>
 8006068:	e7ed      	b.n	8006046 <_strtod_l+0xf6>
 800606a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800606e:	f04f 38ff 	mov.w	r8, #4294967295
 8006072:	e7e8      	b.n	8006046 <_strtod_l+0xf6>
 8006074:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006076:	1c5a      	adds	r2, r3, #1
 8006078:	9219      	str	r2, [sp, #100]	; 0x64
 800607a:	785b      	ldrb	r3, [r3, #1]
 800607c:	2b30      	cmp	r3, #48	; 0x30
 800607e:	d0f9      	beq.n	8006074 <_strtod_l+0x124>
 8006080:	2b00      	cmp	r3, #0
 8006082:	d0a6      	beq.n	8005fd2 <_strtod_l+0x82>
 8006084:	2301      	movs	r3, #1
 8006086:	9307      	str	r3, [sp, #28]
 8006088:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800608a:	220a      	movs	r2, #10
 800608c:	9308      	str	r3, [sp, #32]
 800608e:	2300      	movs	r3, #0
 8006090:	469b      	mov	fp, r3
 8006092:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006096:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006098:	7805      	ldrb	r5, [r0, #0]
 800609a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800609e:	b2d9      	uxtb	r1, r3
 80060a0:	2909      	cmp	r1, #9
 80060a2:	d927      	bls.n	80060f4 <_strtod_l+0x1a4>
 80060a4:	4622      	mov	r2, r4
 80060a6:	4639      	mov	r1, r7
 80060a8:	f002 fef2 	bl	8008e90 <strncmp>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d033      	beq.n	8006118 <_strtod_l+0x1c8>
 80060b0:	2000      	movs	r0, #0
 80060b2:	462a      	mov	r2, r5
 80060b4:	465c      	mov	r4, fp
 80060b6:	4603      	mov	r3, r0
 80060b8:	9004      	str	r0, [sp, #16]
 80060ba:	2a65      	cmp	r2, #101	; 0x65
 80060bc:	d001      	beq.n	80060c2 <_strtod_l+0x172>
 80060be:	2a45      	cmp	r2, #69	; 0x45
 80060c0:	d114      	bne.n	80060ec <_strtod_l+0x19c>
 80060c2:	b91c      	cbnz	r4, 80060cc <_strtod_l+0x17c>
 80060c4:	9a07      	ldr	r2, [sp, #28]
 80060c6:	4302      	orrs	r2, r0
 80060c8:	d09f      	beq.n	800600a <_strtod_l+0xba>
 80060ca:	2400      	movs	r4, #0
 80060cc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80060ce:	1c72      	adds	r2, r6, #1
 80060d0:	9219      	str	r2, [sp, #100]	; 0x64
 80060d2:	7872      	ldrb	r2, [r6, #1]
 80060d4:	2a2b      	cmp	r2, #43	; 0x2b
 80060d6:	d079      	beq.n	80061cc <_strtod_l+0x27c>
 80060d8:	2a2d      	cmp	r2, #45	; 0x2d
 80060da:	f000 8083 	beq.w	80061e4 <_strtod_l+0x294>
 80060de:	2700      	movs	r7, #0
 80060e0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80060e4:	2909      	cmp	r1, #9
 80060e6:	f240 8083 	bls.w	80061f0 <_strtod_l+0x2a0>
 80060ea:	9619      	str	r6, [sp, #100]	; 0x64
 80060ec:	2500      	movs	r5, #0
 80060ee:	e09f      	b.n	8006230 <_strtod_l+0x2e0>
 80060f0:	2300      	movs	r3, #0
 80060f2:	e7c8      	b.n	8006086 <_strtod_l+0x136>
 80060f4:	f1bb 0f08 	cmp.w	fp, #8
 80060f8:	bfd5      	itete	le
 80060fa:	9906      	ldrle	r1, [sp, #24]
 80060fc:	9905      	ldrgt	r1, [sp, #20]
 80060fe:	fb02 3301 	mlale	r3, r2, r1, r3
 8006102:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006106:	f100 0001 	add.w	r0, r0, #1
 800610a:	bfd4      	ite	le
 800610c:	9306      	strle	r3, [sp, #24]
 800610e:	9305      	strgt	r3, [sp, #20]
 8006110:	f10b 0b01 	add.w	fp, fp, #1
 8006114:	9019      	str	r0, [sp, #100]	; 0x64
 8006116:	e7be      	b.n	8006096 <_strtod_l+0x146>
 8006118:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800611a:	191a      	adds	r2, r3, r4
 800611c:	9219      	str	r2, [sp, #100]	; 0x64
 800611e:	5d1a      	ldrb	r2, [r3, r4]
 8006120:	f1bb 0f00 	cmp.w	fp, #0
 8006124:	d036      	beq.n	8006194 <_strtod_l+0x244>
 8006126:	465c      	mov	r4, fp
 8006128:	9004      	str	r0, [sp, #16]
 800612a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800612e:	2b09      	cmp	r3, #9
 8006130:	d912      	bls.n	8006158 <_strtod_l+0x208>
 8006132:	2301      	movs	r3, #1
 8006134:	e7c1      	b.n	80060ba <_strtod_l+0x16a>
 8006136:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006138:	3001      	adds	r0, #1
 800613a:	1c5a      	adds	r2, r3, #1
 800613c:	9219      	str	r2, [sp, #100]	; 0x64
 800613e:	785a      	ldrb	r2, [r3, #1]
 8006140:	2a30      	cmp	r2, #48	; 0x30
 8006142:	d0f8      	beq.n	8006136 <_strtod_l+0x1e6>
 8006144:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006148:	2b08      	cmp	r3, #8
 800614a:	f200 84d5 	bhi.w	8006af8 <_strtod_l+0xba8>
 800614e:	9004      	str	r0, [sp, #16]
 8006150:	2000      	movs	r0, #0
 8006152:	4604      	mov	r4, r0
 8006154:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006156:	9308      	str	r3, [sp, #32]
 8006158:	3a30      	subs	r2, #48	; 0x30
 800615a:	f100 0301 	add.w	r3, r0, #1
 800615e:	d013      	beq.n	8006188 <_strtod_l+0x238>
 8006160:	9904      	ldr	r1, [sp, #16]
 8006162:	1905      	adds	r5, r0, r4
 8006164:	4419      	add	r1, r3
 8006166:	9104      	str	r1, [sp, #16]
 8006168:	4623      	mov	r3, r4
 800616a:	210a      	movs	r1, #10
 800616c:	42ab      	cmp	r3, r5
 800616e:	d113      	bne.n	8006198 <_strtod_l+0x248>
 8006170:	1823      	adds	r3, r4, r0
 8006172:	2b08      	cmp	r3, #8
 8006174:	f104 0401 	add.w	r4, r4, #1
 8006178:	4404      	add	r4, r0
 800617a:	dc1b      	bgt.n	80061b4 <_strtod_l+0x264>
 800617c:	230a      	movs	r3, #10
 800617e:	9906      	ldr	r1, [sp, #24]
 8006180:	fb03 2301 	mla	r3, r3, r1, r2
 8006184:	9306      	str	r3, [sp, #24]
 8006186:	2300      	movs	r3, #0
 8006188:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800618a:	4618      	mov	r0, r3
 800618c:	1c51      	adds	r1, r2, #1
 800618e:	9119      	str	r1, [sp, #100]	; 0x64
 8006190:	7852      	ldrb	r2, [r2, #1]
 8006192:	e7ca      	b.n	800612a <_strtod_l+0x1da>
 8006194:	4658      	mov	r0, fp
 8006196:	e7d3      	b.n	8006140 <_strtod_l+0x1f0>
 8006198:	2b08      	cmp	r3, #8
 800619a:	dc04      	bgt.n	80061a6 <_strtod_l+0x256>
 800619c:	9f06      	ldr	r7, [sp, #24]
 800619e:	434f      	muls	r7, r1
 80061a0:	9706      	str	r7, [sp, #24]
 80061a2:	3301      	adds	r3, #1
 80061a4:	e7e2      	b.n	800616c <_strtod_l+0x21c>
 80061a6:	1c5f      	adds	r7, r3, #1
 80061a8:	2f10      	cmp	r7, #16
 80061aa:	bfde      	ittt	le
 80061ac:	9f05      	ldrle	r7, [sp, #20]
 80061ae:	434f      	mulle	r7, r1
 80061b0:	9705      	strle	r7, [sp, #20]
 80061b2:	e7f6      	b.n	80061a2 <_strtod_l+0x252>
 80061b4:	2c10      	cmp	r4, #16
 80061b6:	bfdf      	itttt	le
 80061b8:	230a      	movle	r3, #10
 80061ba:	9905      	ldrle	r1, [sp, #20]
 80061bc:	fb03 2301 	mlale	r3, r3, r1, r2
 80061c0:	9305      	strle	r3, [sp, #20]
 80061c2:	e7e0      	b.n	8006186 <_strtod_l+0x236>
 80061c4:	2300      	movs	r3, #0
 80061c6:	9304      	str	r3, [sp, #16]
 80061c8:	2301      	movs	r3, #1
 80061ca:	e77b      	b.n	80060c4 <_strtod_l+0x174>
 80061cc:	2700      	movs	r7, #0
 80061ce:	1cb2      	adds	r2, r6, #2
 80061d0:	9219      	str	r2, [sp, #100]	; 0x64
 80061d2:	78b2      	ldrb	r2, [r6, #2]
 80061d4:	e784      	b.n	80060e0 <_strtod_l+0x190>
 80061d6:	bf00      	nop
 80061d8:	08009d38 	.word	0x08009d38
 80061dc:	08009aec 	.word	0x08009aec
 80061e0:	7ff00000 	.word	0x7ff00000
 80061e4:	2701      	movs	r7, #1
 80061e6:	e7f2      	b.n	80061ce <_strtod_l+0x27e>
 80061e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80061ea:	1c51      	adds	r1, r2, #1
 80061ec:	9119      	str	r1, [sp, #100]	; 0x64
 80061ee:	7852      	ldrb	r2, [r2, #1]
 80061f0:	2a30      	cmp	r2, #48	; 0x30
 80061f2:	d0f9      	beq.n	80061e8 <_strtod_l+0x298>
 80061f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80061f8:	2908      	cmp	r1, #8
 80061fa:	f63f af77 	bhi.w	80060ec <_strtod_l+0x19c>
 80061fe:	f04f 0e0a 	mov.w	lr, #10
 8006202:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006206:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006208:	9209      	str	r2, [sp, #36]	; 0x24
 800620a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800620c:	1c51      	adds	r1, r2, #1
 800620e:	9119      	str	r1, [sp, #100]	; 0x64
 8006210:	7852      	ldrb	r2, [r2, #1]
 8006212:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006216:	2d09      	cmp	r5, #9
 8006218:	d935      	bls.n	8006286 <_strtod_l+0x336>
 800621a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800621c:	1b49      	subs	r1, r1, r5
 800621e:	2908      	cmp	r1, #8
 8006220:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006224:	dc02      	bgt.n	800622c <_strtod_l+0x2dc>
 8006226:	4565      	cmp	r5, ip
 8006228:	bfa8      	it	ge
 800622a:	4665      	movge	r5, ip
 800622c:	b107      	cbz	r7, 8006230 <_strtod_l+0x2e0>
 800622e:	426d      	negs	r5, r5
 8006230:	2c00      	cmp	r4, #0
 8006232:	d14c      	bne.n	80062ce <_strtod_l+0x37e>
 8006234:	9907      	ldr	r1, [sp, #28]
 8006236:	4301      	orrs	r1, r0
 8006238:	f47f aecb 	bne.w	8005fd2 <_strtod_l+0x82>
 800623c:	2b00      	cmp	r3, #0
 800623e:	f47f aee4 	bne.w	800600a <_strtod_l+0xba>
 8006242:	2a69      	cmp	r2, #105	; 0x69
 8006244:	d026      	beq.n	8006294 <_strtod_l+0x344>
 8006246:	dc23      	bgt.n	8006290 <_strtod_l+0x340>
 8006248:	2a49      	cmp	r2, #73	; 0x49
 800624a:	d023      	beq.n	8006294 <_strtod_l+0x344>
 800624c:	2a4e      	cmp	r2, #78	; 0x4e
 800624e:	f47f aedc 	bne.w	800600a <_strtod_l+0xba>
 8006252:	499d      	ldr	r1, [pc, #628]	; (80064c8 <_strtod_l+0x578>)
 8006254:	a819      	add	r0, sp, #100	; 0x64
 8006256:	f001 fe17 	bl	8007e88 <__match>
 800625a:	2800      	cmp	r0, #0
 800625c:	f43f aed5 	beq.w	800600a <_strtod_l+0xba>
 8006260:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	2b28      	cmp	r3, #40	; 0x28
 8006266:	d12c      	bne.n	80062c2 <_strtod_l+0x372>
 8006268:	4998      	ldr	r1, [pc, #608]	; (80064cc <_strtod_l+0x57c>)
 800626a:	aa1c      	add	r2, sp, #112	; 0x70
 800626c:	a819      	add	r0, sp, #100	; 0x64
 800626e:	f001 fe1f 	bl	8007eb0 <__hexnan>
 8006272:	2805      	cmp	r0, #5
 8006274:	d125      	bne.n	80062c2 <_strtod_l+0x372>
 8006276:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006278:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800627c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006280:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006284:	e6a5      	b.n	8005fd2 <_strtod_l+0x82>
 8006286:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800628a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800628e:	e7bc      	b.n	800620a <_strtod_l+0x2ba>
 8006290:	2a6e      	cmp	r2, #110	; 0x6e
 8006292:	e7dc      	b.n	800624e <_strtod_l+0x2fe>
 8006294:	498e      	ldr	r1, [pc, #568]	; (80064d0 <_strtod_l+0x580>)
 8006296:	a819      	add	r0, sp, #100	; 0x64
 8006298:	f001 fdf6 	bl	8007e88 <__match>
 800629c:	2800      	cmp	r0, #0
 800629e:	f43f aeb4 	beq.w	800600a <_strtod_l+0xba>
 80062a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062a4:	498b      	ldr	r1, [pc, #556]	; (80064d4 <_strtod_l+0x584>)
 80062a6:	3b01      	subs	r3, #1
 80062a8:	a819      	add	r0, sp, #100	; 0x64
 80062aa:	9319      	str	r3, [sp, #100]	; 0x64
 80062ac:	f001 fdec 	bl	8007e88 <__match>
 80062b0:	b910      	cbnz	r0, 80062b8 <_strtod_l+0x368>
 80062b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062b4:	3301      	adds	r3, #1
 80062b6:	9319      	str	r3, [sp, #100]	; 0x64
 80062b8:	f04f 0800 	mov.w	r8, #0
 80062bc:	f8df 9218 	ldr.w	r9, [pc, #536]	; 80064d8 <_strtod_l+0x588>
 80062c0:	e687      	b.n	8005fd2 <_strtod_l+0x82>
 80062c2:	4886      	ldr	r0, [pc, #536]	; (80064dc <_strtod_l+0x58c>)
 80062c4:	f002 fdce 	bl	8008e64 <nan>
 80062c8:	4680      	mov	r8, r0
 80062ca:	4689      	mov	r9, r1
 80062cc:	e681      	b.n	8005fd2 <_strtod_l+0x82>
 80062ce:	9b04      	ldr	r3, [sp, #16]
 80062d0:	f1bb 0f00 	cmp.w	fp, #0
 80062d4:	bf08      	it	eq
 80062d6:	46a3      	moveq	fp, r4
 80062d8:	1aeb      	subs	r3, r5, r3
 80062da:	2c10      	cmp	r4, #16
 80062dc:	9806      	ldr	r0, [sp, #24]
 80062de:	4626      	mov	r6, r4
 80062e0:	9307      	str	r3, [sp, #28]
 80062e2:	bfa8      	it	ge
 80062e4:	2610      	movge	r6, #16
 80062e6:	f7fa f87d 	bl	80003e4 <__aeabi_ui2d>
 80062ea:	2c09      	cmp	r4, #9
 80062ec:	4680      	mov	r8, r0
 80062ee:	4689      	mov	r9, r1
 80062f0:	dd13      	ble.n	800631a <_strtod_l+0x3ca>
 80062f2:	4b7b      	ldr	r3, [pc, #492]	; (80064e0 <_strtod_l+0x590>)
 80062f4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80062f8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80062fc:	f7fa f8ec 	bl	80004d8 <__aeabi_dmul>
 8006300:	4680      	mov	r8, r0
 8006302:	9805      	ldr	r0, [sp, #20]
 8006304:	4689      	mov	r9, r1
 8006306:	f7fa f86d 	bl	80003e4 <__aeabi_ui2d>
 800630a:	4602      	mov	r2, r0
 800630c:	460b      	mov	r3, r1
 800630e:	4640      	mov	r0, r8
 8006310:	4649      	mov	r1, r9
 8006312:	f7f9 ff2b 	bl	800016c <__adddf3>
 8006316:	4680      	mov	r8, r0
 8006318:	4689      	mov	r9, r1
 800631a:	2c0f      	cmp	r4, #15
 800631c:	dc36      	bgt.n	800638c <_strtod_l+0x43c>
 800631e:	9b07      	ldr	r3, [sp, #28]
 8006320:	2b00      	cmp	r3, #0
 8006322:	f43f ae56 	beq.w	8005fd2 <_strtod_l+0x82>
 8006326:	dd22      	ble.n	800636e <_strtod_l+0x41e>
 8006328:	2b16      	cmp	r3, #22
 800632a:	dc09      	bgt.n	8006340 <_strtod_l+0x3f0>
 800632c:	496c      	ldr	r1, [pc, #432]	; (80064e0 <_strtod_l+0x590>)
 800632e:	4642      	mov	r2, r8
 8006330:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006334:	464b      	mov	r3, r9
 8006336:	e9d1 0100 	ldrd	r0, r1, [r1]
 800633a:	f7fa f8cd 	bl	80004d8 <__aeabi_dmul>
 800633e:	e7c3      	b.n	80062c8 <_strtod_l+0x378>
 8006340:	9a07      	ldr	r2, [sp, #28]
 8006342:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006346:	4293      	cmp	r3, r2
 8006348:	db20      	blt.n	800638c <_strtod_l+0x43c>
 800634a:	4d65      	ldr	r5, [pc, #404]	; (80064e0 <_strtod_l+0x590>)
 800634c:	f1c4 040f 	rsb	r4, r4, #15
 8006350:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006354:	4642      	mov	r2, r8
 8006356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800635a:	464b      	mov	r3, r9
 800635c:	f7fa f8bc 	bl	80004d8 <__aeabi_dmul>
 8006360:	9b07      	ldr	r3, [sp, #28]
 8006362:	1b1c      	subs	r4, r3, r4
 8006364:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800636c:	e7e5      	b.n	800633a <_strtod_l+0x3ea>
 800636e:	9b07      	ldr	r3, [sp, #28]
 8006370:	3316      	adds	r3, #22
 8006372:	db0b      	blt.n	800638c <_strtod_l+0x43c>
 8006374:	9b04      	ldr	r3, [sp, #16]
 8006376:	4640      	mov	r0, r8
 8006378:	1b5d      	subs	r5, r3, r5
 800637a:	4b59      	ldr	r3, [pc, #356]	; (80064e0 <_strtod_l+0x590>)
 800637c:	4649      	mov	r1, r9
 800637e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006382:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006386:	f7fa f9d1 	bl	800072c <__aeabi_ddiv>
 800638a:	e79d      	b.n	80062c8 <_strtod_l+0x378>
 800638c:	9b07      	ldr	r3, [sp, #28]
 800638e:	1ba6      	subs	r6, r4, r6
 8006390:	441e      	add	r6, r3
 8006392:	2e00      	cmp	r6, #0
 8006394:	dd74      	ble.n	8006480 <_strtod_l+0x530>
 8006396:	f016 030f 	ands.w	r3, r6, #15
 800639a:	d00a      	beq.n	80063b2 <_strtod_l+0x462>
 800639c:	4950      	ldr	r1, [pc, #320]	; (80064e0 <_strtod_l+0x590>)
 800639e:	4642      	mov	r2, r8
 80063a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80063a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063a8:	464b      	mov	r3, r9
 80063aa:	f7fa f895 	bl	80004d8 <__aeabi_dmul>
 80063ae:	4680      	mov	r8, r0
 80063b0:	4689      	mov	r9, r1
 80063b2:	f036 060f 	bics.w	r6, r6, #15
 80063b6:	d052      	beq.n	800645e <_strtod_l+0x50e>
 80063b8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80063bc:	dd27      	ble.n	800640e <_strtod_l+0x4be>
 80063be:	f04f 0b00 	mov.w	fp, #0
 80063c2:	f8cd b010 	str.w	fp, [sp, #16]
 80063c6:	f8cd b020 	str.w	fp, [sp, #32]
 80063ca:	f8cd b018 	str.w	fp, [sp, #24]
 80063ce:	2322      	movs	r3, #34	; 0x22
 80063d0:	f04f 0800 	mov.w	r8, #0
 80063d4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80064d8 <_strtod_l+0x588>
 80063d8:	f8ca 3000 	str.w	r3, [sl]
 80063dc:	9b08      	ldr	r3, [sp, #32]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	f43f adf7 	beq.w	8005fd2 <_strtod_l+0x82>
 80063e4:	4650      	mov	r0, sl
 80063e6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80063e8:	f001 fe78 	bl	80080dc <_Bfree>
 80063ec:	4650      	mov	r0, sl
 80063ee:	9906      	ldr	r1, [sp, #24]
 80063f0:	f001 fe74 	bl	80080dc <_Bfree>
 80063f4:	4650      	mov	r0, sl
 80063f6:	9904      	ldr	r1, [sp, #16]
 80063f8:	f001 fe70 	bl	80080dc <_Bfree>
 80063fc:	4650      	mov	r0, sl
 80063fe:	9908      	ldr	r1, [sp, #32]
 8006400:	f001 fe6c 	bl	80080dc <_Bfree>
 8006404:	4659      	mov	r1, fp
 8006406:	4650      	mov	r0, sl
 8006408:	f001 fe68 	bl	80080dc <_Bfree>
 800640c:	e5e1      	b.n	8005fd2 <_strtod_l+0x82>
 800640e:	4b35      	ldr	r3, [pc, #212]	; (80064e4 <_strtod_l+0x594>)
 8006410:	4640      	mov	r0, r8
 8006412:	9305      	str	r3, [sp, #20]
 8006414:	2300      	movs	r3, #0
 8006416:	4649      	mov	r1, r9
 8006418:	461f      	mov	r7, r3
 800641a:	1136      	asrs	r6, r6, #4
 800641c:	2e01      	cmp	r6, #1
 800641e:	dc21      	bgt.n	8006464 <_strtod_l+0x514>
 8006420:	b10b      	cbz	r3, 8006426 <_strtod_l+0x4d6>
 8006422:	4680      	mov	r8, r0
 8006424:	4689      	mov	r9, r1
 8006426:	4b2f      	ldr	r3, [pc, #188]	; (80064e4 <_strtod_l+0x594>)
 8006428:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800642c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006430:	4642      	mov	r2, r8
 8006432:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006436:	464b      	mov	r3, r9
 8006438:	f7fa f84e 	bl	80004d8 <__aeabi_dmul>
 800643c:	4b26      	ldr	r3, [pc, #152]	; (80064d8 <_strtod_l+0x588>)
 800643e:	460a      	mov	r2, r1
 8006440:	400b      	ands	r3, r1
 8006442:	4929      	ldr	r1, [pc, #164]	; (80064e8 <_strtod_l+0x598>)
 8006444:	4680      	mov	r8, r0
 8006446:	428b      	cmp	r3, r1
 8006448:	d8b9      	bhi.n	80063be <_strtod_l+0x46e>
 800644a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800644e:	428b      	cmp	r3, r1
 8006450:	bf86      	itte	hi
 8006452:	f04f 38ff 	movhi.w	r8, #4294967295
 8006456:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80064ec <_strtod_l+0x59c>
 800645a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800645e:	2300      	movs	r3, #0
 8006460:	9305      	str	r3, [sp, #20]
 8006462:	e07f      	b.n	8006564 <_strtod_l+0x614>
 8006464:	07f2      	lsls	r2, r6, #31
 8006466:	d505      	bpl.n	8006474 <_strtod_l+0x524>
 8006468:	9b05      	ldr	r3, [sp, #20]
 800646a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646e:	f7fa f833 	bl	80004d8 <__aeabi_dmul>
 8006472:	2301      	movs	r3, #1
 8006474:	9a05      	ldr	r2, [sp, #20]
 8006476:	3701      	adds	r7, #1
 8006478:	3208      	adds	r2, #8
 800647a:	1076      	asrs	r6, r6, #1
 800647c:	9205      	str	r2, [sp, #20]
 800647e:	e7cd      	b.n	800641c <_strtod_l+0x4cc>
 8006480:	d0ed      	beq.n	800645e <_strtod_l+0x50e>
 8006482:	4276      	negs	r6, r6
 8006484:	f016 020f 	ands.w	r2, r6, #15
 8006488:	d00a      	beq.n	80064a0 <_strtod_l+0x550>
 800648a:	4b15      	ldr	r3, [pc, #84]	; (80064e0 <_strtod_l+0x590>)
 800648c:	4640      	mov	r0, r8
 800648e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006492:	4649      	mov	r1, r9
 8006494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006498:	f7fa f948 	bl	800072c <__aeabi_ddiv>
 800649c:	4680      	mov	r8, r0
 800649e:	4689      	mov	r9, r1
 80064a0:	1136      	asrs	r6, r6, #4
 80064a2:	d0dc      	beq.n	800645e <_strtod_l+0x50e>
 80064a4:	2e1f      	cmp	r6, #31
 80064a6:	dd23      	ble.n	80064f0 <_strtod_l+0x5a0>
 80064a8:	f04f 0b00 	mov.w	fp, #0
 80064ac:	f8cd b010 	str.w	fp, [sp, #16]
 80064b0:	f8cd b020 	str.w	fp, [sp, #32]
 80064b4:	f8cd b018 	str.w	fp, [sp, #24]
 80064b8:	2322      	movs	r3, #34	; 0x22
 80064ba:	f04f 0800 	mov.w	r8, #0
 80064be:	f04f 0900 	mov.w	r9, #0
 80064c2:	f8ca 3000 	str.w	r3, [sl]
 80064c6:	e789      	b.n	80063dc <_strtod_l+0x48c>
 80064c8:	08009abd 	.word	0x08009abd
 80064cc:	08009b00 	.word	0x08009b00
 80064d0:	08009ab5 	.word	0x08009ab5
 80064d4:	08009c44 	.word	0x08009c44
 80064d8:	7ff00000 	.word	0x7ff00000
 80064dc:	08009ef0 	.word	0x08009ef0
 80064e0:	08009dd0 	.word	0x08009dd0
 80064e4:	08009da8 	.word	0x08009da8
 80064e8:	7ca00000 	.word	0x7ca00000
 80064ec:	7fefffff 	.word	0x7fefffff
 80064f0:	f016 0310 	ands.w	r3, r6, #16
 80064f4:	bf18      	it	ne
 80064f6:	236a      	movne	r3, #106	; 0x6a
 80064f8:	4640      	mov	r0, r8
 80064fa:	9305      	str	r3, [sp, #20]
 80064fc:	4649      	mov	r1, r9
 80064fe:	2300      	movs	r3, #0
 8006500:	4fb0      	ldr	r7, [pc, #704]	; (80067c4 <_strtod_l+0x874>)
 8006502:	07f2      	lsls	r2, r6, #31
 8006504:	d504      	bpl.n	8006510 <_strtod_l+0x5c0>
 8006506:	e9d7 2300 	ldrd	r2, r3, [r7]
 800650a:	f7f9 ffe5 	bl	80004d8 <__aeabi_dmul>
 800650e:	2301      	movs	r3, #1
 8006510:	1076      	asrs	r6, r6, #1
 8006512:	f107 0708 	add.w	r7, r7, #8
 8006516:	d1f4      	bne.n	8006502 <_strtod_l+0x5b2>
 8006518:	b10b      	cbz	r3, 800651e <_strtod_l+0x5ce>
 800651a:	4680      	mov	r8, r0
 800651c:	4689      	mov	r9, r1
 800651e:	9b05      	ldr	r3, [sp, #20]
 8006520:	b1c3      	cbz	r3, 8006554 <_strtod_l+0x604>
 8006522:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006526:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800652a:	2b00      	cmp	r3, #0
 800652c:	4649      	mov	r1, r9
 800652e:	dd11      	ble.n	8006554 <_strtod_l+0x604>
 8006530:	2b1f      	cmp	r3, #31
 8006532:	f340 8127 	ble.w	8006784 <_strtod_l+0x834>
 8006536:	2b34      	cmp	r3, #52	; 0x34
 8006538:	bfd8      	it	le
 800653a:	f04f 33ff 	movle.w	r3, #4294967295
 800653e:	f04f 0800 	mov.w	r8, #0
 8006542:	bfcf      	iteee	gt
 8006544:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006548:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800654c:	fa03 f202 	lslle.w	r2, r3, r2
 8006550:	ea02 0901 	andle.w	r9, r2, r1
 8006554:	2200      	movs	r2, #0
 8006556:	2300      	movs	r3, #0
 8006558:	4640      	mov	r0, r8
 800655a:	4649      	mov	r1, r9
 800655c:	f7fa fa24 	bl	80009a8 <__aeabi_dcmpeq>
 8006560:	2800      	cmp	r0, #0
 8006562:	d1a1      	bne.n	80064a8 <_strtod_l+0x558>
 8006564:	9b06      	ldr	r3, [sp, #24]
 8006566:	465a      	mov	r2, fp
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	4650      	mov	r0, sl
 800656c:	4623      	mov	r3, r4
 800656e:	9908      	ldr	r1, [sp, #32]
 8006570:	f001 fe1c 	bl	80081ac <__s2b>
 8006574:	9008      	str	r0, [sp, #32]
 8006576:	2800      	cmp	r0, #0
 8006578:	f43f af21 	beq.w	80063be <_strtod_l+0x46e>
 800657c:	9b04      	ldr	r3, [sp, #16]
 800657e:	f04f 0b00 	mov.w	fp, #0
 8006582:	1b5d      	subs	r5, r3, r5
 8006584:	9b07      	ldr	r3, [sp, #28]
 8006586:	f8cd b010 	str.w	fp, [sp, #16]
 800658a:	2b00      	cmp	r3, #0
 800658c:	bfb4      	ite	lt
 800658e:	462b      	movlt	r3, r5
 8006590:	2300      	movge	r3, #0
 8006592:	930e      	str	r3, [sp, #56]	; 0x38
 8006594:	9b07      	ldr	r3, [sp, #28]
 8006596:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800659a:	9314      	str	r3, [sp, #80]	; 0x50
 800659c:	9b08      	ldr	r3, [sp, #32]
 800659e:	4650      	mov	r0, sl
 80065a0:	6859      	ldr	r1, [r3, #4]
 80065a2:	f001 fd5b 	bl	800805c <_Balloc>
 80065a6:	9006      	str	r0, [sp, #24]
 80065a8:	2800      	cmp	r0, #0
 80065aa:	f43f af10 	beq.w	80063ce <_strtod_l+0x47e>
 80065ae:	9b08      	ldr	r3, [sp, #32]
 80065b0:	300c      	adds	r0, #12
 80065b2:	691a      	ldr	r2, [r3, #16]
 80065b4:	f103 010c 	add.w	r1, r3, #12
 80065b8:	3202      	adds	r2, #2
 80065ba:	0092      	lsls	r2, r2, #2
 80065bc:	f001 fd40 	bl	8008040 <memcpy>
 80065c0:	ab1c      	add	r3, sp, #112	; 0x70
 80065c2:	9301      	str	r3, [sp, #4]
 80065c4:	ab1b      	add	r3, sp, #108	; 0x6c
 80065c6:	9300      	str	r3, [sp, #0]
 80065c8:	4642      	mov	r2, r8
 80065ca:	464b      	mov	r3, r9
 80065cc:	4650      	mov	r0, sl
 80065ce:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80065d2:	f002 f92d 	bl	8008830 <__d2b>
 80065d6:	901a      	str	r0, [sp, #104]	; 0x68
 80065d8:	2800      	cmp	r0, #0
 80065da:	f43f aef8 	beq.w	80063ce <_strtod_l+0x47e>
 80065de:	2101      	movs	r1, #1
 80065e0:	4650      	mov	r0, sl
 80065e2:	f001 fe7b 	bl	80082dc <__i2b>
 80065e6:	4603      	mov	r3, r0
 80065e8:	9004      	str	r0, [sp, #16]
 80065ea:	2800      	cmp	r0, #0
 80065ec:	f43f aeef 	beq.w	80063ce <_strtod_l+0x47e>
 80065f0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80065f2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80065f4:	2d00      	cmp	r5, #0
 80065f6:	bfab      	itete	ge
 80065f8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80065fa:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80065fc:	18ee      	addge	r6, r5, r3
 80065fe:	1b5c      	sublt	r4, r3, r5
 8006600:	9b05      	ldr	r3, [sp, #20]
 8006602:	bfa8      	it	ge
 8006604:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8006606:	eba5 0503 	sub.w	r5, r5, r3
 800660a:	4415      	add	r5, r2
 800660c:	4b6e      	ldr	r3, [pc, #440]	; (80067c8 <_strtod_l+0x878>)
 800660e:	f105 35ff 	add.w	r5, r5, #4294967295
 8006612:	bfb8      	it	lt
 8006614:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006616:	429d      	cmp	r5, r3
 8006618:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800661c:	f280 80c4 	bge.w	80067a8 <_strtod_l+0x858>
 8006620:	1b5b      	subs	r3, r3, r5
 8006622:	2b1f      	cmp	r3, #31
 8006624:	f04f 0701 	mov.w	r7, #1
 8006628:	eba2 0203 	sub.w	r2, r2, r3
 800662c:	f300 80b1 	bgt.w	8006792 <_strtod_l+0x842>
 8006630:	2500      	movs	r5, #0
 8006632:	fa07 f303 	lsl.w	r3, r7, r3
 8006636:	930f      	str	r3, [sp, #60]	; 0x3c
 8006638:	18b7      	adds	r7, r6, r2
 800663a:	9b05      	ldr	r3, [sp, #20]
 800663c:	42be      	cmp	r6, r7
 800663e:	4414      	add	r4, r2
 8006640:	441c      	add	r4, r3
 8006642:	4633      	mov	r3, r6
 8006644:	bfa8      	it	ge
 8006646:	463b      	movge	r3, r7
 8006648:	42a3      	cmp	r3, r4
 800664a:	bfa8      	it	ge
 800664c:	4623      	movge	r3, r4
 800664e:	2b00      	cmp	r3, #0
 8006650:	bfc2      	ittt	gt
 8006652:	1aff      	subgt	r7, r7, r3
 8006654:	1ae4      	subgt	r4, r4, r3
 8006656:	1af6      	subgt	r6, r6, r3
 8006658:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800665a:	2b00      	cmp	r3, #0
 800665c:	dd17      	ble.n	800668e <_strtod_l+0x73e>
 800665e:	461a      	mov	r2, r3
 8006660:	4650      	mov	r0, sl
 8006662:	9904      	ldr	r1, [sp, #16]
 8006664:	f001 fef8 	bl	8008458 <__pow5mult>
 8006668:	9004      	str	r0, [sp, #16]
 800666a:	2800      	cmp	r0, #0
 800666c:	f43f aeaf 	beq.w	80063ce <_strtod_l+0x47e>
 8006670:	4601      	mov	r1, r0
 8006672:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006674:	4650      	mov	r0, sl
 8006676:	f001 fe47 	bl	8008308 <__multiply>
 800667a:	9009      	str	r0, [sp, #36]	; 0x24
 800667c:	2800      	cmp	r0, #0
 800667e:	f43f aea6 	beq.w	80063ce <_strtod_l+0x47e>
 8006682:	4650      	mov	r0, sl
 8006684:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006686:	f001 fd29 	bl	80080dc <_Bfree>
 800668a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800668c:	931a      	str	r3, [sp, #104]	; 0x68
 800668e:	2f00      	cmp	r7, #0
 8006690:	f300 808e 	bgt.w	80067b0 <_strtod_l+0x860>
 8006694:	9b07      	ldr	r3, [sp, #28]
 8006696:	2b00      	cmp	r3, #0
 8006698:	dd08      	ble.n	80066ac <_strtod_l+0x75c>
 800669a:	4650      	mov	r0, sl
 800669c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800669e:	9906      	ldr	r1, [sp, #24]
 80066a0:	f001 feda 	bl	8008458 <__pow5mult>
 80066a4:	9006      	str	r0, [sp, #24]
 80066a6:	2800      	cmp	r0, #0
 80066a8:	f43f ae91 	beq.w	80063ce <_strtod_l+0x47e>
 80066ac:	2c00      	cmp	r4, #0
 80066ae:	dd08      	ble.n	80066c2 <_strtod_l+0x772>
 80066b0:	4622      	mov	r2, r4
 80066b2:	4650      	mov	r0, sl
 80066b4:	9906      	ldr	r1, [sp, #24]
 80066b6:	f001 ff29 	bl	800850c <__lshift>
 80066ba:	9006      	str	r0, [sp, #24]
 80066bc:	2800      	cmp	r0, #0
 80066be:	f43f ae86 	beq.w	80063ce <_strtod_l+0x47e>
 80066c2:	2e00      	cmp	r6, #0
 80066c4:	dd08      	ble.n	80066d8 <_strtod_l+0x788>
 80066c6:	4632      	mov	r2, r6
 80066c8:	4650      	mov	r0, sl
 80066ca:	9904      	ldr	r1, [sp, #16]
 80066cc:	f001 ff1e 	bl	800850c <__lshift>
 80066d0:	9004      	str	r0, [sp, #16]
 80066d2:	2800      	cmp	r0, #0
 80066d4:	f43f ae7b 	beq.w	80063ce <_strtod_l+0x47e>
 80066d8:	4650      	mov	r0, sl
 80066da:	9a06      	ldr	r2, [sp, #24]
 80066dc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80066de:	f001 ffa1 	bl	8008624 <__mdiff>
 80066e2:	4683      	mov	fp, r0
 80066e4:	2800      	cmp	r0, #0
 80066e6:	f43f ae72 	beq.w	80063ce <_strtod_l+0x47e>
 80066ea:	2400      	movs	r4, #0
 80066ec:	68c3      	ldr	r3, [r0, #12]
 80066ee:	9904      	ldr	r1, [sp, #16]
 80066f0:	60c4      	str	r4, [r0, #12]
 80066f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80066f4:	f001 ff7a 	bl	80085ec <__mcmp>
 80066f8:	42a0      	cmp	r0, r4
 80066fa:	da6b      	bge.n	80067d4 <_strtod_l+0x884>
 80066fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066fe:	ea53 0308 	orrs.w	r3, r3, r8
 8006702:	f040 8091 	bne.w	8006828 <_strtod_l+0x8d8>
 8006706:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800670a:	2b00      	cmp	r3, #0
 800670c:	f040 808c 	bne.w	8006828 <_strtod_l+0x8d8>
 8006710:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006714:	0d1b      	lsrs	r3, r3, #20
 8006716:	051b      	lsls	r3, r3, #20
 8006718:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800671c:	f240 8084 	bls.w	8006828 <_strtod_l+0x8d8>
 8006720:	f8db 3014 	ldr.w	r3, [fp, #20]
 8006724:	b91b      	cbnz	r3, 800672e <_strtod_l+0x7de>
 8006726:	f8db 3010 	ldr.w	r3, [fp, #16]
 800672a:	2b01      	cmp	r3, #1
 800672c:	dd7c      	ble.n	8006828 <_strtod_l+0x8d8>
 800672e:	4659      	mov	r1, fp
 8006730:	2201      	movs	r2, #1
 8006732:	4650      	mov	r0, sl
 8006734:	f001 feea 	bl	800850c <__lshift>
 8006738:	9904      	ldr	r1, [sp, #16]
 800673a:	4683      	mov	fp, r0
 800673c:	f001 ff56 	bl	80085ec <__mcmp>
 8006740:	2800      	cmp	r0, #0
 8006742:	dd71      	ble.n	8006828 <_strtod_l+0x8d8>
 8006744:	9905      	ldr	r1, [sp, #20]
 8006746:	464b      	mov	r3, r9
 8006748:	4a20      	ldr	r2, [pc, #128]	; (80067cc <_strtod_l+0x87c>)
 800674a:	2900      	cmp	r1, #0
 800674c:	f000 808c 	beq.w	8006868 <_strtod_l+0x918>
 8006750:	ea02 0109 	and.w	r1, r2, r9
 8006754:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006758:	f300 8086 	bgt.w	8006868 <_strtod_l+0x918>
 800675c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006760:	f77f aeaa 	ble.w	80064b8 <_strtod_l+0x568>
 8006764:	4640      	mov	r0, r8
 8006766:	4649      	mov	r1, r9
 8006768:	4b19      	ldr	r3, [pc, #100]	; (80067d0 <_strtod_l+0x880>)
 800676a:	2200      	movs	r2, #0
 800676c:	f7f9 feb4 	bl	80004d8 <__aeabi_dmul>
 8006770:	460b      	mov	r3, r1
 8006772:	4303      	orrs	r3, r0
 8006774:	bf08      	it	eq
 8006776:	2322      	moveq	r3, #34	; 0x22
 8006778:	4680      	mov	r8, r0
 800677a:	4689      	mov	r9, r1
 800677c:	bf08      	it	eq
 800677e:	f8ca 3000 	streq.w	r3, [sl]
 8006782:	e62f      	b.n	80063e4 <_strtod_l+0x494>
 8006784:	f04f 32ff 	mov.w	r2, #4294967295
 8006788:	fa02 f303 	lsl.w	r3, r2, r3
 800678c:	ea03 0808 	and.w	r8, r3, r8
 8006790:	e6e0      	b.n	8006554 <_strtod_l+0x604>
 8006792:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8006796:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800679a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800679e:	35e2      	adds	r5, #226	; 0xe2
 80067a0:	fa07 f505 	lsl.w	r5, r7, r5
 80067a4:	970f      	str	r7, [sp, #60]	; 0x3c
 80067a6:	e747      	b.n	8006638 <_strtod_l+0x6e8>
 80067a8:	2301      	movs	r3, #1
 80067aa:	2500      	movs	r5, #0
 80067ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80067ae:	e743      	b.n	8006638 <_strtod_l+0x6e8>
 80067b0:	463a      	mov	r2, r7
 80067b2:	4650      	mov	r0, sl
 80067b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80067b6:	f001 fea9 	bl	800850c <__lshift>
 80067ba:	901a      	str	r0, [sp, #104]	; 0x68
 80067bc:	2800      	cmp	r0, #0
 80067be:	f47f af69 	bne.w	8006694 <_strtod_l+0x744>
 80067c2:	e604      	b.n	80063ce <_strtod_l+0x47e>
 80067c4:	08009b18 	.word	0x08009b18
 80067c8:	fffffc02 	.word	0xfffffc02
 80067cc:	7ff00000 	.word	0x7ff00000
 80067d0:	39500000 	.word	0x39500000
 80067d4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80067d8:	d165      	bne.n	80068a6 <_strtod_l+0x956>
 80067da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80067dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067e0:	b35a      	cbz	r2, 800683a <_strtod_l+0x8ea>
 80067e2:	4a99      	ldr	r2, [pc, #612]	; (8006a48 <_strtod_l+0xaf8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d12b      	bne.n	8006840 <_strtod_l+0x8f0>
 80067e8:	9b05      	ldr	r3, [sp, #20]
 80067ea:	4641      	mov	r1, r8
 80067ec:	b303      	cbz	r3, 8006830 <_strtod_l+0x8e0>
 80067ee:	464a      	mov	r2, r9
 80067f0:	4b96      	ldr	r3, [pc, #600]	; (8006a4c <_strtod_l+0xafc>)
 80067f2:	4013      	ands	r3, r2
 80067f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80067f8:	f04f 32ff 	mov.w	r2, #4294967295
 80067fc:	d81b      	bhi.n	8006836 <_strtod_l+0x8e6>
 80067fe:	0d1b      	lsrs	r3, r3, #20
 8006800:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	4299      	cmp	r1, r3
 800680a:	d119      	bne.n	8006840 <_strtod_l+0x8f0>
 800680c:	4b90      	ldr	r3, [pc, #576]	; (8006a50 <_strtod_l+0xb00>)
 800680e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006810:	429a      	cmp	r2, r3
 8006812:	d102      	bne.n	800681a <_strtod_l+0x8ca>
 8006814:	3101      	adds	r1, #1
 8006816:	f43f adda 	beq.w	80063ce <_strtod_l+0x47e>
 800681a:	f04f 0800 	mov.w	r8, #0
 800681e:	4b8b      	ldr	r3, [pc, #556]	; (8006a4c <_strtod_l+0xafc>)
 8006820:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006822:	401a      	ands	r2, r3
 8006824:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8006828:	9b05      	ldr	r3, [sp, #20]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d19a      	bne.n	8006764 <_strtod_l+0x814>
 800682e:	e5d9      	b.n	80063e4 <_strtod_l+0x494>
 8006830:	f04f 33ff 	mov.w	r3, #4294967295
 8006834:	e7e8      	b.n	8006808 <_strtod_l+0x8b8>
 8006836:	4613      	mov	r3, r2
 8006838:	e7e6      	b.n	8006808 <_strtod_l+0x8b8>
 800683a:	ea53 0308 	orrs.w	r3, r3, r8
 800683e:	d081      	beq.n	8006744 <_strtod_l+0x7f4>
 8006840:	b1e5      	cbz	r5, 800687c <_strtod_l+0x92c>
 8006842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006844:	421d      	tst	r5, r3
 8006846:	d0ef      	beq.n	8006828 <_strtod_l+0x8d8>
 8006848:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800684a:	4640      	mov	r0, r8
 800684c:	4649      	mov	r1, r9
 800684e:	9a05      	ldr	r2, [sp, #20]
 8006850:	b1c3      	cbz	r3, 8006884 <_strtod_l+0x934>
 8006852:	f7ff fb59 	bl	8005f08 <sulp>
 8006856:	4602      	mov	r2, r0
 8006858:	460b      	mov	r3, r1
 800685a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800685e:	f7f9 fc85 	bl	800016c <__adddf3>
 8006862:	4680      	mov	r8, r0
 8006864:	4689      	mov	r9, r1
 8006866:	e7df      	b.n	8006828 <_strtod_l+0x8d8>
 8006868:	4013      	ands	r3, r2
 800686a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800686e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006872:	f04f 38ff 	mov.w	r8, #4294967295
 8006876:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800687a:	e7d5      	b.n	8006828 <_strtod_l+0x8d8>
 800687c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800687e:	ea13 0f08 	tst.w	r3, r8
 8006882:	e7e0      	b.n	8006846 <_strtod_l+0x8f6>
 8006884:	f7ff fb40 	bl	8005f08 <sulp>
 8006888:	4602      	mov	r2, r0
 800688a:	460b      	mov	r3, r1
 800688c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006890:	f7f9 fc6a 	bl	8000168 <__aeabi_dsub>
 8006894:	2200      	movs	r2, #0
 8006896:	2300      	movs	r3, #0
 8006898:	4680      	mov	r8, r0
 800689a:	4689      	mov	r9, r1
 800689c:	f7fa f884 	bl	80009a8 <__aeabi_dcmpeq>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	d0c1      	beq.n	8006828 <_strtod_l+0x8d8>
 80068a4:	e608      	b.n	80064b8 <_strtod_l+0x568>
 80068a6:	4658      	mov	r0, fp
 80068a8:	9904      	ldr	r1, [sp, #16]
 80068aa:	f002 f81d 	bl	80088e8 <__ratio>
 80068ae:	2200      	movs	r2, #0
 80068b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068b4:	4606      	mov	r6, r0
 80068b6:	460f      	mov	r7, r1
 80068b8:	f7fa f88a 	bl	80009d0 <__aeabi_dcmple>
 80068bc:	2800      	cmp	r0, #0
 80068be:	d070      	beq.n	80069a2 <_strtod_l+0xa52>
 80068c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d042      	beq.n	800694c <_strtod_l+0x9fc>
 80068c6:	2600      	movs	r6, #0
 80068c8:	4f62      	ldr	r7, [pc, #392]	; (8006a54 <_strtod_l+0xb04>)
 80068ca:	4d62      	ldr	r5, [pc, #392]	; (8006a54 <_strtod_l+0xb04>)
 80068cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068d2:	0d1b      	lsrs	r3, r3, #20
 80068d4:	051b      	lsls	r3, r3, #20
 80068d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80068d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068da:	4b5f      	ldr	r3, [pc, #380]	; (8006a58 <_strtod_l+0xb08>)
 80068dc:	429a      	cmp	r2, r3
 80068de:	f040 80c3 	bne.w	8006a68 <_strtod_l+0xb18>
 80068e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068e4:	4640      	mov	r0, r8
 80068e6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80068ea:	4649      	mov	r1, r9
 80068ec:	f001 ff26 	bl	800873c <__ulp>
 80068f0:	4602      	mov	r2, r0
 80068f2:	460b      	mov	r3, r1
 80068f4:	4630      	mov	r0, r6
 80068f6:	4639      	mov	r1, r7
 80068f8:	f7f9 fdee 	bl	80004d8 <__aeabi_dmul>
 80068fc:	4642      	mov	r2, r8
 80068fe:	464b      	mov	r3, r9
 8006900:	f7f9 fc34 	bl	800016c <__adddf3>
 8006904:	460b      	mov	r3, r1
 8006906:	4951      	ldr	r1, [pc, #324]	; (8006a4c <_strtod_l+0xafc>)
 8006908:	4a54      	ldr	r2, [pc, #336]	; (8006a5c <_strtod_l+0xb0c>)
 800690a:	4019      	ands	r1, r3
 800690c:	4291      	cmp	r1, r2
 800690e:	4680      	mov	r8, r0
 8006910:	d95d      	bls.n	80069ce <_strtod_l+0xa7e>
 8006912:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006914:	4b4e      	ldr	r3, [pc, #312]	; (8006a50 <_strtod_l+0xb00>)
 8006916:	429a      	cmp	r2, r3
 8006918:	d103      	bne.n	8006922 <_strtod_l+0x9d2>
 800691a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800691c:	3301      	adds	r3, #1
 800691e:	f43f ad56 	beq.w	80063ce <_strtod_l+0x47e>
 8006922:	f04f 38ff 	mov.w	r8, #4294967295
 8006926:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8006a50 <_strtod_l+0xb00>
 800692a:	4650      	mov	r0, sl
 800692c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800692e:	f001 fbd5 	bl	80080dc <_Bfree>
 8006932:	4650      	mov	r0, sl
 8006934:	9906      	ldr	r1, [sp, #24]
 8006936:	f001 fbd1 	bl	80080dc <_Bfree>
 800693a:	4650      	mov	r0, sl
 800693c:	9904      	ldr	r1, [sp, #16]
 800693e:	f001 fbcd 	bl	80080dc <_Bfree>
 8006942:	4659      	mov	r1, fp
 8006944:	4650      	mov	r0, sl
 8006946:	f001 fbc9 	bl	80080dc <_Bfree>
 800694a:	e627      	b.n	800659c <_strtod_l+0x64c>
 800694c:	f1b8 0f00 	cmp.w	r8, #0
 8006950:	d119      	bne.n	8006986 <_strtod_l+0xa36>
 8006952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006958:	b9e3      	cbnz	r3, 8006994 <_strtod_l+0xa44>
 800695a:	2200      	movs	r2, #0
 800695c:	4630      	mov	r0, r6
 800695e:	4639      	mov	r1, r7
 8006960:	4b3c      	ldr	r3, [pc, #240]	; (8006a54 <_strtod_l+0xb04>)
 8006962:	f7fa f82b 	bl	80009bc <__aeabi_dcmplt>
 8006966:	b9c8      	cbnz	r0, 800699c <_strtod_l+0xa4c>
 8006968:	2200      	movs	r2, #0
 800696a:	4630      	mov	r0, r6
 800696c:	4639      	mov	r1, r7
 800696e:	4b3c      	ldr	r3, [pc, #240]	; (8006a60 <_strtod_l+0xb10>)
 8006970:	f7f9 fdb2 	bl	80004d8 <__aeabi_dmul>
 8006974:	4604      	mov	r4, r0
 8006976:	460d      	mov	r5, r1
 8006978:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800697c:	9416      	str	r4, [sp, #88]	; 0x58
 800697e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006980:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8006984:	e7a2      	b.n	80068cc <_strtod_l+0x97c>
 8006986:	f1b8 0f01 	cmp.w	r8, #1
 800698a:	d103      	bne.n	8006994 <_strtod_l+0xa44>
 800698c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800698e:	2b00      	cmp	r3, #0
 8006990:	f43f ad92 	beq.w	80064b8 <_strtod_l+0x568>
 8006994:	2600      	movs	r6, #0
 8006996:	2400      	movs	r4, #0
 8006998:	4f32      	ldr	r7, [pc, #200]	; (8006a64 <_strtod_l+0xb14>)
 800699a:	e796      	b.n	80068ca <_strtod_l+0x97a>
 800699c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800699e:	4d30      	ldr	r5, [pc, #192]	; (8006a60 <_strtod_l+0xb10>)
 80069a0:	e7ea      	b.n	8006978 <_strtod_l+0xa28>
 80069a2:	4b2f      	ldr	r3, [pc, #188]	; (8006a60 <_strtod_l+0xb10>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	4630      	mov	r0, r6
 80069a8:	4639      	mov	r1, r7
 80069aa:	f7f9 fd95 	bl	80004d8 <__aeabi_dmul>
 80069ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069b0:	4604      	mov	r4, r0
 80069b2:	460d      	mov	r5, r1
 80069b4:	b933      	cbnz	r3, 80069c4 <_strtod_l+0xa74>
 80069b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069ba:	9010      	str	r0, [sp, #64]	; 0x40
 80069bc:	9311      	str	r3, [sp, #68]	; 0x44
 80069be:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069c2:	e783      	b.n	80068cc <_strtod_l+0x97c>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80069cc:	e7f7      	b.n	80069be <_strtod_l+0xa6e>
 80069ce:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80069d2:	9b05      	ldr	r3, [sp, #20]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1a8      	bne.n	800692a <_strtod_l+0x9da>
 80069d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80069dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069de:	0d1b      	lsrs	r3, r3, #20
 80069e0:	051b      	lsls	r3, r3, #20
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d1a1      	bne.n	800692a <_strtod_l+0x9da>
 80069e6:	4620      	mov	r0, r4
 80069e8:	4629      	mov	r1, r5
 80069ea:	f7fa fbb1 	bl	8001150 <__aeabi_d2lz>
 80069ee:	f7f9 fd45 	bl	800047c <__aeabi_l2d>
 80069f2:	4602      	mov	r2, r0
 80069f4:	460b      	mov	r3, r1
 80069f6:	4620      	mov	r0, r4
 80069f8:	4629      	mov	r1, r5
 80069fa:	f7f9 fbb5 	bl	8000168 <__aeabi_dsub>
 80069fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a04:	ea43 0308 	orr.w	r3, r3, r8
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	460d      	mov	r5, r1
 8006a0e:	d066      	beq.n	8006ade <_strtod_l+0xb8e>
 8006a10:	a309      	add	r3, pc, #36	; (adr r3, 8006a38 <_strtod_l+0xae8>)
 8006a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a16:	f7f9 ffd1 	bl	80009bc <__aeabi_dcmplt>
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	f47f ace2 	bne.w	80063e4 <_strtod_l+0x494>
 8006a20:	a307      	add	r3, pc, #28	; (adr r3, 8006a40 <_strtod_l+0xaf0>)
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	4620      	mov	r0, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	f7f9 ffe5 	bl	80009f8 <__aeabi_dcmpgt>
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	f43f af7b 	beq.w	800692a <_strtod_l+0x9da>
 8006a34:	e4d6      	b.n	80063e4 <_strtod_l+0x494>
 8006a36:	bf00      	nop
 8006a38:	94a03595 	.word	0x94a03595
 8006a3c:	3fdfffff 	.word	0x3fdfffff
 8006a40:	35afe535 	.word	0x35afe535
 8006a44:	3fe00000 	.word	0x3fe00000
 8006a48:	000fffff 	.word	0x000fffff
 8006a4c:	7ff00000 	.word	0x7ff00000
 8006a50:	7fefffff 	.word	0x7fefffff
 8006a54:	3ff00000 	.word	0x3ff00000
 8006a58:	7fe00000 	.word	0x7fe00000
 8006a5c:	7c9fffff 	.word	0x7c9fffff
 8006a60:	3fe00000 	.word	0x3fe00000
 8006a64:	bff00000 	.word	0xbff00000
 8006a68:	9b05      	ldr	r3, [sp, #20]
 8006a6a:	b313      	cbz	r3, 8006ab2 <_strtod_l+0xb62>
 8006a6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a72:	d81e      	bhi.n	8006ab2 <_strtod_l+0xb62>
 8006a74:	a326      	add	r3, pc, #152	; (adr r3, 8006b10 <_strtod_l+0xbc0>)
 8006a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7a:	4620      	mov	r0, r4
 8006a7c:	4629      	mov	r1, r5
 8006a7e:	f7f9 ffa7 	bl	80009d0 <__aeabi_dcmple>
 8006a82:	b190      	cbz	r0, 8006aaa <_strtod_l+0xb5a>
 8006a84:	4629      	mov	r1, r5
 8006a86:	4620      	mov	r0, r4
 8006a88:	f7f9 fffe 	bl	8000a88 <__aeabi_d2uiz>
 8006a8c:	2801      	cmp	r0, #1
 8006a8e:	bf38      	it	cc
 8006a90:	2001      	movcc	r0, #1
 8006a92:	f7f9 fca7 	bl	80003e4 <__aeabi_ui2d>
 8006a96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a98:	4604      	mov	r4, r0
 8006a9a:	460d      	mov	r5, r1
 8006a9c:	b9d3      	cbnz	r3, 8006ad4 <_strtod_l+0xb84>
 8006a9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006aa2:	9012      	str	r0, [sp, #72]	; 0x48
 8006aa4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006aa6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006aaa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006aac:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006ab0:	1a9f      	subs	r7, r3, r2
 8006ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ab6:	f001 fe41 	bl	800873c <__ulp>
 8006aba:	4602      	mov	r2, r0
 8006abc:	460b      	mov	r3, r1
 8006abe:	4630      	mov	r0, r6
 8006ac0:	4639      	mov	r1, r7
 8006ac2:	f7f9 fd09 	bl	80004d8 <__aeabi_dmul>
 8006ac6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006aca:	f7f9 fb4f 	bl	800016c <__adddf3>
 8006ace:	4680      	mov	r8, r0
 8006ad0:	4689      	mov	r9, r1
 8006ad2:	e77e      	b.n	80069d2 <_strtod_l+0xa82>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8006adc:	e7e3      	b.n	8006aa6 <_strtod_l+0xb56>
 8006ade:	a30e      	add	r3, pc, #56	; (adr r3, 8006b18 <_strtod_l+0xbc8>)
 8006ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae4:	f7f9 ff6a 	bl	80009bc <__aeabi_dcmplt>
 8006ae8:	e7a1      	b.n	8006a2e <_strtod_l+0xade>
 8006aea:	2300      	movs	r3, #0
 8006aec:	930a      	str	r3, [sp, #40]	; 0x28
 8006aee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006af0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006af2:	6013      	str	r3, [r2, #0]
 8006af4:	f7ff ba71 	b.w	8005fda <_strtod_l+0x8a>
 8006af8:	2a65      	cmp	r2, #101	; 0x65
 8006afa:	f43f ab63 	beq.w	80061c4 <_strtod_l+0x274>
 8006afe:	2a45      	cmp	r2, #69	; 0x45
 8006b00:	f43f ab60 	beq.w	80061c4 <_strtod_l+0x274>
 8006b04:	2301      	movs	r3, #1
 8006b06:	f7ff bb95 	b.w	8006234 <_strtod_l+0x2e4>
 8006b0a:	bf00      	nop
 8006b0c:	f3af 8000 	nop.w
 8006b10:	ffc00000 	.word	0xffc00000
 8006b14:	41dfffff 	.word	0x41dfffff
 8006b18:	94a03595 	.word	0x94a03595
 8006b1c:	3fcfffff 	.word	0x3fcfffff

08006b20 <_strtod_r>:
 8006b20:	4b01      	ldr	r3, [pc, #4]	; (8006b28 <_strtod_r+0x8>)
 8006b22:	f7ff ba15 	b.w	8005f50 <_strtod_l>
 8006b26:	bf00      	nop
 8006b28:	20000074 	.word	0x20000074

08006b2c <_strtol_l.constprop.0>:
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b32:	4680      	mov	r8, r0
 8006b34:	d001      	beq.n	8006b3a <_strtol_l.constprop.0+0xe>
 8006b36:	2b24      	cmp	r3, #36	; 0x24
 8006b38:	d906      	bls.n	8006b48 <_strtol_l.constprop.0+0x1c>
 8006b3a:	f7fe fb03 	bl	8005144 <__errno>
 8006b3e:	2316      	movs	r3, #22
 8006b40:	6003      	str	r3, [r0, #0]
 8006b42:	2000      	movs	r0, #0
 8006b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b48:	460d      	mov	r5, r1
 8006b4a:	4f35      	ldr	r7, [pc, #212]	; (8006c20 <_strtol_l.constprop.0+0xf4>)
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006b52:	5de6      	ldrb	r6, [r4, r7]
 8006b54:	f016 0608 	ands.w	r6, r6, #8
 8006b58:	d1f8      	bne.n	8006b4c <_strtol_l.constprop.0+0x20>
 8006b5a:	2c2d      	cmp	r4, #45	; 0x2d
 8006b5c:	d12f      	bne.n	8006bbe <_strtol_l.constprop.0+0x92>
 8006b5e:	2601      	movs	r6, #1
 8006b60:	782c      	ldrb	r4, [r5, #0]
 8006b62:	1c85      	adds	r5, r0, #2
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d057      	beq.n	8006c18 <_strtol_l.constprop.0+0xec>
 8006b68:	2b10      	cmp	r3, #16
 8006b6a:	d109      	bne.n	8006b80 <_strtol_l.constprop.0+0x54>
 8006b6c:	2c30      	cmp	r4, #48	; 0x30
 8006b6e:	d107      	bne.n	8006b80 <_strtol_l.constprop.0+0x54>
 8006b70:	7828      	ldrb	r0, [r5, #0]
 8006b72:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006b76:	2858      	cmp	r0, #88	; 0x58
 8006b78:	d149      	bne.n	8006c0e <_strtol_l.constprop.0+0xe2>
 8006b7a:	2310      	movs	r3, #16
 8006b7c:	786c      	ldrb	r4, [r5, #1]
 8006b7e:	3502      	adds	r5, #2
 8006b80:	2700      	movs	r7, #0
 8006b82:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8006b86:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006b8a:	fbbe f9f3 	udiv	r9, lr, r3
 8006b8e:	4638      	mov	r0, r7
 8006b90:	fb03 ea19 	mls	sl, r3, r9, lr
 8006b94:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006b98:	f1bc 0f09 	cmp.w	ip, #9
 8006b9c:	d814      	bhi.n	8006bc8 <_strtol_l.constprop.0+0x9c>
 8006b9e:	4664      	mov	r4, ip
 8006ba0:	42a3      	cmp	r3, r4
 8006ba2:	dd22      	ble.n	8006bea <_strtol_l.constprop.0+0xbe>
 8006ba4:	2f00      	cmp	r7, #0
 8006ba6:	db1d      	blt.n	8006be4 <_strtol_l.constprop.0+0xb8>
 8006ba8:	4581      	cmp	r9, r0
 8006baa:	d31b      	bcc.n	8006be4 <_strtol_l.constprop.0+0xb8>
 8006bac:	d101      	bne.n	8006bb2 <_strtol_l.constprop.0+0x86>
 8006bae:	45a2      	cmp	sl, r4
 8006bb0:	db18      	blt.n	8006be4 <_strtol_l.constprop.0+0xb8>
 8006bb2:	2701      	movs	r7, #1
 8006bb4:	fb00 4003 	mla	r0, r0, r3, r4
 8006bb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006bbc:	e7ea      	b.n	8006b94 <_strtol_l.constprop.0+0x68>
 8006bbe:	2c2b      	cmp	r4, #43	; 0x2b
 8006bc0:	bf04      	itt	eq
 8006bc2:	782c      	ldrbeq	r4, [r5, #0]
 8006bc4:	1c85      	addeq	r5, r0, #2
 8006bc6:	e7cd      	b.n	8006b64 <_strtol_l.constprop.0+0x38>
 8006bc8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006bcc:	f1bc 0f19 	cmp.w	ip, #25
 8006bd0:	d801      	bhi.n	8006bd6 <_strtol_l.constprop.0+0xaa>
 8006bd2:	3c37      	subs	r4, #55	; 0x37
 8006bd4:	e7e4      	b.n	8006ba0 <_strtol_l.constprop.0+0x74>
 8006bd6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006bda:	f1bc 0f19 	cmp.w	ip, #25
 8006bde:	d804      	bhi.n	8006bea <_strtol_l.constprop.0+0xbe>
 8006be0:	3c57      	subs	r4, #87	; 0x57
 8006be2:	e7dd      	b.n	8006ba0 <_strtol_l.constprop.0+0x74>
 8006be4:	f04f 37ff 	mov.w	r7, #4294967295
 8006be8:	e7e6      	b.n	8006bb8 <_strtol_l.constprop.0+0x8c>
 8006bea:	2f00      	cmp	r7, #0
 8006bec:	da07      	bge.n	8006bfe <_strtol_l.constprop.0+0xd2>
 8006bee:	2322      	movs	r3, #34	; 0x22
 8006bf0:	4670      	mov	r0, lr
 8006bf2:	f8c8 3000 	str.w	r3, [r8]
 8006bf6:	2a00      	cmp	r2, #0
 8006bf8:	d0a4      	beq.n	8006b44 <_strtol_l.constprop.0+0x18>
 8006bfa:	1e69      	subs	r1, r5, #1
 8006bfc:	e005      	b.n	8006c0a <_strtol_l.constprop.0+0xde>
 8006bfe:	b106      	cbz	r6, 8006c02 <_strtol_l.constprop.0+0xd6>
 8006c00:	4240      	negs	r0, r0
 8006c02:	2a00      	cmp	r2, #0
 8006c04:	d09e      	beq.n	8006b44 <_strtol_l.constprop.0+0x18>
 8006c06:	2f00      	cmp	r7, #0
 8006c08:	d1f7      	bne.n	8006bfa <_strtol_l.constprop.0+0xce>
 8006c0a:	6011      	str	r1, [r2, #0]
 8006c0c:	e79a      	b.n	8006b44 <_strtol_l.constprop.0+0x18>
 8006c0e:	2430      	movs	r4, #48	; 0x30
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1b5      	bne.n	8006b80 <_strtol_l.constprop.0+0x54>
 8006c14:	2308      	movs	r3, #8
 8006c16:	e7b3      	b.n	8006b80 <_strtol_l.constprop.0+0x54>
 8006c18:	2c30      	cmp	r4, #48	; 0x30
 8006c1a:	d0a9      	beq.n	8006b70 <_strtol_l.constprop.0+0x44>
 8006c1c:	230a      	movs	r3, #10
 8006c1e:	e7af      	b.n	8006b80 <_strtol_l.constprop.0+0x54>
 8006c20:	08009b41 	.word	0x08009b41

08006c24 <_strtol_r>:
 8006c24:	f7ff bf82 	b.w	8006b2c <_strtol_l.constprop.0>

08006c28 <quorem>:
 8006c28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	6903      	ldr	r3, [r0, #16]
 8006c2e:	690c      	ldr	r4, [r1, #16]
 8006c30:	4607      	mov	r7, r0
 8006c32:	42a3      	cmp	r3, r4
 8006c34:	f2c0 8082 	blt.w	8006d3c <quorem+0x114>
 8006c38:	3c01      	subs	r4, #1
 8006c3a:	f100 0514 	add.w	r5, r0, #20
 8006c3e:	f101 0814 	add.w	r8, r1, #20
 8006c42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c46:	9301      	str	r3, [sp, #4]
 8006c48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c50:	3301      	adds	r3, #1
 8006c52:	429a      	cmp	r2, r3
 8006c54:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006c5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c60:	d331      	bcc.n	8006cc6 <quorem+0x9e>
 8006c62:	f04f 0e00 	mov.w	lr, #0
 8006c66:	4640      	mov	r0, r8
 8006c68:	46ac      	mov	ip, r5
 8006c6a:	46f2      	mov	sl, lr
 8006c6c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c70:	b293      	uxth	r3, r2
 8006c72:	fb06 e303 	mla	r3, r6, r3, lr
 8006c76:	0c12      	lsrs	r2, r2, #16
 8006c78:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	fb06 e202 	mla	r2, r6, r2, lr
 8006c82:	ebaa 0303 	sub.w	r3, sl, r3
 8006c86:	f8dc a000 	ldr.w	sl, [ip]
 8006c8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c8e:	fa1f fa8a 	uxth.w	sl, sl
 8006c92:	4453      	add	r3, sl
 8006c94:	f8dc a000 	ldr.w	sl, [ip]
 8006c98:	b292      	uxth	r2, r2
 8006c9a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006c9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ca8:	4581      	cmp	r9, r0
 8006caa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006cae:	f84c 3b04 	str.w	r3, [ip], #4
 8006cb2:	d2db      	bcs.n	8006c6c <quorem+0x44>
 8006cb4:	f855 300b 	ldr.w	r3, [r5, fp]
 8006cb8:	b92b      	cbnz	r3, 8006cc6 <quorem+0x9e>
 8006cba:	9b01      	ldr	r3, [sp, #4]
 8006cbc:	3b04      	subs	r3, #4
 8006cbe:	429d      	cmp	r5, r3
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	d32f      	bcc.n	8006d24 <quorem+0xfc>
 8006cc4:	613c      	str	r4, [r7, #16]
 8006cc6:	4638      	mov	r0, r7
 8006cc8:	f001 fc90 	bl	80085ec <__mcmp>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	db25      	blt.n	8006d1c <quorem+0xf4>
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	f04f 0c00 	mov.w	ip, #0
 8006cd6:	3601      	adds	r6, #1
 8006cd8:	f858 1b04 	ldr.w	r1, [r8], #4
 8006cdc:	f8d0 e000 	ldr.w	lr, [r0]
 8006ce0:	b28b      	uxth	r3, r1
 8006ce2:	ebac 0303 	sub.w	r3, ip, r3
 8006ce6:	fa1f f28e 	uxth.w	r2, lr
 8006cea:	4413      	add	r3, r2
 8006cec:	0c0a      	lsrs	r2, r1, #16
 8006cee:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006cf2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cfc:	45c1      	cmp	r9, r8
 8006cfe:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d02:	f840 3b04 	str.w	r3, [r0], #4
 8006d06:	d2e7      	bcs.n	8006cd8 <quorem+0xb0>
 8006d08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d10:	b922      	cbnz	r2, 8006d1c <quorem+0xf4>
 8006d12:	3b04      	subs	r3, #4
 8006d14:	429d      	cmp	r5, r3
 8006d16:	461a      	mov	r2, r3
 8006d18:	d30a      	bcc.n	8006d30 <quorem+0x108>
 8006d1a:	613c      	str	r4, [r7, #16]
 8006d1c:	4630      	mov	r0, r6
 8006d1e:	b003      	add	sp, #12
 8006d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	3b04      	subs	r3, #4
 8006d28:	2a00      	cmp	r2, #0
 8006d2a:	d1cb      	bne.n	8006cc4 <quorem+0x9c>
 8006d2c:	3c01      	subs	r4, #1
 8006d2e:	e7c6      	b.n	8006cbe <quorem+0x96>
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	3b04      	subs	r3, #4
 8006d34:	2a00      	cmp	r2, #0
 8006d36:	d1f0      	bne.n	8006d1a <quorem+0xf2>
 8006d38:	3c01      	subs	r4, #1
 8006d3a:	e7eb      	b.n	8006d14 <quorem+0xec>
 8006d3c:	2000      	movs	r0, #0
 8006d3e:	e7ee      	b.n	8006d1e <quorem+0xf6>

08006d40 <_dtoa_r>:
 8006d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d44:	4616      	mov	r6, r2
 8006d46:	461f      	mov	r7, r3
 8006d48:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d4a:	b099      	sub	sp, #100	; 0x64
 8006d4c:	4605      	mov	r5, r0
 8006d4e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006d52:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006d56:	b974      	cbnz	r4, 8006d76 <_dtoa_r+0x36>
 8006d58:	2010      	movs	r0, #16
 8006d5a:	f001 f949 	bl	8007ff0 <malloc>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	6268      	str	r0, [r5, #36]	; 0x24
 8006d62:	b920      	cbnz	r0, 8006d6e <_dtoa_r+0x2e>
 8006d64:	21ea      	movs	r1, #234	; 0xea
 8006d66:	4ba8      	ldr	r3, [pc, #672]	; (8007008 <_dtoa_r+0x2c8>)
 8006d68:	48a8      	ldr	r0, [pc, #672]	; (800700c <_dtoa_r+0x2cc>)
 8006d6a:	f002 f8b3 	bl	8008ed4 <__assert_func>
 8006d6e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d72:	6004      	str	r4, [r0, #0]
 8006d74:	60c4      	str	r4, [r0, #12]
 8006d76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006d78:	6819      	ldr	r1, [r3, #0]
 8006d7a:	b151      	cbz	r1, 8006d92 <_dtoa_r+0x52>
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	2301      	movs	r3, #1
 8006d80:	4093      	lsls	r3, r2
 8006d82:	604a      	str	r2, [r1, #4]
 8006d84:	608b      	str	r3, [r1, #8]
 8006d86:	4628      	mov	r0, r5
 8006d88:	f001 f9a8 	bl	80080dc <_Bfree>
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006d90:	601a      	str	r2, [r3, #0]
 8006d92:	1e3b      	subs	r3, r7, #0
 8006d94:	bfaf      	iteee	ge
 8006d96:	2300      	movge	r3, #0
 8006d98:	2201      	movlt	r2, #1
 8006d9a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d9e:	9305      	strlt	r3, [sp, #20]
 8006da0:	bfa8      	it	ge
 8006da2:	f8c8 3000 	strge.w	r3, [r8]
 8006da6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006daa:	4b99      	ldr	r3, [pc, #612]	; (8007010 <_dtoa_r+0x2d0>)
 8006dac:	bfb8      	it	lt
 8006dae:	f8c8 2000 	strlt.w	r2, [r8]
 8006db2:	ea33 0309 	bics.w	r3, r3, r9
 8006db6:	d119      	bne.n	8006dec <_dtoa_r+0xac>
 8006db8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006dbc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006dbe:	6013      	str	r3, [r2, #0]
 8006dc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006dc4:	4333      	orrs	r3, r6
 8006dc6:	f000 857f 	beq.w	80078c8 <_dtoa_r+0xb88>
 8006dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006dcc:	b953      	cbnz	r3, 8006de4 <_dtoa_r+0xa4>
 8006dce:	4b91      	ldr	r3, [pc, #580]	; (8007014 <_dtoa_r+0x2d4>)
 8006dd0:	e022      	b.n	8006e18 <_dtoa_r+0xd8>
 8006dd2:	4b91      	ldr	r3, [pc, #580]	; (8007018 <_dtoa_r+0x2d8>)
 8006dd4:	9303      	str	r3, [sp, #12]
 8006dd6:	3308      	adds	r3, #8
 8006dd8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006dda:	6013      	str	r3, [r2, #0]
 8006ddc:	9803      	ldr	r0, [sp, #12]
 8006dde:	b019      	add	sp, #100	; 0x64
 8006de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006de4:	4b8b      	ldr	r3, [pc, #556]	; (8007014 <_dtoa_r+0x2d4>)
 8006de6:	9303      	str	r3, [sp, #12]
 8006de8:	3303      	adds	r3, #3
 8006dea:	e7f5      	b.n	8006dd8 <_dtoa_r+0x98>
 8006dec:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006df0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006df4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006df8:	2200      	movs	r2, #0
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	f7f9 fdd4 	bl	80009a8 <__aeabi_dcmpeq>
 8006e00:	4680      	mov	r8, r0
 8006e02:	b158      	cbz	r0, 8006e1c <_dtoa_r+0xdc>
 8006e04:	2301      	movs	r3, #1
 8006e06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e08:	6013      	str	r3, [r2, #0]
 8006e0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f000 8558 	beq.w	80078c2 <_dtoa_r+0xb82>
 8006e12:	4882      	ldr	r0, [pc, #520]	; (800701c <_dtoa_r+0x2dc>)
 8006e14:	6018      	str	r0, [r3, #0]
 8006e16:	1e43      	subs	r3, r0, #1
 8006e18:	9303      	str	r3, [sp, #12]
 8006e1a:	e7df      	b.n	8006ddc <_dtoa_r+0x9c>
 8006e1c:	ab16      	add	r3, sp, #88	; 0x58
 8006e1e:	9301      	str	r3, [sp, #4]
 8006e20:	ab17      	add	r3, sp, #92	; 0x5c
 8006e22:	9300      	str	r3, [sp, #0]
 8006e24:	4628      	mov	r0, r5
 8006e26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006e2a:	f001 fd01 	bl	8008830 <__d2b>
 8006e2e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006e32:	4683      	mov	fp, r0
 8006e34:	2c00      	cmp	r4, #0
 8006e36:	d07f      	beq.n	8006f38 <_dtoa_r+0x1f8>
 8006e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006e42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e46:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006e4a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006e4e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006e52:	2200      	movs	r2, #0
 8006e54:	4b72      	ldr	r3, [pc, #456]	; (8007020 <_dtoa_r+0x2e0>)
 8006e56:	f7f9 f987 	bl	8000168 <__aeabi_dsub>
 8006e5a:	a365      	add	r3, pc, #404	; (adr r3, 8006ff0 <_dtoa_r+0x2b0>)
 8006e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e60:	f7f9 fb3a 	bl	80004d8 <__aeabi_dmul>
 8006e64:	a364      	add	r3, pc, #400	; (adr r3, 8006ff8 <_dtoa_r+0x2b8>)
 8006e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6a:	f7f9 f97f 	bl	800016c <__adddf3>
 8006e6e:	4606      	mov	r6, r0
 8006e70:	4620      	mov	r0, r4
 8006e72:	460f      	mov	r7, r1
 8006e74:	f7f9 fac6 	bl	8000404 <__aeabi_i2d>
 8006e78:	a361      	add	r3, pc, #388	; (adr r3, 8007000 <_dtoa_r+0x2c0>)
 8006e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7e:	f7f9 fb2b 	bl	80004d8 <__aeabi_dmul>
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	4630      	mov	r0, r6
 8006e88:	4639      	mov	r1, r7
 8006e8a:	f7f9 f96f 	bl	800016c <__adddf3>
 8006e8e:	4606      	mov	r6, r0
 8006e90:	460f      	mov	r7, r1
 8006e92:	f7f9 fdd1 	bl	8000a38 <__aeabi_d2iz>
 8006e96:	2200      	movs	r2, #0
 8006e98:	4682      	mov	sl, r0
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	4639      	mov	r1, r7
 8006ea0:	f7f9 fd8c 	bl	80009bc <__aeabi_dcmplt>
 8006ea4:	b148      	cbz	r0, 8006eba <_dtoa_r+0x17a>
 8006ea6:	4650      	mov	r0, sl
 8006ea8:	f7f9 faac 	bl	8000404 <__aeabi_i2d>
 8006eac:	4632      	mov	r2, r6
 8006eae:	463b      	mov	r3, r7
 8006eb0:	f7f9 fd7a 	bl	80009a8 <__aeabi_dcmpeq>
 8006eb4:	b908      	cbnz	r0, 8006eba <_dtoa_r+0x17a>
 8006eb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006eba:	f1ba 0f16 	cmp.w	sl, #22
 8006ebe:	d858      	bhi.n	8006f72 <_dtoa_r+0x232>
 8006ec0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ec4:	4b57      	ldr	r3, [pc, #348]	; (8007024 <_dtoa_r+0x2e4>)
 8006ec6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ece:	f7f9 fd75 	bl	80009bc <__aeabi_dcmplt>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	d04f      	beq.n	8006f76 <_dtoa_r+0x236>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006edc:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ede:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006ee0:	1b1c      	subs	r4, r3, r4
 8006ee2:	1e63      	subs	r3, r4, #1
 8006ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ee6:	bf49      	itett	mi
 8006ee8:	f1c4 0301 	rsbmi	r3, r4, #1
 8006eec:	2300      	movpl	r3, #0
 8006eee:	9306      	strmi	r3, [sp, #24]
 8006ef0:	2300      	movmi	r3, #0
 8006ef2:	bf54      	ite	pl
 8006ef4:	9306      	strpl	r3, [sp, #24]
 8006ef6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006ef8:	f1ba 0f00 	cmp.w	sl, #0
 8006efc:	db3d      	blt.n	8006f7a <_dtoa_r+0x23a>
 8006efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f00:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006f04:	4453      	add	r3, sl
 8006f06:	9309      	str	r3, [sp, #36]	; 0x24
 8006f08:	2300      	movs	r3, #0
 8006f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8006f0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f0e:	2b09      	cmp	r3, #9
 8006f10:	f200 808c 	bhi.w	800702c <_dtoa_r+0x2ec>
 8006f14:	2b05      	cmp	r3, #5
 8006f16:	bfc4      	itt	gt
 8006f18:	3b04      	subgt	r3, #4
 8006f1a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006f1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f1e:	bfc8      	it	gt
 8006f20:	2400      	movgt	r4, #0
 8006f22:	f1a3 0302 	sub.w	r3, r3, #2
 8006f26:	bfd8      	it	le
 8006f28:	2401      	movle	r4, #1
 8006f2a:	2b03      	cmp	r3, #3
 8006f2c:	f200 808a 	bhi.w	8007044 <_dtoa_r+0x304>
 8006f30:	e8df f003 	tbb	[pc, r3]
 8006f34:	5b4d4f2d 	.word	0x5b4d4f2d
 8006f38:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006f3c:	441c      	add	r4, r3
 8006f3e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006f42:	2b20      	cmp	r3, #32
 8006f44:	bfc3      	ittte	gt
 8006f46:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006f4a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006f4e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006f52:	f1c3 0320 	rsble	r3, r3, #32
 8006f56:	bfc6      	itte	gt
 8006f58:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006f5c:	4318      	orrgt	r0, r3
 8006f5e:	fa06 f003 	lslle.w	r0, r6, r3
 8006f62:	f7f9 fa3f 	bl	80003e4 <__aeabi_ui2d>
 8006f66:	2301      	movs	r3, #1
 8006f68:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006f6c:	3c01      	subs	r4, #1
 8006f6e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f70:	e76f      	b.n	8006e52 <_dtoa_r+0x112>
 8006f72:	2301      	movs	r3, #1
 8006f74:	e7b2      	b.n	8006edc <_dtoa_r+0x19c>
 8006f76:	900f      	str	r0, [sp, #60]	; 0x3c
 8006f78:	e7b1      	b.n	8006ede <_dtoa_r+0x19e>
 8006f7a:	9b06      	ldr	r3, [sp, #24]
 8006f7c:	eba3 030a 	sub.w	r3, r3, sl
 8006f80:	9306      	str	r3, [sp, #24]
 8006f82:	f1ca 0300 	rsb	r3, sl, #0
 8006f86:	930a      	str	r3, [sp, #40]	; 0x28
 8006f88:	2300      	movs	r3, #0
 8006f8a:	930e      	str	r3, [sp, #56]	; 0x38
 8006f8c:	e7be      	b.n	8006f0c <_dtoa_r+0x1cc>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	dc58      	bgt.n	800704a <_dtoa_r+0x30a>
 8006f98:	f04f 0901 	mov.w	r9, #1
 8006f9c:	464b      	mov	r3, r9
 8006f9e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006fa2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006faa:	6042      	str	r2, [r0, #4]
 8006fac:	2204      	movs	r2, #4
 8006fae:	f102 0614 	add.w	r6, r2, #20
 8006fb2:	429e      	cmp	r6, r3
 8006fb4:	6841      	ldr	r1, [r0, #4]
 8006fb6:	d94e      	bls.n	8007056 <_dtoa_r+0x316>
 8006fb8:	4628      	mov	r0, r5
 8006fba:	f001 f84f 	bl	800805c <_Balloc>
 8006fbe:	9003      	str	r0, [sp, #12]
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	d14c      	bne.n	800705e <_dtoa_r+0x31e>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006fca:	4b17      	ldr	r3, [pc, #92]	; (8007028 <_dtoa_r+0x2e8>)
 8006fcc:	e6cc      	b.n	8006d68 <_dtoa_r+0x28>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e7de      	b.n	8006f90 <_dtoa_r+0x250>
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fd6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006fd8:	eb0a 0903 	add.w	r9, sl, r3
 8006fdc:	f109 0301 	add.w	r3, r9, #1
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	9308      	str	r3, [sp, #32]
 8006fe4:	bfb8      	it	lt
 8006fe6:	2301      	movlt	r3, #1
 8006fe8:	e7dd      	b.n	8006fa6 <_dtoa_r+0x266>
 8006fea:	2301      	movs	r3, #1
 8006fec:	e7f2      	b.n	8006fd4 <_dtoa_r+0x294>
 8006fee:	bf00      	nop
 8006ff0:	636f4361 	.word	0x636f4361
 8006ff4:	3fd287a7 	.word	0x3fd287a7
 8006ff8:	8b60c8b3 	.word	0x8b60c8b3
 8006ffc:	3fc68a28 	.word	0x3fc68a28
 8007000:	509f79fb 	.word	0x509f79fb
 8007004:	3fd34413 	.word	0x3fd34413
 8007008:	08009c4e 	.word	0x08009c4e
 800700c:	08009c65 	.word	0x08009c65
 8007010:	7ff00000 	.word	0x7ff00000
 8007014:	08009c4a 	.word	0x08009c4a
 8007018:	08009c41 	.word	0x08009c41
 800701c:	08009ac1 	.word	0x08009ac1
 8007020:	3ff80000 	.word	0x3ff80000
 8007024:	08009dd0 	.word	0x08009dd0
 8007028:	08009cc0 	.word	0x08009cc0
 800702c:	2401      	movs	r4, #1
 800702e:	2300      	movs	r3, #0
 8007030:	940b      	str	r4, [sp, #44]	; 0x2c
 8007032:	9322      	str	r3, [sp, #136]	; 0x88
 8007034:	f04f 39ff 	mov.w	r9, #4294967295
 8007038:	2200      	movs	r2, #0
 800703a:	2312      	movs	r3, #18
 800703c:	f8cd 9020 	str.w	r9, [sp, #32]
 8007040:	9223      	str	r2, [sp, #140]	; 0x8c
 8007042:	e7b0      	b.n	8006fa6 <_dtoa_r+0x266>
 8007044:	2301      	movs	r3, #1
 8007046:	930b      	str	r3, [sp, #44]	; 0x2c
 8007048:	e7f4      	b.n	8007034 <_dtoa_r+0x2f4>
 800704a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800704e:	464b      	mov	r3, r9
 8007050:	f8cd 9020 	str.w	r9, [sp, #32]
 8007054:	e7a7      	b.n	8006fa6 <_dtoa_r+0x266>
 8007056:	3101      	adds	r1, #1
 8007058:	6041      	str	r1, [r0, #4]
 800705a:	0052      	lsls	r2, r2, #1
 800705c:	e7a7      	b.n	8006fae <_dtoa_r+0x26e>
 800705e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007060:	9a03      	ldr	r2, [sp, #12]
 8007062:	601a      	str	r2, [r3, #0]
 8007064:	9b08      	ldr	r3, [sp, #32]
 8007066:	2b0e      	cmp	r3, #14
 8007068:	f200 80a8 	bhi.w	80071bc <_dtoa_r+0x47c>
 800706c:	2c00      	cmp	r4, #0
 800706e:	f000 80a5 	beq.w	80071bc <_dtoa_r+0x47c>
 8007072:	f1ba 0f00 	cmp.w	sl, #0
 8007076:	dd34      	ble.n	80070e2 <_dtoa_r+0x3a2>
 8007078:	4a9a      	ldr	r2, [pc, #616]	; (80072e4 <_dtoa_r+0x5a4>)
 800707a:	f00a 030f 	and.w	r3, sl, #15
 800707e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007082:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007086:	e9d3 3400 	ldrd	r3, r4, [r3]
 800708a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800708e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007092:	d016      	beq.n	80070c2 <_dtoa_r+0x382>
 8007094:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007098:	4b93      	ldr	r3, [pc, #588]	; (80072e8 <_dtoa_r+0x5a8>)
 800709a:	2703      	movs	r7, #3
 800709c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070a0:	f7f9 fb44 	bl	800072c <__aeabi_ddiv>
 80070a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070a8:	f004 040f 	and.w	r4, r4, #15
 80070ac:	4e8e      	ldr	r6, [pc, #568]	; (80072e8 <_dtoa_r+0x5a8>)
 80070ae:	b954      	cbnz	r4, 80070c6 <_dtoa_r+0x386>
 80070b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070b8:	f7f9 fb38 	bl	800072c <__aeabi_ddiv>
 80070bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070c0:	e029      	b.n	8007116 <_dtoa_r+0x3d6>
 80070c2:	2702      	movs	r7, #2
 80070c4:	e7f2      	b.n	80070ac <_dtoa_r+0x36c>
 80070c6:	07e1      	lsls	r1, r4, #31
 80070c8:	d508      	bpl.n	80070dc <_dtoa_r+0x39c>
 80070ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070d2:	f7f9 fa01 	bl	80004d8 <__aeabi_dmul>
 80070d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070da:	3701      	adds	r7, #1
 80070dc:	1064      	asrs	r4, r4, #1
 80070de:	3608      	adds	r6, #8
 80070e0:	e7e5      	b.n	80070ae <_dtoa_r+0x36e>
 80070e2:	f000 80a5 	beq.w	8007230 <_dtoa_r+0x4f0>
 80070e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070ea:	f1ca 0400 	rsb	r4, sl, #0
 80070ee:	4b7d      	ldr	r3, [pc, #500]	; (80072e4 <_dtoa_r+0x5a4>)
 80070f0:	f004 020f 	and.w	r2, r4, #15
 80070f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fc:	f7f9 f9ec 	bl	80004d8 <__aeabi_dmul>
 8007100:	2702      	movs	r7, #2
 8007102:	2300      	movs	r3, #0
 8007104:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007108:	4e77      	ldr	r6, [pc, #476]	; (80072e8 <_dtoa_r+0x5a8>)
 800710a:	1124      	asrs	r4, r4, #4
 800710c:	2c00      	cmp	r4, #0
 800710e:	f040 8084 	bne.w	800721a <_dtoa_r+0x4da>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1d2      	bne.n	80070bc <_dtoa_r+0x37c>
 8007116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007118:	2b00      	cmp	r3, #0
 800711a:	f000 808b 	beq.w	8007234 <_dtoa_r+0x4f4>
 800711e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007122:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007126:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800712a:	2200      	movs	r2, #0
 800712c:	4b6f      	ldr	r3, [pc, #444]	; (80072ec <_dtoa_r+0x5ac>)
 800712e:	f7f9 fc45 	bl	80009bc <__aeabi_dcmplt>
 8007132:	2800      	cmp	r0, #0
 8007134:	d07e      	beq.n	8007234 <_dtoa_r+0x4f4>
 8007136:	9b08      	ldr	r3, [sp, #32]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d07b      	beq.n	8007234 <_dtoa_r+0x4f4>
 800713c:	f1b9 0f00 	cmp.w	r9, #0
 8007140:	dd38      	ble.n	80071b4 <_dtoa_r+0x474>
 8007142:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007146:	2200      	movs	r2, #0
 8007148:	4b69      	ldr	r3, [pc, #420]	; (80072f0 <_dtoa_r+0x5b0>)
 800714a:	f7f9 f9c5 	bl	80004d8 <__aeabi_dmul>
 800714e:	464c      	mov	r4, r9
 8007150:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007154:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007158:	3701      	adds	r7, #1
 800715a:	4638      	mov	r0, r7
 800715c:	f7f9 f952 	bl	8000404 <__aeabi_i2d>
 8007160:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007164:	f7f9 f9b8 	bl	80004d8 <__aeabi_dmul>
 8007168:	2200      	movs	r2, #0
 800716a:	4b62      	ldr	r3, [pc, #392]	; (80072f4 <_dtoa_r+0x5b4>)
 800716c:	f7f8 fffe 	bl	800016c <__adddf3>
 8007170:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007174:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007178:	9611      	str	r6, [sp, #68]	; 0x44
 800717a:	2c00      	cmp	r4, #0
 800717c:	d15d      	bne.n	800723a <_dtoa_r+0x4fa>
 800717e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007182:	2200      	movs	r2, #0
 8007184:	4b5c      	ldr	r3, [pc, #368]	; (80072f8 <_dtoa_r+0x5b8>)
 8007186:	f7f8 ffef 	bl	8000168 <__aeabi_dsub>
 800718a:	4602      	mov	r2, r0
 800718c:	460b      	mov	r3, r1
 800718e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007192:	4633      	mov	r3, r6
 8007194:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007196:	f7f9 fc2f 	bl	80009f8 <__aeabi_dcmpgt>
 800719a:	2800      	cmp	r0, #0
 800719c:	f040 829c 	bne.w	80076d8 <_dtoa_r+0x998>
 80071a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80071a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80071aa:	f7f9 fc07 	bl	80009bc <__aeabi_dcmplt>
 80071ae:	2800      	cmp	r0, #0
 80071b0:	f040 8290 	bne.w	80076d4 <_dtoa_r+0x994>
 80071b4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80071b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80071bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071be:	2b00      	cmp	r3, #0
 80071c0:	f2c0 8152 	blt.w	8007468 <_dtoa_r+0x728>
 80071c4:	f1ba 0f0e 	cmp.w	sl, #14
 80071c8:	f300 814e 	bgt.w	8007468 <_dtoa_r+0x728>
 80071cc:	4b45      	ldr	r3, [pc, #276]	; (80072e4 <_dtoa_r+0x5a4>)
 80071ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80071d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071d6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80071da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071dc:	2b00      	cmp	r3, #0
 80071de:	f280 80db 	bge.w	8007398 <_dtoa_r+0x658>
 80071e2:	9b08      	ldr	r3, [sp, #32]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f300 80d7 	bgt.w	8007398 <_dtoa_r+0x658>
 80071ea:	f040 8272 	bne.w	80076d2 <_dtoa_r+0x992>
 80071ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071f2:	2200      	movs	r2, #0
 80071f4:	4b40      	ldr	r3, [pc, #256]	; (80072f8 <_dtoa_r+0x5b8>)
 80071f6:	f7f9 f96f 	bl	80004d8 <__aeabi_dmul>
 80071fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071fe:	f7f9 fbf1 	bl	80009e4 <__aeabi_dcmpge>
 8007202:	9c08      	ldr	r4, [sp, #32]
 8007204:	4626      	mov	r6, r4
 8007206:	2800      	cmp	r0, #0
 8007208:	f040 8248 	bne.w	800769c <_dtoa_r+0x95c>
 800720c:	2331      	movs	r3, #49	; 0x31
 800720e:	9f03      	ldr	r7, [sp, #12]
 8007210:	f10a 0a01 	add.w	sl, sl, #1
 8007214:	f807 3b01 	strb.w	r3, [r7], #1
 8007218:	e244      	b.n	80076a4 <_dtoa_r+0x964>
 800721a:	07e2      	lsls	r2, r4, #31
 800721c:	d505      	bpl.n	800722a <_dtoa_r+0x4ea>
 800721e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007222:	f7f9 f959 	bl	80004d8 <__aeabi_dmul>
 8007226:	2301      	movs	r3, #1
 8007228:	3701      	adds	r7, #1
 800722a:	1064      	asrs	r4, r4, #1
 800722c:	3608      	adds	r6, #8
 800722e:	e76d      	b.n	800710c <_dtoa_r+0x3cc>
 8007230:	2702      	movs	r7, #2
 8007232:	e770      	b.n	8007116 <_dtoa_r+0x3d6>
 8007234:	46d0      	mov	r8, sl
 8007236:	9c08      	ldr	r4, [sp, #32]
 8007238:	e78f      	b.n	800715a <_dtoa_r+0x41a>
 800723a:	9903      	ldr	r1, [sp, #12]
 800723c:	4b29      	ldr	r3, [pc, #164]	; (80072e4 <_dtoa_r+0x5a4>)
 800723e:	4421      	add	r1, r4
 8007240:	9112      	str	r1, [sp, #72]	; 0x48
 8007242:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007244:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007248:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800724c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007250:	2900      	cmp	r1, #0
 8007252:	d055      	beq.n	8007300 <_dtoa_r+0x5c0>
 8007254:	2000      	movs	r0, #0
 8007256:	4929      	ldr	r1, [pc, #164]	; (80072fc <_dtoa_r+0x5bc>)
 8007258:	f7f9 fa68 	bl	800072c <__aeabi_ddiv>
 800725c:	463b      	mov	r3, r7
 800725e:	4632      	mov	r2, r6
 8007260:	f7f8 ff82 	bl	8000168 <__aeabi_dsub>
 8007264:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007268:	9f03      	ldr	r7, [sp, #12]
 800726a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800726e:	f7f9 fbe3 	bl	8000a38 <__aeabi_d2iz>
 8007272:	4604      	mov	r4, r0
 8007274:	f7f9 f8c6 	bl	8000404 <__aeabi_i2d>
 8007278:	4602      	mov	r2, r0
 800727a:	460b      	mov	r3, r1
 800727c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007280:	f7f8 ff72 	bl	8000168 <__aeabi_dsub>
 8007284:	4602      	mov	r2, r0
 8007286:	460b      	mov	r3, r1
 8007288:	3430      	adds	r4, #48	; 0x30
 800728a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800728e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007292:	f807 4b01 	strb.w	r4, [r7], #1
 8007296:	f7f9 fb91 	bl	80009bc <__aeabi_dcmplt>
 800729a:	2800      	cmp	r0, #0
 800729c:	d174      	bne.n	8007388 <_dtoa_r+0x648>
 800729e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072a2:	2000      	movs	r0, #0
 80072a4:	4911      	ldr	r1, [pc, #68]	; (80072ec <_dtoa_r+0x5ac>)
 80072a6:	f7f8 ff5f 	bl	8000168 <__aeabi_dsub>
 80072aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80072ae:	f7f9 fb85 	bl	80009bc <__aeabi_dcmplt>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	f040 80b7 	bne.w	8007426 <_dtoa_r+0x6e6>
 80072b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072ba:	429f      	cmp	r7, r3
 80072bc:	f43f af7a 	beq.w	80071b4 <_dtoa_r+0x474>
 80072c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072c4:	2200      	movs	r2, #0
 80072c6:	4b0a      	ldr	r3, [pc, #40]	; (80072f0 <_dtoa_r+0x5b0>)
 80072c8:	f7f9 f906 	bl	80004d8 <__aeabi_dmul>
 80072cc:	2200      	movs	r2, #0
 80072ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072d6:	4b06      	ldr	r3, [pc, #24]	; (80072f0 <_dtoa_r+0x5b0>)
 80072d8:	f7f9 f8fe 	bl	80004d8 <__aeabi_dmul>
 80072dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072e0:	e7c3      	b.n	800726a <_dtoa_r+0x52a>
 80072e2:	bf00      	nop
 80072e4:	08009dd0 	.word	0x08009dd0
 80072e8:	08009da8 	.word	0x08009da8
 80072ec:	3ff00000 	.word	0x3ff00000
 80072f0:	40240000 	.word	0x40240000
 80072f4:	401c0000 	.word	0x401c0000
 80072f8:	40140000 	.word	0x40140000
 80072fc:	3fe00000 	.word	0x3fe00000
 8007300:	4630      	mov	r0, r6
 8007302:	4639      	mov	r1, r7
 8007304:	f7f9 f8e8 	bl	80004d8 <__aeabi_dmul>
 8007308:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800730a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800730e:	9c03      	ldr	r4, [sp, #12]
 8007310:	9314      	str	r3, [sp, #80]	; 0x50
 8007312:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007316:	f7f9 fb8f 	bl	8000a38 <__aeabi_d2iz>
 800731a:	9015      	str	r0, [sp, #84]	; 0x54
 800731c:	f7f9 f872 	bl	8000404 <__aeabi_i2d>
 8007320:	4602      	mov	r2, r0
 8007322:	460b      	mov	r3, r1
 8007324:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007328:	f7f8 ff1e 	bl	8000168 <__aeabi_dsub>
 800732c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800732e:	4606      	mov	r6, r0
 8007330:	3330      	adds	r3, #48	; 0x30
 8007332:	f804 3b01 	strb.w	r3, [r4], #1
 8007336:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007338:	460f      	mov	r7, r1
 800733a:	429c      	cmp	r4, r3
 800733c:	f04f 0200 	mov.w	r2, #0
 8007340:	d124      	bne.n	800738c <_dtoa_r+0x64c>
 8007342:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007346:	4bb0      	ldr	r3, [pc, #704]	; (8007608 <_dtoa_r+0x8c8>)
 8007348:	f7f8 ff10 	bl	800016c <__adddf3>
 800734c:	4602      	mov	r2, r0
 800734e:	460b      	mov	r3, r1
 8007350:	4630      	mov	r0, r6
 8007352:	4639      	mov	r1, r7
 8007354:	f7f9 fb50 	bl	80009f8 <__aeabi_dcmpgt>
 8007358:	2800      	cmp	r0, #0
 800735a:	d163      	bne.n	8007424 <_dtoa_r+0x6e4>
 800735c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007360:	2000      	movs	r0, #0
 8007362:	49a9      	ldr	r1, [pc, #676]	; (8007608 <_dtoa_r+0x8c8>)
 8007364:	f7f8 ff00 	bl	8000168 <__aeabi_dsub>
 8007368:	4602      	mov	r2, r0
 800736a:	460b      	mov	r3, r1
 800736c:	4630      	mov	r0, r6
 800736e:	4639      	mov	r1, r7
 8007370:	f7f9 fb24 	bl	80009bc <__aeabi_dcmplt>
 8007374:	2800      	cmp	r0, #0
 8007376:	f43f af1d 	beq.w	80071b4 <_dtoa_r+0x474>
 800737a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800737c:	1e7b      	subs	r3, r7, #1
 800737e:	9314      	str	r3, [sp, #80]	; 0x50
 8007380:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007384:	2b30      	cmp	r3, #48	; 0x30
 8007386:	d0f8      	beq.n	800737a <_dtoa_r+0x63a>
 8007388:	46c2      	mov	sl, r8
 800738a:	e03b      	b.n	8007404 <_dtoa_r+0x6c4>
 800738c:	4b9f      	ldr	r3, [pc, #636]	; (800760c <_dtoa_r+0x8cc>)
 800738e:	f7f9 f8a3 	bl	80004d8 <__aeabi_dmul>
 8007392:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007396:	e7bc      	b.n	8007312 <_dtoa_r+0x5d2>
 8007398:	9f03      	ldr	r7, [sp, #12]
 800739a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800739e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073a2:	4640      	mov	r0, r8
 80073a4:	4649      	mov	r1, r9
 80073a6:	f7f9 f9c1 	bl	800072c <__aeabi_ddiv>
 80073aa:	f7f9 fb45 	bl	8000a38 <__aeabi_d2iz>
 80073ae:	4604      	mov	r4, r0
 80073b0:	f7f9 f828 	bl	8000404 <__aeabi_i2d>
 80073b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073b8:	f7f9 f88e 	bl	80004d8 <__aeabi_dmul>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4640      	mov	r0, r8
 80073c2:	4649      	mov	r1, r9
 80073c4:	f7f8 fed0 	bl	8000168 <__aeabi_dsub>
 80073c8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80073cc:	f807 6b01 	strb.w	r6, [r7], #1
 80073d0:	9e03      	ldr	r6, [sp, #12]
 80073d2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80073d6:	1bbe      	subs	r6, r7, r6
 80073d8:	45b4      	cmp	ip, r6
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	d136      	bne.n	800744e <_dtoa_r+0x70e>
 80073e0:	f7f8 fec4 	bl	800016c <__adddf3>
 80073e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073e8:	4680      	mov	r8, r0
 80073ea:	4689      	mov	r9, r1
 80073ec:	f7f9 fb04 	bl	80009f8 <__aeabi_dcmpgt>
 80073f0:	bb58      	cbnz	r0, 800744a <_dtoa_r+0x70a>
 80073f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073f6:	4640      	mov	r0, r8
 80073f8:	4649      	mov	r1, r9
 80073fa:	f7f9 fad5 	bl	80009a8 <__aeabi_dcmpeq>
 80073fe:	b108      	cbz	r0, 8007404 <_dtoa_r+0x6c4>
 8007400:	07e1      	lsls	r1, r4, #31
 8007402:	d422      	bmi.n	800744a <_dtoa_r+0x70a>
 8007404:	4628      	mov	r0, r5
 8007406:	4659      	mov	r1, fp
 8007408:	f000 fe68 	bl	80080dc <_Bfree>
 800740c:	2300      	movs	r3, #0
 800740e:	703b      	strb	r3, [r7, #0]
 8007410:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007412:	f10a 0001 	add.w	r0, sl, #1
 8007416:	6018      	str	r0, [r3, #0]
 8007418:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800741a:	2b00      	cmp	r3, #0
 800741c:	f43f acde 	beq.w	8006ddc <_dtoa_r+0x9c>
 8007420:	601f      	str	r7, [r3, #0]
 8007422:	e4db      	b.n	8006ddc <_dtoa_r+0x9c>
 8007424:	4627      	mov	r7, r4
 8007426:	463b      	mov	r3, r7
 8007428:	461f      	mov	r7, r3
 800742a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800742e:	2a39      	cmp	r2, #57	; 0x39
 8007430:	d107      	bne.n	8007442 <_dtoa_r+0x702>
 8007432:	9a03      	ldr	r2, [sp, #12]
 8007434:	429a      	cmp	r2, r3
 8007436:	d1f7      	bne.n	8007428 <_dtoa_r+0x6e8>
 8007438:	2230      	movs	r2, #48	; 0x30
 800743a:	9903      	ldr	r1, [sp, #12]
 800743c:	f108 0801 	add.w	r8, r8, #1
 8007440:	700a      	strb	r2, [r1, #0]
 8007442:	781a      	ldrb	r2, [r3, #0]
 8007444:	3201      	adds	r2, #1
 8007446:	701a      	strb	r2, [r3, #0]
 8007448:	e79e      	b.n	8007388 <_dtoa_r+0x648>
 800744a:	46d0      	mov	r8, sl
 800744c:	e7eb      	b.n	8007426 <_dtoa_r+0x6e6>
 800744e:	2200      	movs	r2, #0
 8007450:	4b6e      	ldr	r3, [pc, #440]	; (800760c <_dtoa_r+0x8cc>)
 8007452:	f7f9 f841 	bl	80004d8 <__aeabi_dmul>
 8007456:	2200      	movs	r2, #0
 8007458:	2300      	movs	r3, #0
 800745a:	4680      	mov	r8, r0
 800745c:	4689      	mov	r9, r1
 800745e:	f7f9 faa3 	bl	80009a8 <__aeabi_dcmpeq>
 8007462:	2800      	cmp	r0, #0
 8007464:	d09b      	beq.n	800739e <_dtoa_r+0x65e>
 8007466:	e7cd      	b.n	8007404 <_dtoa_r+0x6c4>
 8007468:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800746a:	2a00      	cmp	r2, #0
 800746c:	f000 80d0 	beq.w	8007610 <_dtoa_r+0x8d0>
 8007470:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007472:	2a01      	cmp	r2, #1
 8007474:	f300 80ae 	bgt.w	80075d4 <_dtoa_r+0x894>
 8007478:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800747a:	2a00      	cmp	r2, #0
 800747c:	f000 80a6 	beq.w	80075cc <_dtoa_r+0x88c>
 8007480:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007484:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007486:	9f06      	ldr	r7, [sp, #24]
 8007488:	9a06      	ldr	r2, [sp, #24]
 800748a:	2101      	movs	r1, #1
 800748c:	441a      	add	r2, r3
 800748e:	9206      	str	r2, [sp, #24]
 8007490:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007492:	4628      	mov	r0, r5
 8007494:	441a      	add	r2, r3
 8007496:	9209      	str	r2, [sp, #36]	; 0x24
 8007498:	f000 ff20 	bl	80082dc <__i2b>
 800749c:	4606      	mov	r6, r0
 800749e:	2f00      	cmp	r7, #0
 80074a0:	dd0c      	ble.n	80074bc <_dtoa_r+0x77c>
 80074a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	dd09      	ble.n	80074bc <_dtoa_r+0x77c>
 80074a8:	42bb      	cmp	r3, r7
 80074aa:	bfa8      	it	ge
 80074ac:	463b      	movge	r3, r7
 80074ae:	9a06      	ldr	r2, [sp, #24]
 80074b0:	1aff      	subs	r7, r7, r3
 80074b2:	1ad2      	subs	r2, r2, r3
 80074b4:	9206      	str	r2, [sp, #24]
 80074b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	9309      	str	r3, [sp, #36]	; 0x24
 80074bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074be:	b1f3      	cbz	r3, 80074fe <_dtoa_r+0x7be>
 80074c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 80a8 	beq.w	8007618 <_dtoa_r+0x8d8>
 80074c8:	2c00      	cmp	r4, #0
 80074ca:	dd10      	ble.n	80074ee <_dtoa_r+0x7ae>
 80074cc:	4631      	mov	r1, r6
 80074ce:	4622      	mov	r2, r4
 80074d0:	4628      	mov	r0, r5
 80074d2:	f000 ffc1 	bl	8008458 <__pow5mult>
 80074d6:	465a      	mov	r2, fp
 80074d8:	4601      	mov	r1, r0
 80074da:	4606      	mov	r6, r0
 80074dc:	4628      	mov	r0, r5
 80074de:	f000 ff13 	bl	8008308 <__multiply>
 80074e2:	4680      	mov	r8, r0
 80074e4:	4659      	mov	r1, fp
 80074e6:	4628      	mov	r0, r5
 80074e8:	f000 fdf8 	bl	80080dc <_Bfree>
 80074ec:	46c3      	mov	fp, r8
 80074ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074f0:	1b1a      	subs	r2, r3, r4
 80074f2:	d004      	beq.n	80074fe <_dtoa_r+0x7be>
 80074f4:	4659      	mov	r1, fp
 80074f6:	4628      	mov	r0, r5
 80074f8:	f000 ffae 	bl	8008458 <__pow5mult>
 80074fc:	4683      	mov	fp, r0
 80074fe:	2101      	movs	r1, #1
 8007500:	4628      	mov	r0, r5
 8007502:	f000 feeb 	bl	80082dc <__i2b>
 8007506:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007508:	4604      	mov	r4, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	f340 8086 	ble.w	800761c <_dtoa_r+0x8dc>
 8007510:	461a      	mov	r2, r3
 8007512:	4601      	mov	r1, r0
 8007514:	4628      	mov	r0, r5
 8007516:	f000 ff9f 	bl	8008458 <__pow5mult>
 800751a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800751c:	4604      	mov	r4, r0
 800751e:	2b01      	cmp	r3, #1
 8007520:	dd7f      	ble.n	8007622 <_dtoa_r+0x8e2>
 8007522:	f04f 0800 	mov.w	r8, #0
 8007526:	6923      	ldr	r3, [r4, #16]
 8007528:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800752c:	6918      	ldr	r0, [r3, #16]
 800752e:	f000 fe87 	bl	8008240 <__hi0bits>
 8007532:	f1c0 0020 	rsb	r0, r0, #32
 8007536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007538:	4418      	add	r0, r3
 800753a:	f010 001f 	ands.w	r0, r0, #31
 800753e:	f000 8092 	beq.w	8007666 <_dtoa_r+0x926>
 8007542:	f1c0 0320 	rsb	r3, r0, #32
 8007546:	2b04      	cmp	r3, #4
 8007548:	f340 808a 	ble.w	8007660 <_dtoa_r+0x920>
 800754c:	f1c0 001c 	rsb	r0, r0, #28
 8007550:	9b06      	ldr	r3, [sp, #24]
 8007552:	4407      	add	r7, r0
 8007554:	4403      	add	r3, r0
 8007556:	9306      	str	r3, [sp, #24]
 8007558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800755a:	4403      	add	r3, r0
 800755c:	9309      	str	r3, [sp, #36]	; 0x24
 800755e:	9b06      	ldr	r3, [sp, #24]
 8007560:	2b00      	cmp	r3, #0
 8007562:	dd05      	ble.n	8007570 <_dtoa_r+0x830>
 8007564:	4659      	mov	r1, fp
 8007566:	461a      	mov	r2, r3
 8007568:	4628      	mov	r0, r5
 800756a:	f000 ffcf 	bl	800850c <__lshift>
 800756e:	4683      	mov	fp, r0
 8007570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007572:	2b00      	cmp	r3, #0
 8007574:	dd05      	ble.n	8007582 <_dtoa_r+0x842>
 8007576:	4621      	mov	r1, r4
 8007578:	461a      	mov	r2, r3
 800757a:	4628      	mov	r0, r5
 800757c:	f000 ffc6 	bl	800850c <__lshift>
 8007580:	4604      	mov	r4, r0
 8007582:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007584:	2b00      	cmp	r3, #0
 8007586:	d070      	beq.n	800766a <_dtoa_r+0x92a>
 8007588:	4621      	mov	r1, r4
 800758a:	4658      	mov	r0, fp
 800758c:	f001 f82e 	bl	80085ec <__mcmp>
 8007590:	2800      	cmp	r0, #0
 8007592:	da6a      	bge.n	800766a <_dtoa_r+0x92a>
 8007594:	2300      	movs	r3, #0
 8007596:	4659      	mov	r1, fp
 8007598:	220a      	movs	r2, #10
 800759a:	4628      	mov	r0, r5
 800759c:	f000 fdc0 	bl	8008120 <__multadd>
 80075a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075a2:	4683      	mov	fp, r0
 80075a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f000 8194 	beq.w	80078d6 <_dtoa_r+0xb96>
 80075ae:	4631      	mov	r1, r6
 80075b0:	2300      	movs	r3, #0
 80075b2:	220a      	movs	r2, #10
 80075b4:	4628      	mov	r0, r5
 80075b6:	f000 fdb3 	bl	8008120 <__multadd>
 80075ba:	f1b9 0f00 	cmp.w	r9, #0
 80075be:	4606      	mov	r6, r0
 80075c0:	f300 8093 	bgt.w	80076ea <_dtoa_r+0x9aa>
 80075c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	dc57      	bgt.n	800767a <_dtoa_r+0x93a>
 80075ca:	e08e      	b.n	80076ea <_dtoa_r+0x9aa>
 80075cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80075ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80075d2:	e757      	b.n	8007484 <_dtoa_r+0x744>
 80075d4:	9b08      	ldr	r3, [sp, #32]
 80075d6:	1e5c      	subs	r4, r3, #1
 80075d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075da:	42a3      	cmp	r3, r4
 80075dc:	bfb7      	itett	lt
 80075de:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80075e0:	1b1c      	subge	r4, r3, r4
 80075e2:	1ae2      	sublt	r2, r4, r3
 80075e4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80075e6:	bfbe      	ittt	lt
 80075e8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80075ea:	189b      	addlt	r3, r3, r2
 80075ec:	930e      	strlt	r3, [sp, #56]	; 0x38
 80075ee:	9b08      	ldr	r3, [sp, #32]
 80075f0:	bfb8      	it	lt
 80075f2:	2400      	movlt	r4, #0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	bfbb      	ittet	lt
 80075f8:	9b06      	ldrlt	r3, [sp, #24]
 80075fa:	9a08      	ldrlt	r2, [sp, #32]
 80075fc:	9f06      	ldrge	r7, [sp, #24]
 80075fe:	1a9f      	sublt	r7, r3, r2
 8007600:	bfac      	ite	ge
 8007602:	9b08      	ldrge	r3, [sp, #32]
 8007604:	2300      	movlt	r3, #0
 8007606:	e73f      	b.n	8007488 <_dtoa_r+0x748>
 8007608:	3fe00000 	.word	0x3fe00000
 800760c:	40240000 	.word	0x40240000
 8007610:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007612:	9f06      	ldr	r7, [sp, #24]
 8007614:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007616:	e742      	b.n	800749e <_dtoa_r+0x75e>
 8007618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800761a:	e76b      	b.n	80074f4 <_dtoa_r+0x7b4>
 800761c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800761e:	2b01      	cmp	r3, #1
 8007620:	dc19      	bgt.n	8007656 <_dtoa_r+0x916>
 8007622:	9b04      	ldr	r3, [sp, #16]
 8007624:	b9bb      	cbnz	r3, 8007656 <_dtoa_r+0x916>
 8007626:	9b05      	ldr	r3, [sp, #20]
 8007628:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800762c:	b99b      	cbnz	r3, 8007656 <_dtoa_r+0x916>
 800762e:	9b05      	ldr	r3, [sp, #20]
 8007630:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007634:	0d1b      	lsrs	r3, r3, #20
 8007636:	051b      	lsls	r3, r3, #20
 8007638:	b183      	cbz	r3, 800765c <_dtoa_r+0x91c>
 800763a:	f04f 0801 	mov.w	r8, #1
 800763e:	9b06      	ldr	r3, [sp, #24]
 8007640:	3301      	adds	r3, #1
 8007642:	9306      	str	r3, [sp, #24]
 8007644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007646:	3301      	adds	r3, #1
 8007648:	9309      	str	r3, [sp, #36]	; 0x24
 800764a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800764c:	2b00      	cmp	r3, #0
 800764e:	f47f af6a 	bne.w	8007526 <_dtoa_r+0x7e6>
 8007652:	2001      	movs	r0, #1
 8007654:	e76f      	b.n	8007536 <_dtoa_r+0x7f6>
 8007656:	f04f 0800 	mov.w	r8, #0
 800765a:	e7f6      	b.n	800764a <_dtoa_r+0x90a>
 800765c:	4698      	mov	r8, r3
 800765e:	e7f4      	b.n	800764a <_dtoa_r+0x90a>
 8007660:	f43f af7d 	beq.w	800755e <_dtoa_r+0x81e>
 8007664:	4618      	mov	r0, r3
 8007666:	301c      	adds	r0, #28
 8007668:	e772      	b.n	8007550 <_dtoa_r+0x810>
 800766a:	9b08      	ldr	r3, [sp, #32]
 800766c:	2b00      	cmp	r3, #0
 800766e:	dc36      	bgt.n	80076de <_dtoa_r+0x99e>
 8007670:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007672:	2b02      	cmp	r3, #2
 8007674:	dd33      	ble.n	80076de <_dtoa_r+0x99e>
 8007676:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800767a:	f1b9 0f00 	cmp.w	r9, #0
 800767e:	d10d      	bne.n	800769c <_dtoa_r+0x95c>
 8007680:	4621      	mov	r1, r4
 8007682:	464b      	mov	r3, r9
 8007684:	2205      	movs	r2, #5
 8007686:	4628      	mov	r0, r5
 8007688:	f000 fd4a 	bl	8008120 <__multadd>
 800768c:	4601      	mov	r1, r0
 800768e:	4604      	mov	r4, r0
 8007690:	4658      	mov	r0, fp
 8007692:	f000 ffab 	bl	80085ec <__mcmp>
 8007696:	2800      	cmp	r0, #0
 8007698:	f73f adb8 	bgt.w	800720c <_dtoa_r+0x4cc>
 800769c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800769e:	9f03      	ldr	r7, [sp, #12]
 80076a0:	ea6f 0a03 	mvn.w	sl, r3
 80076a4:	f04f 0800 	mov.w	r8, #0
 80076a8:	4621      	mov	r1, r4
 80076aa:	4628      	mov	r0, r5
 80076ac:	f000 fd16 	bl	80080dc <_Bfree>
 80076b0:	2e00      	cmp	r6, #0
 80076b2:	f43f aea7 	beq.w	8007404 <_dtoa_r+0x6c4>
 80076b6:	f1b8 0f00 	cmp.w	r8, #0
 80076ba:	d005      	beq.n	80076c8 <_dtoa_r+0x988>
 80076bc:	45b0      	cmp	r8, r6
 80076be:	d003      	beq.n	80076c8 <_dtoa_r+0x988>
 80076c0:	4641      	mov	r1, r8
 80076c2:	4628      	mov	r0, r5
 80076c4:	f000 fd0a 	bl	80080dc <_Bfree>
 80076c8:	4631      	mov	r1, r6
 80076ca:	4628      	mov	r0, r5
 80076cc:	f000 fd06 	bl	80080dc <_Bfree>
 80076d0:	e698      	b.n	8007404 <_dtoa_r+0x6c4>
 80076d2:	2400      	movs	r4, #0
 80076d4:	4626      	mov	r6, r4
 80076d6:	e7e1      	b.n	800769c <_dtoa_r+0x95c>
 80076d8:	46c2      	mov	sl, r8
 80076da:	4626      	mov	r6, r4
 80076dc:	e596      	b.n	800720c <_dtoa_r+0x4cc>
 80076de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 80fd 	beq.w	80078e4 <_dtoa_r+0xba4>
 80076ea:	2f00      	cmp	r7, #0
 80076ec:	dd05      	ble.n	80076fa <_dtoa_r+0x9ba>
 80076ee:	4631      	mov	r1, r6
 80076f0:	463a      	mov	r2, r7
 80076f2:	4628      	mov	r0, r5
 80076f4:	f000 ff0a 	bl	800850c <__lshift>
 80076f8:	4606      	mov	r6, r0
 80076fa:	f1b8 0f00 	cmp.w	r8, #0
 80076fe:	d05c      	beq.n	80077ba <_dtoa_r+0xa7a>
 8007700:	4628      	mov	r0, r5
 8007702:	6871      	ldr	r1, [r6, #4]
 8007704:	f000 fcaa 	bl	800805c <_Balloc>
 8007708:	4607      	mov	r7, r0
 800770a:	b928      	cbnz	r0, 8007718 <_dtoa_r+0x9d8>
 800770c:	4602      	mov	r2, r0
 800770e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007712:	4b7f      	ldr	r3, [pc, #508]	; (8007910 <_dtoa_r+0xbd0>)
 8007714:	f7ff bb28 	b.w	8006d68 <_dtoa_r+0x28>
 8007718:	6932      	ldr	r2, [r6, #16]
 800771a:	f106 010c 	add.w	r1, r6, #12
 800771e:	3202      	adds	r2, #2
 8007720:	0092      	lsls	r2, r2, #2
 8007722:	300c      	adds	r0, #12
 8007724:	f000 fc8c 	bl	8008040 <memcpy>
 8007728:	2201      	movs	r2, #1
 800772a:	4639      	mov	r1, r7
 800772c:	4628      	mov	r0, r5
 800772e:	f000 feed 	bl	800850c <__lshift>
 8007732:	46b0      	mov	r8, r6
 8007734:	4606      	mov	r6, r0
 8007736:	9b03      	ldr	r3, [sp, #12]
 8007738:	3301      	adds	r3, #1
 800773a:	9308      	str	r3, [sp, #32]
 800773c:	9b03      	ldr	r3, [sp, #12]
 800773e:	444b      	add	r3, r9
 8007740:	930a      	str	r3, [sp, #40]	; 0x28
 8007742:	9b04      	ldr	r3, [sp, #16]
 8007744:	f003 0301 	and.w	r3, r3, #1
 8007748:	9309      	str	r3, [sp, #36]	; 0x24
 800774a:	9b08      	ldr	r3, [sp, #32]
 800774c:	4621      	mov	r1, r4
 800774e:	3b01      	subs	r3, #1
 8007750:	4658      	mov	r0, fp
 8007752:	9304      	str	r3, [sp, #16]
 8007754:	f7ff fa68 	bl	8006c28 <quorem>
 8007758:	4603      	mov	r3, r0
 800775a:	4641      	mov	r1, r8
 800775c:	3330      	adds	r3, #48	; 0x30
 800775e:	9006      	str	r0, [sp, #24]
 8007760:	4658      	mov	r0, fp
 8007762:	930b      	str	r3, [sp, #44]	; 0x2c
 8007764:	f000 ff42 	bl	80085ec <__mcmp>
 8007768:	4632      	mov	r2, r6
 800776a:	4681      	mov	r9, r0
 800776c:	4621      	mov	r1, r4
 800776e:	4628      	mov	r0, r5
 8007770:	f000 ff58 	bl	8008624 <__mdiff>
 8007774:	68c2      	ldr	r2, [r0, #12]
 8007776:	4607      	mov	r7, r0
 8007778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800777a:	bb02      	cbnz	r2, 80077be <_dtoa_r+0xa7e>
 800777c:	4601      	mov	r1, r0
 800777e:	4658      	mov	r0, fp
 8007780:	f000 ff34 	bl	80085ec <__mcmp>
 8007784:	4602      	mov	r2, r0
 8007786:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007788:	4639      	mov	r1, r7
 800778a:	4628      	mov	r0, r5
 800778c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007790:	f000 fca4 	bl	80080dc <_Bfree>
 8007794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007798:	9f08      	ldr	r7, [sp, #32]
 800779a:	ea43 0102 	orr.w	r1, r3, r2
 800779e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a0:	430b      	orrs	r3, r1
 80077a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077a4:	d10d      	bne.n	80077c2 <_dtoa_r+0xa82>
 80077a6:	2b39      	cmp	r3, #57	; 0x39
 80077a8:	d029      	beq.n	80077fe <_dtoa_r+0xabe>
 80077aa:	f1b9 0f00 	cmp.w	r9, #0
 80077ae:	dd01      	ble.n	80077b4 <_dtoa_r+0xa74>
 80077b0:	9b06      	ldr	r3, [sp, #24]
 80077b2:	3331      	adds	r3, #49	; 0x31
 80077b4:	9a04      	ldr	r2, [sp, #16]
 80077b6:	7013      	strb	r3, [r2, #0]
 80077b8:	e776      	b.n	80076a8 <_dtoa_r+0x968>
 80077ba:	4630      	mov	r0, r6
 80077bc:	e7b9      	b.n	8007732 <_dtoa_r+0x9f2>
 80077be:	2201      	movs	r2, #1
 80077c0:	e7e2      	b.n	8007788 <_dtoa_r+0xa48>
 80077c2:	f1b9 0f00 	cmp.w	r9, #0
 80077c6:	db06      	blt.n	80077d6 <_dtoa_r+0xa96>
 80077c8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80077ca:	ea41 0909 	orr.w	r9, r1, r9
 80077ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077d0:	ea59 0101 	orrs.w	r1, r9, r1
 80077d4:	d120      	bne.n	8007818 <_dtoa_r+0xad8>
 80077d6:	2a00      	cmp	r2, #0
 80077d8:	ddec      	ble.n	80077b4 <_dtoa_r+0xa74>
 80077da:	4659      	mov	r1, fp
 80077dc:	2201      	movs	r2, #1
 80077de:	4628      	mov	r0, r5
 80077e0:	9308      	str	r3, [sp, #32]
 80077e2:	f000 fe93 	bl	800850c <__lshift>
 80077e6:	4621      	mov	r1, r4
 80077e8:	4683      	mov	fp, r0
 80077ea:	f000 feff 	bl	80085ec <__mcmp>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	9b08      	ldr	r3, [sp, #32]
 80077f2:	dc02      	bgt.n	80077fa <_dtoa_r+0xaba>
 80077f4:	d1de      	bne.n	80077b4 <_dtoa_r+0xa74>
 80077f6:	07da      	lsls	r2, r3, #31
 80077f8:	d5dc      	bpl.n	80077b4 <_dtoa_r+0xa74>
 80077fa:	2b39      	cmp	r3, #57	; 0x39
 80077fc:	d1d8      	bne.n	80077b0 <_dtoa_r+0xa70>
 80077fe:	2339      	movs	r3, #57	; 0x39
 8007800:	9a04      	ldr	r2, [sp, #16]
 8007802:	7013      	strb	r3, [r2, #0]
 8007804:	463b      	mov	r3, r7
 8007806:	461f      	mov	r7, r3
 8007808:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800780c:	3b01      	subs	r3, #1
 800780e:	2a39      	cmp	r2, #57	; 0x39
 8007810:	d050      	beq.n	80078b4 <_dtoa_r+0xb74>
 8007812:	3201      	adds	r2, #1
 8007814:	701a      	strb	r2, [r3, #0]
 8007816:	e747      	b.n	80076a8 <_dtoa_r+0x968>
 8007818:	2a00      	cmp	r2, #0
 800781a:	dd03      	ble.n	8007824 <_dtoa_r+0xae4>
 800781c:	2b39      	cmp	r3, #57	; 0x39
 800781e:	d0ee      	beq.n	80077fe <_dtoa_r+0xabe>
 8007820:	3301      	adds	r3, #1
 8007822:	e7c7      	b.n	80077b4 <_dtoa_r+0xa74>
 8007824:	9a08      	ldr	r2, [sp, #32]
 8007826:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007828:	f802 3c01 	strb.w	r3, [r2, #-1]
 800782c:	428a      	cmp	r2, r1
 800782e:	d02a      	beq.n	8007886 <_dtoa_r+0xb46>
 8007830:	4659      	mov	r1, fp
 8007832:	2300      	movs	r3, #0
 8007834:	220a      	movs	r2, #10
 8007836:	4628      	mov	r0, r5
 8007838:	f000 fc72 	bl	8008120 <__multadd>
 800783c:	45b0      	cmp	r8, r6
 800783e:	4683      	mov	fp, r0
 8007840:	f04f 0300 	mov.w	r3, #0
 8007844:	f04f 020a 	mov.w	r2, #10
 8007848:	4641      	mov	r1, r8
 800784a:	4628      	mov	r0, r5
 800784c:	d107      	bne.n	800785e <_dtoa_r+0xb1e>
 800784e:	f000 fc67 	bl	8008120 <__multadd>
 8007852:	4680      	mov	r8, r0
 8007854:	4606      	mov	r6, r0
 8007856:	9b08      	ldr	r3, [sp, #32]
 8007858:	3301      	adds	r3, #1
 800785a:	9308      	str	r3, [sp, #32]
 800785c:	e775      	b.n	800774a <_dtoa_r+0xa0a>
 800785e:	f000 fc5f 	bl	8008120 <__multadd>
 8007862:	4631      	mov	r1, r6
 8007864:	4680      	mov	r8, r0
 8007866:	2300      	movs	r3, #0
 8007868:	220a      	movs	r2, #10
 800786a:	4628      	mov	r0, r5
 800786c:	f000 fc58 	bl	8008120 <__multadd>
 8007870:	4606      	mov	r6, r0
 8007872:	e7f0      	b.n	8007856 <_dtoa_r+0xb16>
 8007874:	f1b9 0f00 	cmp.w	r9, #0
 8007878:	bfcc      	ite	gt
 800787a:	464f      	movgt	r7, r9
 800787c:	2701      	movle	r7, #1
 800787e:	f04f 0800 	mov.w	r8, #0
 8007882:	9a03      	ldr	r2, [sp, #12]
 8007884:	4417      	add	r7, r2
 8007886:	4659      	mov	r1, fp
 8007888:	2201      	movs	r2, #1
 800788a:	4628      	mov	r0, r5
 800788c:	9308      	str	r3, [sp, #32]
 800788e:	f000 fe3d 	bl	800850c <__lshift>
 8007892:	4621      	mov	r1, r4
 8007894:	4683      	mov	fp, r0
 8007896:	f000 fea9 	bl	80085ec <__mcmp>
 800789a:	2800      	cmp	r0, #0
 800789c:	dcb2      	bgt.n	8007804 <_dtoa_r+0xac4>
 800789e:	d102      	bne.n	80078a6 <_dtoa_r+0xb66>
 80078a0:	9b08      	ldr	r3, [sp, #32]
 80078a2:	07db      	lsls	r3, r3, #31
 80078a4:	d4ae      	bmi.n	8007804 <_dtoa_r+0xac4>
 80078a6:	463b      	mov	r3, r7
 80078a8:	461f      	mov	r7, r3
 80078aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078ae:	2a30      	cmp	r2, #48	; 0x30
 80078b0:	d0fa      	beq.n	80078a8 <_dtoa_r+0xb68>
 80078b2:	e6f9      	b.n	80076a8 <_dtoa_r+0x968>
 80078b4:	9a03      	ldr	r2, [sp, #12]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d1a5      	bne.n	8007806 <_dtoa_r+0xac6>
 80078ba:	2331      	movs	r3, #49	; 0x31
 80078bc:	f10a 0a01 	add.w	sl, sl, #1
 80078c0:	e779      	b.n	80077b6 <_dtoa_r+0xa76>
 80078c2:	4b14      	ldr	r3, [pc, #80]	; (8007914 <_dtoa_r+0xbd4>)
 80078c4:	f7ff baa8 	b.w	8006e18 <_dtoa_r+0xd8>
 80078c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	f47f aa81 	bne.w	8006dd2 <_dtoa_r+0x92>
 80078d0:	4b11      	ldr	r3, [pc, #68]	; (8007918 <_dtoa_r+0xbd8>)
 80078d2:	f7ff baa1 	b.w	8006e18 <_dtoa_r+0xd8>
 80078d6:	f1b9 0f00 	cmp.w	r9, #0
 80078da:	dc03      	bgt.n	80078e4 <_dtoa_r+0xba4>
 80078dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078de:	2b02      	cmp	r3, #2
 80078e0:	f73f aecb 	bgt.w	800767a <_dtoa_r+0x93a>
 80078e4:	9f03      	ldr	r7, [sp, #12]
 80078e6:	4621      	mov	r1, r4
 80078e8:	4658      	mov	r0, fp
 80078ea:	f7ff f99d 	bl	8006c28 <quorem>
 80078ee:	9a03      	ldr	r2, [sp, #12]
 80078f0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80078f4:	f807 3b01 	strb.w	r3, [r7], #1
 80078f8:	1aba      	subs	r2, r7, r2
 80078fa:	4591      	cmp	r9, r2
 80078fc:	ddba      	ble.n	8007874 <_dtoa_r+0xb34>
 80078fe:	4659      	mov	r1, fp
 8007900:	2300      	movs	r3, #0
 8007902:	220a      	movs	r2, #10
 8007904:	4628      	mov	r0, r5
 8007906:	f000 fc0b 	bl	8008120 <__multadd>
 800790a:	4683      	mov	fp, r0
 800790c:	e7eb      	b.n	80078e6 <_dtoa_r+0xba6>
 800790e:	bf00      	nop
 8007910:	08009cc0 	.word	0x08009cc0
 8007914:	08009ac0 	.word	0x08009ac0
 8007918:	08009c41 	.word	0x08009c41

0800791c <rshift>:
 800791c:	6903      	ldr	r3, [r0, #16]
 800791e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007922:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007926:	f100 0414 	add.w	r4, r0, #20
 800792a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800792e:	dd46      	ble.n	80079be <rshift+0xa2>
 8007930:	f011 011f 	ands.w	r1, r1, #31
 8007934:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007938:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800793c:	d10c      	bne.n	8007958 <rshift+0x3c>
 800793e:	4629      	mov	r1, r5
 8007940:	f100 0710 	add.w	r7, r0, #16
 8007944:	42b1      	cmp	r1, r6
 8007946:	d335      	bcc.n	80079b4 <rshift+0x98>
 8007948:	1a9b      	subs	r3, r3, r2
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	1eea      	subs	r2, r5, #3
 800794e:	4296      	cmp	r6, r2
 8007950:	bf38      	it	cc
 8007952:	2300      	movcc	r3, #0
 8007954:	4423      	add	r3, r4
 8007956:	e015      	b.n	8007984 <rshift+0x68>
 8007958:	46a1      	mov	r9, r4
 800795a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800795e:	f1c1 0820 	rsb	r8, r1, #32
 8007962:	40cf      	lsrs	r7, r1
 8007964:	f105 0e04 	add.w	lr, r5, #4
 8007968:	4576      	cmp	r6, lr
 800796a:	46f4      	mov	ip, lr
 800796c:	d816      	bhi.n	800799c <rshift+0x80>
 800796e:	1a9a      	subs	r2, r3, r2
 8007970:	0092      	lsls	r2, r2, #2
 8007972:	3a04      	subs	r2, #4
 8007974:	3501      	adds	r5, #1
 8007976:	42ae      	cmp	r6, r5
 8007978:	bf38      	it	cc
 800797a:	2200      	movcc	r2, #0
 800797c:	18a3      	adds	r3, r4, r2
 800797e:	50a7      	str	r7, [r4, r2]
 8007980:	b107      	cbz	r7, 8007984 <rshift+0x68>
 8007982:	3304      	adds	r3, #4
 8007984:	42a3      	cmp	r3, r4
 8007986:	eba3 0204 	sub.w	r2, r3, r4
 800798a:	bf08      	it	eq
 800798c:	2300      	moveq	r3, #0
 800798e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007992:	6102      	str	r2, [r0, #16]
 8007994:	bf08      	it	eq
 8007996:	6143      	streq	r3, [r0, #20]
 8007998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800799c:	f8dc c000 	ldr.w	ip, [ip]
 80079a0:	fa0c fc08 	lsl.w	ip, ip, r8
 80079a4:	ea4c 0707 	orr.w	r7, ip, r7
 80079a8:	f849 7b04 	str.w	r7, [r9], #4
 80079ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80079b0:	40cf      	lsrs	r7, r1
 80079b2:	e7d9      	b.n	8007968 <rshift+0x4c>
 80079b4:	f851 cb04 	ldr.w	ip, [r1], #4
 80079b8:	f847 cf04 	str.w	ip, [r7, #4]!
 80079bc:	e7c2      	b.n	8007944 <rshift+0x28>
 80079be:	4623      	mov	r3, r4
 80079c0:	e7e0      	b.n	8007984 <rshift+0x68>

080079c2 <__hexdig_fun>:
 80079c2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80079c6:	2b09      	cmp	r3, #9
 80079c8:	d802      	bhi.n	80079d0 <__hexdig_fun+0xe>
 80079ca:	3820      	subs	r0, #32
 80079cc:	b2c0      	uxtb	r0, r0
 80079ce:	4770      	bx	lr
 80079d0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80079d4:	2b05      	cmp	r3, #5
 80079d6:	d801      	bhi.n	80079dc <__hexdig_fun+0x1a>
 80079d8:	3847      	subs	r0, #71	; 0x47
 80079da:	e7f7      	b.n	80079cc <__hexdig_fun+0xa>
 80079dc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80079e0:	2b05      	cmp	r3, #5
 80079e2:	d801      	bhi.n	80079e8 <__hexdig_fun+0x26>
 80079e4:	3827      	subs	r0, #39	; 0x27
 80079e6:	e7f1      	b.n	80079cc <__hexdig_fun+0xa>
 80079e8:	2000      	movs	r0, #0
 80079ea:	4770      	bx	lr

080079ec <__gethex>:
 80079ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f0:	b08b      	sub	sp, #44	; 0x2c
 80079f2:	9305      	str	r3, [sp, #20]
 80079f4:	4bb2      	ldr	r3, [pc, #712]	; (8007cc0 <__gethex+0x2d4>)
 80079f6:	9002      	str	r0, [sp, #8]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	468b      	mov	fp, r1
 80079fc:	4618      	mov	r0, r3
 80079fe:	4690      	mov	r8, r2
 8007a00:	9303      	str	r3, [sp, #12]
 8007a02:	f7f8 fba5 	bl	8000150 <strlen>
 8007a06:	4682      	mov	sl, r0
 8007a08:	9b03      	ldr	r3, [sp, #12]
 8007a0a:	f8db 2000 	ldr.w	r2, [fp]
 8007a0e:	4403      	add	r3, r0
 8007a10:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007a14:	9306      	str	r3, [sp, #24]
 8007a16:	1c93      	adds	r3, r2, #2
 8007a18:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007a1c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007a20:	32fe      	adds	r2, #254	; 0xfe
 8007a22:	18d1      	adds	r1, r2, r3
 8007a24:	461f      	mov	r7, r3
 8007a26:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007a2a:	9101      	str	r1, [sp, #4]
 8007a2c:	2830      	cmp	r0, #48	; 0x30
 8007a2e:	d0f8      	beq.n	8007a22 <__gethex+0x36>
 8007a30:	f7ff ffc7 	bl	80079c2 <__hexdig_fun>
 8007a34:	4604      	mov	r4, r0
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d13a      	bne.n	8007ab0 <__gethex+0xc4>
 8007a3a:	4652      	mov	r2, sl
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	9903      	ldr	r1, [sp, #12]
 8007a40:	f001 fa26 	bl	8008e90 <strncmp>
 8007a44:	4605      	mov	r5, r0
 8007a46:	2800      	cmp	r0, #0
 8007a48:	d166      	bne.n	8007b18 <__gethex+0x12c>
 8007a4a:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007a4e:	eb07 060a 	add.w	r6, r7, sl
 8007a52:	f7ff ffb6 	bl	80079c2 <__hexdig_fun>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	d060      	beq.n	8007b1c <__gethex+0x130>
 8007a5a:	4633      	mov	r3, r6
 8007a5c:	7818      	ldrb	r0, [r3, #0]
 8007a5e:	461f      	mov	r7, r3
 8007a60:	2830      	cmp	r0, #48	; 0x30
 8007a62:	f103 0301 	add.w	r3, r3, #1
 8007a66:	d0f9      	beq.n	8007a5c <__gethex+0x70>
 8007a68:	f7ff ffab 	bl	80079c2 <__hexdig_fun>
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	fab0 f480 	clz	r4, r0
 8007a72:	4635      	mov	r5, r6
 8007a74:	0964      	lsrs	r4, r4, #5
 8007a76:	9301      	str	r3, [sp, #4]
 8007a78:	463a      	mov	r2, r7
 8007a7a:	4616      	mov	r6, r2
 8007a7c:	7830      	ldrb	r0, [r6, #0]
 8007a7e:	3201      	adds	r2, #1
 8007a80:	f7ff ff9f 	bl	80079c2 <__hexdig_fun>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d1f8      	bne.n	8007a7a <__gethex+0x8e>
 8007a88:	4652      	mov	r2, sl
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	9903      	ldr	r1, [sp, #12]
 8007a8e:	f001 f9ff 	bl	8008e90 <strncmp>
 8007a92:	b980      	cbnz	r0, 8007ab6 <__gethex+0xca>
 8007a94:	b94d      	cbnz	r5, 8007aaa <__gethex+0xbe>
 8007a96:	eb06 050a 	add.w	r5, r6, sl
 8007a9a:	462a      	mov	r2, r5
 8007a9c:	4616      	mov	r6, r2
 8007a9e:	7830      	ldrb	r0, [r6, #0]
 8007aa0:	3201      	adds	r2, #1
 8007aa2:	f7ff ff8e 	bl	80079c2 <__hexdig_fun>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d1f8      	bne.n	8007a9c <__gethex+0xb0>
 8007aaa:	1bad      	subs	r5, r5, r6
 8007aac:	00ad      	lsls	r5, r5, #2
 8007aae:	e004      	b.n	8007aba <__gethex+0xce>
 8007ab0:	2400      	movs	r4, #0
 8007ab2:	4625      	mov	r5, r4
 8007ab4:	e7e0      	b.n	8007a78 <__gethex+0x8c>
 8007ab6:	2d00      	cmp	r5, #0
 8007ab8:	d1f7      	bne.n	8007aaa <__gethex+0xbe>
 8007aba:	7833      	ldrb	r3, [r6, #0]
 8007abc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007ac0:	2b50      	cmp	r3, #80	; 0x50
 8007ac2:	d139      	bne.n	8007b38 <__gethex+0x14c>
 8007ac4:	7873      	ldrb	r3, [r6, #1]
 8007ac6:	2b2b      	cmp	r3, #43	; 0x2b
 8007ac8:	d02a      	beq.n	8007b20 <__gethex+0x134>
 8007aca:	2b2d      	cmp	r3, #45	; 0x2d
 8007acc:	d02c      	beq.n	8007b28 <__gethex+0x13c>
 8007ace:	f04f 0900 	mov.w	r9, #0
 8007ad2:	1c71      	adds	r1, r6, #1
 8007ad4:	7808      	ldrb	r0, [r1, #0]
 8007ad6:	f7ff ff74 	bl	80079c2 <__hexdig_fun>
 8007ada:	1e43      	subs	r3, r0, #1
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b18      	cmp	r3, #24
 8007ae0:	d82a      	bhi.n	8007b38 <__gethex+0x14c>
 8007ae2:	f1a0 0210 	sub.w	r2, r0, #16
 8007ae6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007aea:	f7ff ff6a 	bl	80079c2 <__hexdig_fun>
 8007aee:	1e43      	subs	r3, r0, #1
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b18      	cmp	r3, #24
 8007af4:	d91b      	bls.n	8007b2e <__gethex+0x142>
 8007af6:	f1b9 0f00 	cmp.w	r9, #0
 8007afa:	d000      	beq.n	8007afe <__gethex+0x112>
 8007afc:	4252      	negs	r2, r2
 8007afe:	4415      	add	r5, r2
 8007b00:	f8cb 1000 	str.w	r1, [fp]
 8007b04:	b1d4      	cbz	r4, 8007b3c <__gethex+0x150>
 8007b06:	9b01      	ldr	r3, [sp, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	bf14      	ite	ne
 8007b0c:	2700      	movne	r7, #0
 8007b0e:	2706      	moveq	r7, #6
 8007b10:	4638      	mov	r0, r7
 8007b12:	b00b      	add	sp, #44	; 0x2c
 8007b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b18:	463e      	mov	r6, r7
 8007b1a:	4625      	mov	r5, r4
 8007b1c:	2401      	movs	r4, #1
 8007b1e:	e7cc      	b.n	8007aba <__gethex+0xce>
 8007b20:	f04f 0900 	mov.w	r9, #0
 8007b24:	1cb1      	adds	r1, r6, #2
 8007b26:	e7d5      	b.n	8007ad4 <__gethex+0xe8>
 8007b28:	f04f 0901 	mov.w	r9, #1
 8007b2c:	e7fa      	b.n	8007b24 <__gethex+0x138>
 8007b2e:	230a      	movs	r3, #10
 8007b30:	fb03 0202 	mla	r2, r3, r2, r0
 8007b34:	3a10      	subs	r2, #16
 8007b36:	e7d6      	b.n	8007ae6 <__gethex+0xfa>
 8007b38:	4631      	mov	r1, r6
 8007b3a:	e7e1      	b.n	8007b00 <__gethex+0x114>
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	1bf3      	subs	r3, r6, r7
 8007b40:	3b01      	subs	r3, #1
 8007b42:	2b07      	cmp	r3, #7
 8007b44:	dc0a      	bgt.n	8007b5c <__gethex+0x170>
 8007b46:	9802      	ldr	r0, [sp, #8]
 8007b48:	f000 fa88 	bl	800805c <_Balloc>
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	b940      	cbnz	r0, 8007b62 <__gethex+0x176>
 8007b50:	4602      	mov	r2, r0
 8007b52:	21de      	movs	r1, #222	; 0xde
 8007b54:	4b5b      	ldr	r3, [pc, #364]	; (8007cc4 <__gethex+0x2d8>)
 8007b56:	485c      	ldr	r0, [pc, #368]	; (8007cc8 <__gethex+0x2dc>)
 8007b58:	f001 f9bc 	bl	8008ed4 <__assert_func>
 8007b5c:	3101      	adds	r1, #1
 8007b5e:	105b      	asrs	r3, r3, #1
 8007b60:	e7ef      	b.n	8007b42 <__gethex+0x156>
 8007b62:	f04f 0b00 	mov.w	fp, #0
 8007b66:	f100 0914 	add.w	r9, r0, #20
 8007b6a:	f1ca 0301 	rsb	r3, sl, #1
 8007b6e:	f8cd 9010 	str.w	r9, [sp, #16]
 8007b72:	f8cd b004 	str.w	fp, [sp, #4]
 8007b76:	9308      	str	r3, [sp, #32]
 8007b78:	42b7      	cmp	r7, r6
 8007b7a:	d33f      	bcc.n	8007bfc <__gethex+0x210>
 8007b7c:	9f04      	ldr	r7, [sp, #16]
 8007b7e:	9b01      	ldr	r3, [sp, #4]
 8007b80:	f847 3b04 	str.w	r3, [r7], #4
 8007b84:	eba7 0709 	sub.w	r7, r7, r9
 8007b88:	10bf      	asrs	r7, r7, #2
 8007b8a:	6127      	str	r7, [r4, #16]
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f000 fb57 	bl	8008240 <__hi0bits>
 8007b92:	017f      	lsls	r7, r7, #5
 8007b94:	f8d8 6000 	ldr.w	r6, [r8]
 8007b98:	1a3f      	subs	r7, r7, r0
 8007b9a:	42b7      	cmp	r7, r6
 8007b9c:	dd62      	ble.n	8007c64 <__gethex+0x278>
 8007b9e:	1bbf      	subs	r7, r7, r6
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f000 fef1 	bl	800898a <__any_on>
 8007ba8:	4682      	mov	sl, r0
 8007baa:	b1a8      	cbz	r0, 8007bd8 <__gethex+0x1ec>
 8007bac:	f04f 0a01 	mov.w	sl, #1
 8007bb0:	1e7b      	subs	r3, r7, #1
 8007bb2:	1159      	asrs	r1, r3, #5
 8007bb4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007bb8:	f003 021f 	and.w	r2, r3, #31
 8007bbc:	fa0a f202 	lsl.w	r2, sl, r2
 8007bc0:	420a      	tst	r2, r1
 8007bc2:	d009      	beq.n	8007bd8 <__gethex+0x1ec>
 8007bc4:	4553      	cmp	r3, sl
 8007bc6:	dd05      	ble.n	8007bd4 <__gethex+0x1e8>
 8007bc8:	4620      	mov	r0, r4
 8007bca:	1eb9      	subs	r1, r7, #2
 8007bcc:	f000 fedd 	bl	800898a <__any_on>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	d144      	bne.n	8007c5e <__gethex+0x272>
 8007bd4:	f04f 0a02 	mov.w	sl, #2
 8007bd8:	4639      	mov	r1, r7
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f7ff fe9e 	bl	800791c <rshift>
 8007be0:	443d      	add	r5, r7
 8007be2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007be6:	42ab      	cmp	r3, r5
 8007be8:	da4a      	bge.n	8007c80 <__gethex+0x294>
 8007bea:	4621      	mov	r1, r4
 8007bec:	9802      	ldr	r0, [sp, #8]
 8007bee:	f000 fa75 	bl	80080dc <_Bfree>
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007bf6:	27a3      	movs	r7, #163	; 0xa3
 8007bf8:	6013      	str	r3, [r2, #0]
 8007bfa:	e789      	b.n	8007b10 <__gethex+0x124>
 8007bfc:	1e73      	subs	r3, r6, #1
 8007bfe:	9a06      	ldr	r2, [sp, #24]
 8007c00:	9307      	str	r3, [sp, #28]
 8007c02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d019      	beq.n	8007c3e <__gethex+0x252>
 8007c0a:	f1bb 0f20 	cmp.w	fp, #32
 8007c0e:	d107      	bne.n	8007c20 <__gethex+0x234>
 8007c10:	9b04      	ldr	r3, [sp, #16]
 8007c12:	9a01      	ldr	r2, [sp, #4]
 8007c14:	f843 2b04 	str.w	r2, [r3], #4
 8007c18:	9304      	str	r3, [sp, #16]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	469b      	mov	fp, r3
 8007c1e:	9301      	str	r3, [sp, #4]
 8007c20:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007c24:	f7ff fecd 	bl	80079c2 <__hexdig_fun>
 8007c28:	9b01      	ldr	r3, [sp, #4]
 8007c2a:	f000 000f 	and.w	r0, r0, #15
 8007c2e:	fa00 f00b 	lsl.w	r0, r0, fp
 8007c32:	4303      	orrs	r3, r0
 8007c34:	9301      	str	r3, [sp, #4]
 8007c36:	f10b 0b04 	add.w	fp, fp, #4
 8007c3a:	9b07      	ldr	r3, [sp, #28]
 8007c3c:	e00d      	b.n	8007c5a <__gethex+0x26e>
 8007c3e:	9a08      	ldr	r2, [sp, #32]
 8007c40:	1e73      	subs	r3, r6, #1
 8007c42:	4413      	add	r3, r2
 8007c44:	42bb      	cmp	r3, r7
 8007c46:	d3e0      	bcc.n	8007c0a <__gethex+0x21e>
 8007c48:	4618      	mov	r0, r3
 8007c4a:	4652      	mov	r2, sl
 8007c4c:	9903      	ldr	r1, [sp, #12]
 8007c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c50:	f001 f91e 	bl	8008e90 <strncmp>
 8007c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d1d7      	bne.n	8007c0a <__gethex+0x21e>
 8007c5a:	461e      	mov	r6, r3
 8007c5c:	e78c      	b.n	8007b78 <__gethex+0x18c>
 8007c5e:	f04f 0a03 	mov.w	sl, #3
 8007c62:	e7b9      	b.n	8007bd8 <__gethex+0x1ec>
 8007c64:	da09      	bge.n	8007c7a <__gethex+0x28e>
 8007c66:	1bf7      	subs	r7, r6, r7
 8007c68:	4621      	mov	r1, r4
 8007c6a:	463a      	mov	r2, r7
 8007c6c:	9802      	ldr	r0, [sp, #8]
 8007c6e:	f000 fc4d 	bl	800850c <__lshift>
 8007c72:	4604      	mov	r4, r0
 8007c74:	1bed      	subs	r5, r5, r7
 8007c76:	f100 0914 	add.w	r9, r0, #20
 8007c7a:	f04f 0a00 	mov.w	sl, #0
 8007c7e:	e7b0      	b.n	8007be2 <__gethex+0x1f6>
 8007c80:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007c84:	42a8      	cmp	r0, r5
 8007c86:	dd72      	ble.n	8007d6e <__gethex+0x382>
 8007c88:	1b45      	subs	r5, r0, r5
 8007c8a:	42ae      	cmp	r6, r5
 8007c8c:	dc35      	bgt.n	8007cfa <__gethex+0x30e>
 8007c8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d029      	beq.n	8007cea <__gethex+0x2fe>
 8007c96:	2b03      	cmp	r3, #3
 8007c98:	d02b      	beq.n	8007cf2 <__gethex+0x306>
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d11c      	bne.n	8007cd8 <__gethex+0x2ec>
 8007c9e:	42ae      	cmp	r6, r5
 8007ca0:	d11a      	bne.n	8007cd8 <__gethex+0x2ec>
 8007ca2:	2e01      	cmp	r6, #1
 8007ca4:	d112      	bne.n	8007ccc <__gethex+0x2e0>
 8007ca6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007caa:	9a05      	ldr	r2, [sp, #20]
 8007cac:	2762      	movs	r7, #98	; 0x62
 8007cae:	6013      	str	r3, [r2, #0]
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	6123      	str	r3, [r4, #16]
 8007cb4:	f8c9 3000 	str.w	r3, [r9]
 8007cb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007cba:	601c      	str	r4, [r3, #0]
 8007cbc:	e728      	b.n	8007b10 <__gethex+0x124>
 8007cbe:	bf00      	nop
 8007cc0:	08009d38 	.word	0x08009d38
 8007cc4:	08009cc0 	.word	0x08009cc0
 8007cc8:	08009cd1 	.word	0x08009cd1
 8007ccc:	4620      	mov	r0, r4
 8007cce:	1e71      	subs	r1, r6, #1
 8007cd0:	f000 fe5b 	bl	800898a <__any_on>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	d1e6      	bne.n	8007ca6 <__gethex+0x2ba>
 8007cd8:	4621      	mov	r1, r4
 8007cda:	9802      	ldr	r0, [sp, #8]
 8007cdc:	f000 f9fe 	bl	80080dc <_Bfree>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007ce4:	2750      	movs	r7, #80	; 0x50
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	e712      	b.n	8007b10 <__gethex+0x124>
 8007cea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1f3      	bne.n	8007cd8 <__gethex+0x2ec>
 8007cf0:	e7d9      	b.n	8007ca6 <__gethex+0x2ba>
 8007cf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1d6      	bne.n	8007ca6 <__gethex+0x2ba>
 8007cf8:	e7ee      	b.n	8007cd8 <__gethex+0x2ec>
 8007cfa:	1e6f      	subs	r7, r5, #1
 8007cfc:	f1ba 0f00 	cmp.w	sl, #0
 8007d00:	d132      	bne.n	8007d68 <__gethex+0x37c>
 8007d02:	b127      	cbz	r7, 8007d0e <__gethex+0x322>
 8007d04:	4639      	mov	r1, r7
 8007d06:	4620      	mov	r0, r4
 8007d08:	f000 fe3f 	bl	800898a <__any_on>
 8007d0c:	4682      	mov	sl, r0
 8007d0e:	2101      	movs	r1, #1
 8007d10:	117b      	asrs	r3, r7, #5
 8007d12:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007d16:	f007 071f 	and.w	r7, r7, #31
 8007d1a:	fa01 f707 	lsl.w	r7, r1, r7
 8007d1e:	421f      	tst	r7, r3
 8007d20:	f04f 0702 	mov.w	r7, #2
 8007d24:	4629      	mov	r1, r5
 8007d26:	4620      	mov	r0, r4
 8007d28:	bf18      	it	ne
 8007d2a:	f04a 0a02 	orrne.w	sl, sl, #2
 8007d2e:	1b76      	subs	r6, r6, r5
 8007d30:	f7ff fdf4 	bl	800791c <rshift>
 8007d34:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007d38:	f1ba 0f00 	cmp.w	sl, #0
 8007d3c:	d048      	beq.n	8007dd0 <__gethex+0x3e4>
 8007d3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007d42:	2b02      	cmp	r3, #2
 8007d44:	d015      	beq.n	8007d72 <__gethex+0x386>
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	d017      	beq.n	8007d7a <__gethex+0x38e>
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d109      	bne.n	8007d62 <__gethex+0x376>
 8007d4e:	f01a 0f02 	tst.w	sl, #2
 8007d52:	d006      	beq.n	8007d62 <__gethex+0x376>
 8007d54:	f8d9 0000 	ldr.w	r0, [r9]
 8007d58:	ea4a 0a00 	orr.w	sl, sl, r0
 8007d5c:	f01a 0f01 	tst.w	sl, #1
 8007d60:	d10e      	bne.n	8007d80 <__gethex+0x394>
 8007d62:	f047 0710 	orr.w	r7, r7, #16
 8007d66:	e033      	b.n	8007dd0 <__gethex+0x3e4>
 8007d68:	f04f 0a01 	mov.w	sl, #1
 8007d6c:	e7cf      	b.n	8007d0e <__gethex+0x322>
 8007d6e:	2701      	movs	r7, #1
 8007d70:	e7e2      	b.n	8007d38 <__gethex+0x34c>
 8007d72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d74:	f1c3 0301 	rsb	r3, r3, #1
 8007d78:	9315      	str	r3, [sp, #84]	; 0x54
 8007d7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d0f0      	beq.n	8007d62 <__gethex+0x376>
 8007d80:	f04f 0c00 	mov.w	ip, #0
 8007d84:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007d88:	f104 0314 	add.w	r3, r4, #20
 8007d8c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007d90:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007d94:	4618      	mov	r0, r3
 8007d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d9a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007d9e:	d01c      	beq.n	8007dda <__gethex+0x3ee>
 8007da0:	3201      	adds	r2, #1
 8007da2:	6002      	str	r2, [r0, #0]
 8007da4:	2f02      	cmp	r7, #2
 8007da6:	f104 0314 	add.w	r3, r4, #20
 8007daa:	d13d      	bne.n	8007e28 <__gethex+0x43c>
 8007dac:	f8d8 2000 	ldr.w	r2, [r8]
 8007db0:	3a01      	subs	r2, #1
 8007db2:	42b2      	cmp	r2, r6
 8007db4:	d10a      	bne.n	8007dcc <__gethex+0x3e0>
 8007db6:	2201      	movs	r2, #1
 8007db8:	1171      	asrs	r1, r6, #5
 8007dba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007dbe:	f006 061f 	and.w	r6, r6, #31
 8007dc2:	fa02 f606 	lsl.w	r6, r2, r6
 8007dc6:	421e      	tst	r6, r3
 8007dc8:	bf18      	it	ne
 8007dca:	4617      	movne	r7, r2
 8007dcc:	f047 0720 	orr.w	r7, r7, #32
 8007dd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007dd2:	601c      	str	r4, [r3, #0]
 8007dd4:	9b05      	ldr	r3, [sp, #20]
 8007dd6:	601d      	str	r5, [r3, #0]
 8007dd8:	e69a      	b.n	8007b10 <__gethex+0x124>
 8007dda:	4299      	cmp	r1, r3
 8007ddc:	f843 cc04 	str.w	ip, [r3, #-4]
 8007de0:	d8d8      	bhi.n	8007d94 <__gethex+0x3a8>
 8007de2:	68a3      	ldr	r3, [r4, #8]
 8007de4:	459b      	cmp	fp, r3
 8007de6:	db17      	blt.n	8007e18 <__gethex+0x42c>
 8007de8:	6861      	ldr	r1, [r4, #4]
 8007dea:	9802      	ldr	r0, [sp, #8]
 8007dec:	3101      	adds	r1, #1
 8007dee:	f000 f935 	bl	800805c <_Balloc>
 8007df2:	4681      	mov	r9, r0
 8007df4:	b918      	cbnz	r0, 8007dfe <__gethex+0x412>
 8007df6:	4602      	mov	r2, r0
 8007df8:	2184      	movs	r1, #132	; 0x84
 8007dfa:	4b19      	ldr	r3, [pc, #100]	; (8007e60 <__gethex+0x474>)
 8007dfc:	e6ab      	b.n	8007b56 <__gethex+0x16a>
 8007dfe:	6922      	ldr	r2, [r4, #16]
 8007e00:	f104 010c 	add.w	r1, r4, #12
 8007e04:	3202      	adds	r2, #2
 8007e06:	0092      	lsls	r2, r2, #2
 8007e08:	300c      	adds	r0, #12
 8007e0a:	f000 f919 	bl	8008040 <memcpy>
 8007e0e:	4621      	mov	r1, r4
 8007e10:	9802      	ldr	r0, [sp, #8]
 8007e12:	f000 f963 	bl	80080dc <_Bfree>
 8007e16:	464c      	mov	r4, r9
 8007e18:	6923      	ldr	r3, [r4, #16]
 8007e1a:	1c5a      	adds	r2, r3, #1
 8007e1c:	6122      	str	r2, [r4, #16]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e24:	615a      	str	r2, [r3, #20]
 8007e26:	e7bd      	b.n	8007da4 <__gethex+0x3b8>
 8007e28:	6922      	ldr	r2, [r4, #16]
 8007e2a:	455a      	cmp	r2, fp
 8007e2c:	dd0b      	ble.n	8007e46 <__gethex+0x45a>
 8007e2e:	2101      	movs	r1, #1
 8007e30:	4620      	mov	r0, r4
 8007e32:	f7ff fd73 	bl	800791c <rshift>
 8007e36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e3a:	3501      	adds	r5, #1
 8007e3c:	42ab      	cmp	r3, r5
 8007e3e:	f6ff aed4 	blt.w	8007bea <__gethex+0x1fe>
 8007e42:	2701      	movs	r7, #1
 8007e44:	e7c2      	b.n	8007dcc <__gethex+0x3e0>
 8007e46:	f016 061f 	ands.w	r6, r6, #31
 8007e4a:	d0fa      	beq.n	8007e42 <__gethex+0x456>
 8007e4c:	4453      	add	r3, sl
 8007e4e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007e52:	f000 f9f5 	bl	8008240 <__hi0bits>
 8007e56:	f1c6 0620 	rsb	r6, r6, #32
 8007e5a:	42b0      	cmp	r0, r6
 8007e5c:	dbe7      	blt.n	8007e2e <__gethex+0x442>
 8007e5e:	e7f0      	b.n	8007e42 <__gethex+0x456>
 8007e60:	08009cc0 	.word	0x08009cc0

08007e64 <L_shift>:
 8007e64:	f1c2 0208 	rsb	r2, r2, #8
 8007e68:	0092      	lsls	r2, r2, #2
 8007e6a:	b570      	push	{r4, r5, r6, lr}
 8007e6c:	f1c2 0620 	rsb	r6, r2, #32
 8007e70:	6843      	ldr	r3, [r0, #4]
 8007e72:	6804      	ldr	r4, [r0, #0]
 8007e74:	fa03 f506 	lsl.w	r5, r3, r6
 8007e78:	432c      	orrs	r4, r5
 8007e7a:	40d3      	lsrs	r3, r2
 8007e7c:	6004      	str	r4, [r0, #0]
 8007e7e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007e82:	4288      	cmp	r0, r1
 8007e84:	d3f4      	bcc.n	8007e70 <L_shift+0xc>
 8007e86:	bd70      	pop	{r4, r5, r6, pc}

08007e88 <__match>:
 8007e88:	b530      	push	{r4, r5, lr}
 8007e8a:	6803      	ldr	r3, [r0, #0]
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e92:	b914      	cbnz	r4, 8007e9a <__match+0x12>
 8007e94:	6003      	str	r3, [r0, #0]
 8007e96:	2001      	movs	r0, #1
 8007e98:	bd30      	pop	{r4, r5, pc}
 8007e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e9e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007ea2:	2d19      	cmp	r5, #25
 8007ea4:	bf98      	it	ls
 8007ea6:	3220      	addls	r2, #32
 8007ea8:	42a2      	cmp	r2, r4
 8007eaa:	d0f0      	beq.n	8007e8e <__match+0x6>
 8007eac:	2000      	movs	r0, #0
 8007eae:	e7f3      	b.n	8007e98 <__match+0x10>

08007eb0 <__hexnan>:
 8007eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb4:	2500      	movs	r5, #0
 8007eb6:	680b      	ldr	r3, [r1, #0]
 8007eb8:	4682      	mov	sl, r0
 8007eba:	115e      	asrs	r6, r3, #5
 8007ebc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007ec0:	f013 031f 	ands.w	r3, r3, #31
 8007ec4:	bf18      	it	ne
 8007ec6:	3604      	addne	r6, #4
 8007ec8:	1f37      	subs	r7, r6, #4
 8007eca:	46b9      	mov	r9, r7
 8007ecc:	463c      	mov	r4, r7
 8007ece:	46ab      	mov	fp, r5
 8007ed0:	b087      	sub	sp, #28
 8007ed2:	4690      	mov	r8, r2
 8007ed4:	6802      	ldr	r2, [r0, #0]
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	f846 5c04 	str.w	r5, [r6, #-4]
 8007edc:	9502      	str	r5, [sp, #8]
 8007ede:	7851      	ldrb	r1, [r2, #1]
 8007ee0:	1c53      	adds	r3, r2, #1
 8007ee2:	9303      	str	r3, [sp, #12]
 8007ee4:	b341      	cbz	r1, 8007f38 <__hexnan+0x88>
 8007ee6:	4608      	mov	r0, r1
 8007ee8:	9205      	str	r2, [sp, #20]
 8007eea:	9104      	str	r1, [sp, #16]
 8007eec:	f7ff fd69 	bl	80079c2 <__hexdig_fun>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d14f      	bne.n	8007f94 <__hexnan+0xe4>
 8007ef4:	9904      	ldr	r1, [sp, #16]
 8007ef6:	9a05      	ldr	r2, [sp, #20]
 8007ef8:	2920      	cmp	r1, #32
 8007efa:	d818      	bhi.n	8007f2e <__hexnan+0x7e>
 8007efc:	9b02      	ldr	r3, [sp, #8]
 8007efe:	459b      	cmp	fp, r3
 8007f00:	dd13      	ble.n	8007f2a <__hexnan+0x7a>
 8007f02:	454c      	cmp	r4, r9
 8007f04:	d206      	bcs.n	8007f14 <__hexnan+0x64>
 8007f06:	2d07      	cmp	r5, #7
 8007f08:	dc04      	bgt.n	8007f14 <__hexnan+0x64>
 8007f0a:	462a      	mov	r2, r5
 8007f0c:	4649      	mov	r1, r9
 8007f0e:	4620      	mov	r0, r4
 8007f10:	f7ff ffa8 	bl	8007e64 <L_shift>
 8007f14:	4544      	cmp	r4, r8
 8007f16:	d950      	bls.n	8007fba <__hexnan+0x10a>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f1a4 0904 	sub.w	r9, r4, #4
 8007f1e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f22:	461d      	mov	r5, r3
 8007f24:	464c      	mov	r4, r9
 8007f26:	f8cd b008 	str.w	fp, [sp, #8]
 8007f2a:	9a03      	ldr	r2, [sp, #12]
 8007f2c:	e7d7      	b.n	8007ede <__hexnan+0x2e>
 8007f2e:	2929      	cmp	r1, #41	; 0x29
 8007f30:	d156      	bne.n	8007fe0 <__hexnan+0x130>
 8007f32:	3202      	adds	r2, #2
 8007f34:	f8ca 2000 	str.w	r2, [sl]
 8007f38:	f1bb 0f00 	cmp.w	fp, #0
 8007f3c:	d050      	beq.n	8007fe0 <__hexnan+0x130>
 8007f3e:	454c      	cmp	r4, r9
 8007f40:	d206      	bcs.n	8007f50 <__hexnan+0xa0>
 8007f42:	2d07      	cmp	r5, #7
 8007f44:	dc04      	bgt.n	8007f50 <__hexnan+0xa0>
 8007f46:	462a      	mov	r2, r5
 8007f48:	4649      	mov	r1, r9
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	f7ff ff8a 	bl	8007e64 <L_shift>
 8007f50:	4544      	cmp	r4, r8
 8007f52:	d934      	bls.n	8007fbe <__hexnan+0x10e>
 8007f54:	4623      	mov	r3, r4
 8007f56:	f1a8 0204 	sub.w	r2, r8, #4
 8007f5a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007f5e:	429f      	cmp	r7, r3
 8007f60:	f842 1f04 	str.w	r1, [r2, #4]!
 8007f64:	d2f9      	bcs.n	8007f5a <__hexnan+0xaa>
 8007f66:	1b3b      	subs	r3, r7, r4
 8007f68:	f023 0303 	bic.w	r3, r3, #3
 8007f6c:	3304      	adds	r3, #4
 8007f6e:	3401      	adds	r4, #1
 8007f70:	3e03      	subs	r6, #3
 8007f72:	42b4      	cmp	r4, r6
 8007f74:	bf88      	it	hi
 8007f76:	2304      	movhi	r3, #4
 8007f78:	2200      	movs	r2, #0
 8007f7a:	4443      	add	r3, r8
 8007f7c:	f843 2b04 	str.w	r2, [r3], #4
 8007f80:	429f      	cmp	r7, r3
 8007f82:	d2fb      	bcs.n	8007f7c <__hexnan+0xcc>
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	b91b      	cbnz	r3, 8007f90 <__hexnan+0xe0>
 8007f88:	4547      	cmp	r7, r8
 8007f8a:	d127      	bne.n	8007fdc <__hexnan+0x12c>
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	603b      	str	r3, [r7, #0]
 8007f90:	2005      	movs	r0, #5
 8007f92:	e026      	b.n	8007fe2 <__hexnan+0x132>
 8007f94:	3501      	adds	r5, #1
 8007f96:	2d08      	cmp	r5, #8
 8007f98:	f10b 0b01 	add.w	fp, fp, #1
 8007f9c:	dd06      	ble.n	8007fac <__hexnan+0xfc>
 8007f9e:	4544      	cmp	r4, r8
 8007fa0:	d9c3      	bls.n	8007f2a <__hexnan+0x7a>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	2501      	movs	r5, #1
 8007fa6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007faa:	3c04      	subs	r4, #4
 8007fac:	6822      	ldr	r2, [r4, #0]
 8007fae:	f000 000f 	and.w	r0, r0, #15
 8007fb2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007fb6:	6022      	str	r2, [r4, #0]
 8007fb8:	e7b7      	b.n	8007f2a <__hexnan+0x7a>
 8007fba:	2508      	movs	r5, #8
 8007fbc:	e7b5      	b.n	8007f2a <__hexnan+0x7a>
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d0df      	beq.n	8007f84 <__hexnan+0xd4>
 8007fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fc8:	f1c3 0320 	rsb	r3, r3, #32
 8007fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8007fd0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007fd4:	401a      	ands	r2, r3
 8007fd6:	f846 2c04 	str.w	r2, [r6, #-4]
 8007fda:	e7d3      	b.n	8007f84 <__hexnan+0xd4>
 8007fdc:	3f04      	subs	r7, #4
 8007fde:	e7d1      	b.n	8007f84 <__hexnan+0xd4>
 8007fe0:	2004      	movs	r0, #4
 8007fe2:	b007      	add	sp, #28
 8007fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007fe8 <_localeconv_r>:
 8007fe8:	4800      	ldr	r0, [pc, #0]	; (8007fec <_localeconv_r+0x4>)
 8007fea:	4770      	bx	lr
 8007fec:	20000164 	.word	0x20000164

08007ff0 <malloc>:
 8007ff0:	4b02      	ldr	r3, [pc, #8]	; (8007ffc <malloc+0xc>)
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	6818      	ldr	r0, [r3, #0]
 8007ff6:	f000 bd65 	b.w	8008ac4 <_malloc_r>
 8007ffa:	bf00      	nop
 8007ffc:	2000000c 	.word	0x2000000c

08008000 <__ascii_mbtowc>:
 8008000:	b082      	sub	sp, #8
 8008002:	b901      	cbnz	r1, 8008006 <__ascii_mbtowc+0x6>
 8008004:	a901      	add	r1, sp, #4
 8008006:	b142      	cbz	r2, 800801a <__ascii_mbtowc+0x1a>
 8008008:	b14b      	cbz	r3, 800801e <__ascii_mbtowc+0x1e>
 800800a:	7813      	ldrb	r3, [r2, #0]
 800800c:	600b      	str	r3, [r1, #0]
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	1e10      	subs	r0, r2, #0
 8008012:	bf18      	it	ne
 8008014:	2001      	movne	r0, #1
 8008016:	b002      	add	sp, #8
 8008018:	4770      	bx	lr
 800801a:	4610      	mov	r0, r2
 800801c:	e7fb      	b.n	8008016 <__ascii_mbtowc+0x16>
 800801e:	f06f 0001 	mvn.w	r0, #1
 8008022:	e7f8      	b.n	8008016 <__ascii_mbtowc+0x16>

08008024 <memchr>:
 8008024:	4603      	mov	r3, r0
 8008026:	b510      	push	{r4, lr}
 8008028:	b2c9      	uxtb	r1, r1
 800802a:	4402      	add	r2, r0
 800802c:	4293      	cmp	r3, r2
 800802e:	4618      	mov	r0, r3
 8008030:	d101      	bne.n	8008036 <memchr+0x12>
 8008032:	2000      	movs	r0, #0
 8008034:	e003      	b.n	800803e <memchr+0x1a>
 8008036:	7804      	ldrb	r4, [r0, #0]
 8008038:	3301      	adds	r3, #1
 800803a:	428c      	cmp	r4, r1
 800803c:	d1f6      	bne.n	800802c <memchr+0x8>
 800803e:	bd10      	pop	{r4, pc}

08008040 <memcpy>:
 8008040:	440a      	add	r2, r1
 8008042:	4291      	cmp	r1, r2
 8008044:	f100 33ff 	add.w	r3, r0, #4294967295
 8008048:	d100      	bne.n	800804c <memcpy+0xc>
 800804a:	4770      	bx	lr
 800804c:	b510      	push	{r4, lr}
 800804e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008052:	4291      	cmp	r1, r2
 8008054:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008058:	d1f9      	bne.n	800804e <memcpy+0xe>
 800805a:	bd10      	pop	{r4, pc}

0800805c <_Balloc>:
 800805c:	b570      	push	{r4, r5, r6, lr}
 800805e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008060:	4604      	mov	r4, r0
 8008062:	460d      	mov	r5, r1
 8008064:	b976      	cbnz	r6, 8008084 <_Balloc+0x28>
 8008066:	2010      	movs	r0, #16
 8008068:	f7ff ffc2 	bl	8007ff0 <malloc>
 800806c:	4602      	mov	r2, r0
 800806e:	6260      	str	r0, [r4, #36]	; 0x24
 8008070:	b920      	cbnz	r0, 800807c <_Balloc+0x20>
 8008072:	2166      	movs	r1, #102	; 0x66
 8008074:	4b17      	ldr	r3, [pc, #92]	; (80080d4 <_Balloc+0x78>)
 8008076:	4818      	ldr	r0, [pc, #96]	; (80080d8 <_Balloc+0x7c>)
 8008078:	f000 ff2c 	bl	8008ed4 <__assert_func>
 800807c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008080:	6006      	str	r6, [r0, #0]
 8008082:	60c6      	str	r6, [r0, #12]
 8008084:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008086:	68f3      	ldr	r3, [r6, #12]
 8008088:	b183      	cbz	r3, 80080ac <_Balloc+0x50>
 800808a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008092:	b9b8      	cbnz	r0, 80080c4 <_Balloc+0x68>
 8008094:	2101      	movs	r1, #1
 8008096:	fa01 f605 	lsl.w	r6, r1, r5
 800809a:	1d72      	adds	r2, r6, #5
 800809c:	4620      	mov	r0, r4
 800809e:	0092      	lsls	r2, r2, #2
 80080a0:	f000 fc94 	bl	80089cc <_calloc_r>
 80080a4:	b160      	cbz	r0, 80080c0 <_Balloc+0x64>
 80080a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080aa:	e00e      	b.n	80080ca <_Balloc+0x6e>
 80080ac:	2221      	movs	r2, #33	; 0x21
 80080ae:	2104      	movs	r1, #4
 80080b0:	4620      	mov	r0, r4
 80080b2:	f000 fc8b 	bl	80089cc <_calloc_r>
 80080b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080b8:	60f0      	str	r0, [r6, #12]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1e4      	bne.n	800808a <_Balloc+0x2e>
 80080c0:	2000      	movs	r0, #0
 80080c2:	bd70      	pop	{r4, r5, r6, pc}
 80080c4:	6802      	ldr	r2, [r0, #0]
 80080c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080ca:	2300      	movs	r3, #0
 80080cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080d0:	e7f7      	b.n	80080c2 <_Balloc+0x66>
 80080d2:	bf00      	nop
 80080d4:	08009c4e 	.word	0x08009c4e
 80080d8:	08009d4c 	.word	0x08009d4c

080080dc <_Bfree>:
 80080dc:	b570      	push	{r4, r5, r6, lr}
 80080de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080e0:	4605      	mov	r5, r0
 80080e2:	460c      	mov	r4, r1
 80080e4:	b976      	cbnz	r6, 8008104 <_Bfree+0x28>
 80080e6:	2010      	movs	r0, #16
 80080e8:	f7ff ff82 	bl	8007ff0 <malloc>
 80080ec:	4602      	mov	r2, r0
 80080ee:	6268      	str	r0, [r5, #36]	; 0x24
 80080f0:	b920      	cbnz	r0, 80080fc <_Bfree+0x20>
 80080f2:	218a      	movs	r1, #138	; 0x8a
 80080f4:	4b08      	ldr	r3, [pc, #32]	; (8008118 <_Bfree+0x3c>)
 80080f6:	4809      	ldr	r0, [pc, #36]	; (800811c <_Bfree+0x40>)
 80080f8:	f000 feec 	bl	8008ed4 <__assert_func>
 80080fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008100:	6006      	str	r6, [r0, #0]
 8008102:	60c6      	str	r6, [r0, #12]
 8008104:	b13c      	cbz	r4, 8008116 <_Bfree+0x3a>
 8008106:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008108:	6862      	ldr	r2, [r4, #4]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008110:	6021      	str	r1, [r4, #0]
 8008112:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008116:	bd70      	pop	{r4, r5, r6, pc}
 8008118:	08009c4e 	.word	0x08009c4e
 800811c:	08009d4c 	.word	0x08009d4c

08008120 <__multadd>:
 8008120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008124:	4607      	mov	r7, r0
 8008126:	460c      	mov	r4, r1
 8008128:	461e      	mov	r6, r3
 800812a:	2000      	movs	r0, #0
 800812c:	690d      	ldr	r5, [r1, #16]
 800812e:	f101 0c14 	add.w	ip, r1, #20
 8008132:	f8dc 3000 	ldr.w	r3, [ip]
 8008136:	3001      	adds	r0, #1
 8008138:	b299      	uxth	r1, r3
 800813a:	fb02 6101 	mla	r1, r2, r1, r6
 800813e:	0c1e      	lsrs	r6, r3, #16
 8008140:	0c0b      	lsrs	r3, r1, #16
 8008142:	fb02 3306 	mla	r3, r2, r6, r3
 8008146:	b289      	uxth	r1, r1
 8008148:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800814c:	4285      	cmp	r5, r0
 800814e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008152:	f84c 1b04 	str.w	r1, [ip], #4
 8008156:	dcec      	bgt.n	8008132 <__multadd+0x12>
 8008158:	b30e      	cbz	r6, 800819e <__multadd+0x7e>
 800815a:	68a3      	ldr	r3, [r4, #8]
 800815c:	42ab      	cmp	r3, r5
 800815e:	dc19      	bgt.n	8008194 <__multadd+0x74>
 8008160:	6861      	ldr	r1, [r4, #4]
 8008162:	4638      	mov	r0, r7
 8008164:	3101      	adds	r1, #1
 8008166:	f7ff ff79 	bl	800805c <_Balloc>
 800816a:	4680      	mov	r8, r0
 800816c:	b928      	cbnz	r0, 800817a <__multadd+0x5a>
 800816e:	4602      	mov	r2, r0
 8008170:	21b5      	movs	r1, #181	; 0xb5
 8008172:	4b0c      	ldr	r3, [pc, #48]	; (80081a4 <__multadd+0x84>)
 8008174:	480c      	ldr	r0, [pc, #48]	; (80081a8 <__multadd+0x88>)
 8008176:	f000 fead 	bl	8008ed4 <__assert_func>
 800817a:	6922      	ldr	r2, [r4, #16]
 800817c:	f104 010c 	add.w	r1, r4, #12
 8008180:	3202      	adds	r2, #2
 8008182:	0092      	lsls	r2, r2, #2
 8008184:	300c      	adds	r0, #12
 8008186:	f7ff ff5b 	bl	8008040 <memcpy>
 800818a:	4621      	mov	r1, r4
 800818c:	4638      	mov	r0, r7
 800818e:	f7ff ffa5 	bl	80080dc <_Bfree>
 8008192:	4644      	mov	r4, r8
 8008194:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008198:	3501      	adds	r5, #1
 800819a:	615e      	str	r6, [r3, #20]
 800819c:	6125      	str	r5, [r4, #16]
 800819e:	4620      	mov	r0, r4
 80081a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081a4:	08009cc0 	.word	0x08009cc0
 80081a8:	08009d4c 	.word	0x08009d4c

080081ac <__s2b>:
 80081ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081b0:	4615      	mov	r5, r2
 80081b2:	2209      	movs	r2, #9
 80081b4:	461f      	mov	r7, r3
 80081b6:	3308      	adds	r3, #8
 80081b8:	460c      	mov	r4, r1
 80081ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80081be:	4606      	mov	r6, r0
 80081c0:	2201      	movs	r2, #1
 80081c2:	2100      	movs	r1, #0
 80081c4:	429a      	cmp	r2, r3
 80081c6:	db09      	blt.n	80081dc <__s2b+0x30>
 80081c8:	4630      	mov	r0, r6
 80081ca:	f7ff ff47 	bl	800805c <_Balloc>
 80081ce:	b940      	cbnz	r0, 80081e2 <__s2b+0x36>
 80081d0:	4602      	mov	r2, r0
 80081d2:	21ce      	movs	r1, #206	; 0xce
 80081d4:	4b18      	ldr	r3, [pc, #96]	; (8008238 <__s2b+0x8c>)
 80081d6:	4819      	ldr	r0, [pc, #100]	; (800823c <__s2b+0x90>)
 80081d8:	f000 fe7c 	bl	8008ed4 <__assert_func>
 80081dc:	0052      	lsls	r2, r2, #1
 80081de:	3101      	adds	r1, #1
 80081e0:	e7f0      	b.n	80081c4 <__s2b+0x18>
 80081e2:	9b08      	ldr	r3, [sp, #32]
 80081e4:	2d09      	cmp	r5, #9
 80081e6:	6143      	str	r3, [r0, #20]
 80081e8:	f04f 0301 	mov.w	r3, #1
 80081ec:	6103      	str	r3, [r0, #16]
 80081ee:	dd16      	ble.n	800821e <__s2b+0x72>
 80081f0:	f104 0909 	add.w	r9, r4, #9
 80081f4:	46c8      	mov	r8, r9
 80081f6:	442c      	add	r4, r5
 80081f8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80081fc:	4601      	mov	r1, r0
 80081fe:	220a      	movs	r2, #10
 8008200:	4630      	mov	r0, r6
 8008202:	3b30      	subs	r3, #48	; 0x30
 8008204:	f7ff ff8c 	bl	8008120 <__multadd>
 8008208:	45a0      	cmp	r8, r4
 800820a:	d1f5      	bne.n	80081f8 <__s2b+0x4c>
 800820c:	f1a5 0408 	sub.w	r4, r5, #8
 8008210:	444c      	add	r4, r9
 8008212:	1b2d      	subs	r5, r5, r4
 8008214:	1963      	adds	r3, r4, r5
 8008216:	42bb      	cmp	r3, r7
 8008218:	db04      	blt.n	8008224 <__s2b+0x78>
 800821a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800821e:	2509      	movs	r5, #9
 8008220:	340a      	adds	r4, #10
 8008222:	e7f6      	b.n	8008212 <__s2b+0x66>
 8008224:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008228:	4601      	mov	r1, r0
 800822a:	220a      	movs	r2, #10
 800822c:	4630      	mov	r0, r6
 800822e:	3b30      	subs	r3, #48	; 0x30
 8008230:	f7ff ff76 	bl	8008120 <__multadd>
 8008234:	e7ee      	b.n	8008214 <__s2b+0x68>
 8008236:	bf00      	nop
 8008238:	08009cc0 	.word	0x08009cc0
 800823c:	08009d4c 	.word	0x08009d4c

08008240 <__hi0bits>:
 8008240:	0c02      	lsrs	r2, r0, #16
 8008242:	0412      	lsls	r2, r2, #16
 8008244:	4603      	mov	r3, r0
 8008246:	b9ca      	cbnz	r2, 800827c <__hi0bits+0x3c>
 8008248:	0403      	lsls	r3, r0, #16
 800824a:	2010      	movs	r0, #16
 800824c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008250:	bf04      	itt	eq
 8008252:	021b      	lsleq	r3, r3, #8
 8008254:	3008      	addeq	r0, #8
 8008256:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800825a:	bf04      	itt	eq
 800825c:	011b      	lsleq	r3, r3, #4
 800825e:	3004      	addeq	r0, #4
 8008260:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008264:	bf04      	itt	eq
 8008266:	009b      	lsleq	r3, r3, #2
 8008268:	3002      	addeq	r0, #2
 800826a:	2b00      	cmp	r3, #0
 800826c:	db05      	blt.n	800827a <__hi0bits+0x3a>
 800826e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008272:	f100 0001 	add.w	r0, r0, #1
 8008276:	bf08      	it	eq
 8008278:	2020      	moveq	r0, #32
 800827a:	4770      	bx	lr
 800827c:	2000      	movs	r0, #0
 800827e:	e7e5      	b.n	800824c <__hi0bits+0xc>

08008280 <__lo0bits>:
 8008280:	6803      	ldr	r3, [r0, #0]
 8008282:	4602      	mov	r2, r0
 8008284:	f013 0007 	ands.w	r0, r3, #7
 8008288:	d00b      	beq.n	80082a2 <__lo0bits+0x22>
 800828a:	07d9      	lsls	r1, r3, #31
 800828c:	d421      	bmi.n	80082d2 <__lo0bits+0x52>
 800828e:	0798      	lsls	r0, r3, #30
 8008290:	bf49      	itett	mi
 8008292:	085b      	lsrmi	r3, r3, #1
 8008294:	089b      	lsrpl	r3, r3, #2
 8008296:	2001      	movmi	r0, #1
 8008298:	6013      	strmi	r3, [r2, #0]
 800829a:	bf5c      	itt	pl
 800829c:	2002      	movpl	r0, #2
 800829e:	6013      	strpl	r3, [r2, #0]
 80082a0:	4770      	bx	lr
 80082a2:	b299      	uxth	r1, r3
 80082a4:	b909      	cbnz	r1, 80082aa <__lo0bits+0x2a>
 80082a6:	2010      	movs	r0, #16
 80082a8:	0c1b      	lsrs	r3, r3, #16
 80082aa:	b2d9      	uxtb	r1, r3
 80082ac:	b909      	cbnz	r1, 80082b2 <__lo0bits+0x32>
 80082ae:	3008      	adds	r0, #8
 80082b0:	0a1b      	lsrs	r3, r3, #8
 80082b2:	0719      	lsls	r1, r3, #28
 80082b4:	bf04      	itt	eq
 80082b6:	091b      	lsreq	r3, r3, #4
 80082b8:	3004      	addeq	r0, #4
 80082ba:	0799      	lsls	r1, r3, #30
 80082bc:	bf04      	itt	eq
 80082be:	089b      	lsreq	r3, r3, #2
 80082c0:	3002      	addeq	r0, #2
 80082c2:	07d9      	lsls	r1, r3, #31
 80082c4:	d403      	bmi.n	80082ce <__lo0bits+0x4e>
 80082c6:	085b      	lsrs	r3, r3, #1
 80082c8:	f100 0001 	add.w	r0, r0, #1
 80082cc:	d003      	beq.n	80082d6 <__lo0bits+0x56>
 80082ce:	6013      	str	r3, [r2, #0]
 80082d0:	4770      	bx	lr
 80082d2:	2000      	movs	r0, #0
 80082d4:	4770      	bx	lr
 80082d6:	2020      	movs	r0, #32
 80082d8:	4770      	bx	lr
	...

080082dc <__i2b>:
 80082dc:	b510      	push	{r4, lr}
 80082de:	460c      	mov	r4, r1
 80082e0:	2101      	movs	r1, #1
 80082e2:	f7ff febb 	bl	800805c <_Balloc>
 80082e6:	4602      	mov	r2, r0
 80082e8:	b928      	cbnz	r0, 80082f6 <__i2b+0x1a>
 80082ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082ee:	4b04      	ldr	r3, [pc, #16]	; (8008300 <__i2b+0x24>)
 80082f0:	4804      	ldr	r0, [pc, #16]	; (8008304 <__i2b+0x28>)
 80082f2:	f000 fdef 	bl	8008ed4 <__assert_func>
 80082f6:	2301      	movs	r3, #1
 80082f8:	6144      	str	r4, [r0, #20]
 80082fa:	6103      	str	r3, [r0, #16]
 80082fc:	bd10      	pop	{r4, pc}
 80082fe:	bf00      	nop
 8008300:	08009cc0 	.word	0x08009cc0
 8008304:	08009d4c 	.word	0x08009d4c

08008308 <__multiply>:
 8008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	4691      	mov	r9, r2
 800830e:	690a      	ldr	r2, [r1, #16]
 8008310:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008314:	460c      	mov	r4, r1
 8008316:	429a      	cmp	r2, r3
 8008318:	bfbe      	ittt	lt
 800831a:	460b      	movlt	r3, r1
 800831c:	464c      	movlt	r4, r9
 800831e:	4699      	movlt	r9, r3
 8008320:	6927      	ldr	r7, [r4, #16]
 8008322:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008326:	68a3      	ldr	r3, [r4, #8]
 8008328:	6861      	ldr	r1, [r4, #4]
 800832a:	eb07 060a 	add.w	r6, r7, sl
 800832e:	42b3      	cmp	r3, r6
 8008330:	b085      	sub	sp, #20
 8008332:	bfb8      	it	lt
 8008334:	3101      	addlt	r1, #1
 8008336:	f7ff fe91 	bl	800805c <_Balloc>
 800833a:	b930      	cbnz	r0, 800834a <__multiply+0x42>
 800833c:	4602      	mov	r2, r0
 800833e:	f240 115d 	movw	r1, #349	; 0x15d
 8008342:	4b43      	ldr	r3, [pc, #268]	; (8008450 <__multiply+0x148>)
 8008344:	4843      	ldr	r0, [pc, #268]	; (8008454 <__multiply+0x14c>)
 8008346:	f000 fdc5 	bl	8008ed4 <__assert_func>
 800834a:	f100 0514 	add.w	r5, r0, #20
 800834e:	462b      	mov	r3, r5
 8008350:	2200      	movs	r2, #0
 8008352:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008356:	4543      	cmp	r3, r8
 8008358:	d321      	bcc.n	800839e <__multiply+0x96>
 800835a:	f104 0314 	add.w	r3, r4, #20
 800835e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008362:	f109 0314 	add.w	r3, r9, #20
 8008366:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800836a:	9202      	str	r2, [sp, #8]
 800836c:	1b3a      	subs	r2, r7, r4
 800836e:	3a15      	subs	r2, #21
 8008370:	f022 0203 	bic.w	r2, r2, #3
 8008374:	3204      	adds	r2, #4
 8008376:	f104 0115 	add.w	r1, r4, #21
 800837a:	428f      	cmp	r7, r1
 800837c:	bf38      	it	cc
 800837e:	2204      	movcc	r2, #4
 8008380:	9201      	str	r2, [sp, #4]
 8008382:	9a02      	ldr	r2, [sp, #8]
 8008384:	9303      	str	r3, [sp, #12]
 8008386:	429a      	cmp	r2, r3
 8008388:	d80c      	bhi.n	80083a4 <__multiply+0x9c>
 800838a:	2e00      	cmp	r6, #0
 800838c:	dd03      	ble.n	8008396 <__multiply+0x8e>
 800838e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008392:	2b00      	cmp	r3, #0
 8008394:	d059      	beq.n	800844a <__multiply+0x142>
 8008396:	6106      	str	r6, [r0, #16]
 8008398:	b005      	add	sp, #20
 800839a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839e:	f843 2b04 	str.w	r2, [r3], #4
 80083a2:	e7d8      	b.n	8008356 <__multiply+0x4e>
 80083a4:	f8b3 a000 	ldrh.w	sl, [r3]
 80083a8:	f1ba 0f00 	cmp.w	sl, #0
 80083ac:	d023      	beq.n	80083f6 <__multiply+0xee>
 80083ae:	46a9      	mov	r9, r5
 80083b0:	f04f 0c00 	mov.w	ip, #0
 80083b4:	f104 0e14 	add.w	lr, r4, #20
 80083b8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80083bc:	f8d9 1000 	ldr.w	r1, [r9]
 80083c0:	fa1f fb82 	uxth.w	fp, r2
 80083c4:	b289      	uxth	r1, r1
 80083c6:	fb0a 110b 	mla	r1, sl, fp, r1
 80083ca:	4461      	add	r1, ip
 80083cc:	f8d9 c000 	ldr.w	ip, [r9]
 80083d0:	0c12      	lsrs	r2, r2, #16
 80083d2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80083d6:	fb0a c202 	mla	r2, sl, r2, ip
 80083da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083de:	b289      	uxth	r1, r1
 80083e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083e4:	4577      	cmp	r7, lr
 80083e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083ea:	f849 1b04 	str.w	r1, [r9], #4
 80083ee:	d8e3      	bhi.n	80083b8 <__multiply+0xb0>
 80083f0:	9a01      	ldr	r2, [sp, #4]
 80083f2:	f845 c002 	str.w	ip, [r5, r2]
 80083f6:	9a03      	ldr	r2, [sp, #12]
 80083f8:	3304      	adds	r3, #4
 80083fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083fe:	f1b9 0f00 	cmp.w	r9, #0
 8008402:	d020      	beq.n	8008446 <__multiply+0x13e>
 8008404:	46ae      	mov	lr, r5
 8008406:	f04f 0a00 	mov.w	sl, #0
 800840a:	6829      	ldr	r1, [r5, #0]
 800840c:	f104 0c14 	add.w	ip, r4, #20
 8008410:	f8bc b000 	ldrh.w	fp, [ip]
 8008414:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008418:	b289      	uxth	r1, r1
 800841a:	fb09 220b 	mla	r2, r9, fp, r2
 800841e:	4492      	add	sl, r2
 8008420:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008424:	f84e 1b04 	str.w	r1, [lr], #4
 8008428:	f85c 2b04 	ldr.w	r2, [ip], #4
 800842c:	f8be 1000 	ldrh.w	r1, [lr]
 8008430:	0c12      	lsrs	r2, r2, #16
 8008432:	fb09 1102 	mla	r1, r9, r2, r1
 8008436:	4567      	cmp	r7, ip
 8008438:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800843c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008440:	d8e6      	bhi.n	8008410 <__multiply+0x108>
 8008442:	9a01      	ldr	r2, [sp, #4]
 8008444:	50a9      	str	r1, [r5, r2]
 8008446:	3504      	adds	r5, #4
 8008448:	e79b      	b.n	8008382 <__multiply+0x7a>
 800844a:	3e01      	subs	r6, #1
 800844c:	e79d      	b.n	800838a <__multiply+0x82>
 800844e:	bf00      	nop
 8008450:	08009cc0 	.word	0x08009cc0
 8008454:	08009d4c 	.word	0x08009d4c

08008458 <__pow5mult>:
 8008458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800845c:	4615      	mov	r5, r2
 800845e:	f012 0203 	ands.w	r2, r2, #3
 8008462:	4606      	mov	r6, r0
 8008464:	460f      	mov	r7, r1
 8008466:	d007      	beq.n	8008478 <__pow5mult+0x20>
 8008468:	4c25      	ldr	r4, [pc, #148]	; (8008500 <__pow5mult+0xa8>)
 800846a:	3a01      	subs	r2, #1
 800846c:	2300      	movs	r3, #0
 800846e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008472:	f7ff fe55 	bl	8008120 <__multadd>
 8008476:	4607      	mov	r7, r0
 8008478:	10ad      	asrs	r5, r5, #2
 800847a:	d03d      	beq.n	80084f8 <__pow5mult+0xa0>
 800847c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800847e:	b97c      	cbnz	r4, 80084a0 <__pow5mult+0x48>
 8008480:	2010      	movs	r0, #16
 8008482:	f7ff fdb5 	bl	8007ff0 <malloc>
 8008486:	4602      	mov	r2, r0
 8008488:	6270      	str	r0, [r6, #36]	; 0x24
 800848a:	b928      	cbnz	r0, 8008498 <__pow5mult+0x40>
 800848c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008490:	4b1c      	ldr	r3, [pc, #112]	; (8008504 <__pow5mult+0xac>)
 8008492:	481d      	ldr	r0, [pc, #116]	; (8008508 <__pow5mult+0xb0>)
 8008494:	f000 fd1e 	bl	8008ed4 <__assert_func>
 8008498:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800849c:	6004      	str	r4, [r0, #0]
 800849e:	60c4      	str	r4, [r0, #12]
 80084a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80084a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084a8:	b94c      	cbnz	r4, 80084be <__pow5mult+0x66>
 80084aa:	f240 2171 	movw	r1, #625	; 0x271
 80084ae:	4630      	mov	r0, r6
 80084b0:	f7ff ff14 	bl	80082dc <__i2b>
 80084b4:	2300      	movs	r3, #0
 80084b6:	4604      	mov	r4, r0
 80084b8:	f8c8 0008 	str.w	r0, [r8, #8]
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	f04f 0900 	mov.w	r9, #0
 80084c2:	07eb      	lsls	r3, r5, #31
 80084c4:	d50a      	bpl.n	80084dc <__pow5mult+0x84>
 80084c6:	4639      	mov	r1, r7
 80084c8:	4622      	mov	r2, r4
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ff1c 	bl	8008308 <__multiply>
 80084d0:	4680      	mov	r8, r0
 80084d2:	4639      	mov	r1, r7
 80084d4:	4630      	mov	r0, r6
 80084d6:	f7ff fe01 	bl	80080dc <_Bfree>
 80084da:	4647      	mov	r7, r8
 80084dc:	106d      	asrs	r5, r5, #1
 80084de:	d00b      	beq.n	80084f8 <__pow5mult+0xa0>
 80084e0:	6820      	ldr	r0, [r4, #0]
 80084e2:	b938      	cbnz	r0, 80084f4 <__pow5mult+0x9c>
 80084e4:	4622      	mov	r2, r4
 80084e6:	4621      	mov	r1, r4
 80084e8:	4630      	mov	r0, r6
 80084ea:	f7ff ff0d 	bl	8008308 <__multiply>
 80084ee:	6020      	str	r0, [r4, #0]
 80084f0:	f8c0 9000 	str.w	r9, [r0]
 80084f4:	4604      	mov	r4, r0
 80084f6:	e7e4      	b.n	80084c2 <__pow5mult+0x6a>
 80084f8:	4638      	mov	r0, r7
 80084fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084fe:	bf00      	nop
 8008500:	08009e98 	.word	0x08009e98
 8008504:	08009c4e 	.word	0x08009c4e
 8008508:	08009d4c 	.word	0x08009d4c

0800850c <__lshift>:
 800850c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008510:	460c      	mov	r4, r1
 8008512:	4607      	mov	r7, r0
 8008514:	4691      	mov	r9, r2
 8008516:	6923      	ldr	r3, [r4, #16]
 8008518:	6849      	ldr	r1, [r1, #4]
 800851a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800851e:	68a3      	ldr	r3, [r4, #8]
 8008520:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008524:	f108 0601 	add.w	r6, r8, #1
 8008528:	42b3      	cmp	r3, r6
 800852a:	db0b      	blt.n	8008544 <__lshift+0x38>
 800852c:	4638      	mov	r0, r7
 800852e:	f7ff fd95 	bl	800805c <_Balloc>
 8008532:	4605      	mov	r5, r0
 8008534:	b948      	cbnz	r0, 800854a <__lshift+0x3e>
 8008536:	4602      	mov	r2, r0
 8008538:	f240 11d9 	movw	r1, #473	; 0x1d9
 800853c:	4b29      	ldr	r3, [pc, #164]	; (80085e4 <__lshift+0xd8>)
 800853e:	482a      	ldr	r0, [pc, #168]	; (80085e8 <__lshift+0xdc>)
 8008540:	f000 fcc8 	bl	8008ed4 <__assert_func>
 8008544:	3101      	adds	r1, #1
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	e7ee      	b.n	8008528 <__lshift+0x1c>
 800854a:	2300      	movs	r3, #0
 800854c:	f100 0114 	add.w	r1, r0, #20
 8008550:	f100 0210 	add.w	r2, r0, #16
 8008554:	4618      	mov	r0, r3
 8008556:	4553      	cmp	r3, sl
 8008558:	db37      	blt.n	80085ca <__lshift+0xbe>
 800855a:	6920      	ldr	r0, [r4, #16]
 800855c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008560:	f104 0314 	add.w	r3, r4, #20
 8008564:	f019 091f 	ands.w	r9, r9, #31
 8008568:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800856c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008570:	d02f      	beq.n	80085d2 <__lshift+0xc6>
 8008572:	468a      	mov	sl, r1
 8008574:	f04f 0c00 	mov.w	ip, #0
 8008578:	f1c9 0e20 	rsb	lr, r9, #32
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	fa02 f209 	lsl.w	r2, r2, r9
 8008582:	ea42 020c 	orr.w	r2, r2, ip
 8008586:	f84a 2b04 	str.w	r2, [sl], #4
 800858a:	f853 2b04 	ldr.w	r2, [r3], #4
 800858e:	4298      	cmp	r0, r3
 8008590:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008594:	d8f2      	bhi.n	800857c <__lshift+0x70>
 8008596:	1b03      	subs	r3, r0, r4
 8008598:	3b15      	subs	r3, #21
 800859a:	f023 0303 	bic.w	r3, r3, #3
 800859e:	3304      	adds	r3, #4
 80085a0:	f104 0215 	add.w	r2, r4, #21
 80085a4:	4290      	cmp	r0, r2
 80085a6:	bf38      	it	cc
 80085a8:	2304      	movcc	r3, #4
 80085aa:	f841 c003 	str.w	ip, [r1, r3]
 80085ae:	f1bc 0f00 	cmp.w	ip, #0
 80085b2:	d001      	beq.n	80085b8 <__lshift+0xac>
 80085b4:	f108 0602 	add.w	r6, r8, #2
 80085b8:	3e01      	subs	r6, #1
 80085ba:	4638      	mov	r0, r7
 80085bc:	4621      	mov	r1, r4
 80085be:	612e      	str	r6, [r5, #16]
 80085c0:	f7ff fd8c 	bl	80080dc <_Bfree>
 80085c4:	4628      	mov	r0, r5
 80085c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80085ce:	3301      	adds	r3, #1
 80085d0:	e7c1      	b.n	8008556 <__lshift+0x4a>
 80085d2:	3904      	subs	r1, #4
 80085d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80085d8:	4298      	cmp	r0, r3
 80085da:	f841 2f04 	str.w	r2, [r1, #4]!
 80085de:	d8f9      	bhi.n	80085d4 <__lshift+0xc8>
 80085e0:	e7ea      	b.n	80085b8 <__lshift+0xac>
 80085e2:	bf00      	nop
 80085e4:	08009cc0 	.word	0x08009cc0
 80085e8:	08009d4c 	.word	0x08009d4c

080085ec <__mcmp>:
 80085ec:	4603      	mov	r3, r0
 80085ee:	690a      	ldr	r2, [r1, #16]
 80085f0:	6900      	ldr	r0, [r0, #16]
 80085f2:	b530      	push	{r4, r5, lr}
 80085f4:	1a80      	subs	r0, r0, r2
 80085f6:	d10d      	bne.n	8008614 <__mcmp+0x28>
 80085f8:	3314      	adds	r3, #20
 80085fa:	3114      	adds	r1, #20
 80085fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008600:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008604:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008608:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800860c:	4295      	cmp	r5, r2
 800860e:	d002      	beq.n	8008616 <__mcmp+0x2a>
 8008610:	d304      	bcc.n	800861c <__mcmp+0x30>
 8008612:	2001      	movs	r0, #1
 8008614:	bd30      	pop	{r4, r5, pc}
 8008616:	42a3      	cmp	r3, r4
 8008618:	d3f4      	bcc.n	8008604 <__mcmp+0x18>
 800861a:	e7fb      	b.n	8008614 <__mcmp+0x28>
 800861c:	f04f 30ff 	mov.w	r0, #4294967295
 8008620:	e7f8      	b.n	8008614 <__mcmp+0x28>
	...

08008624 <__mdiff>:
 8008624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008628:	460d      	mov	r5, r1
 800862a:	4607      	mov	r7, r0
 800862c:	4611      	mov	r1, r2
 800862e:	4628      	mov	r0, r5
 8008630:	4614      	mov	r4, r2
 8008632:	f7ff ffdb 	bl	80085ec <__mcmp>
 8008636:	1e06      	subs	r6, r0, #0
 8008638:	d111      	bne.n	800865e <__mdiff+0x3a>
 800863a:	4631      	mov	r1, r6
 800863c:	4638      	mov	r0, r7
 800863e:	f7ff fd0d 	bl	800805c <_Balloc>
 8008642:	4602      	mov	r2, r0
 8008644:	b928      	cbnz	r0, 8008652 <__mdiff+0x2e>
 8008646:	f240 2132 	movw	r1, #562	; 0x232
 800864a:	4b3a      	ldr	r3, [pc, #232]	; (8008734 <__mdiff+0x110>)
 800864c:	483a      	ldr	r0, [pc, #232]	; (8008738 <__mdiff+0x114>)
 800864e:	f000 fc41 	bl	8008ed4 <__assert_func>
 8008652:	2301      	movs	r3, #1
 8008654:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008658:	4610      	mov	r0, r2
 800865a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800865e:	bfa4      	itt	ge
 8008660:	4623      	movge	r3, r4
 8008662:	462c      	movge	r4, r5
 8008664:	4638      	mov	r0, r7
 8008666:	6861      	ldr	r1, [r4, #4]
 8008668:	bfa6      	itte	ge
 800866a:	461d      	movge	r5, r3
 800866c:	2600      	movge	r6, #0
 800866e:	2601      	movlt	r6, #1
 8008670:	f7ff fcf4 	bl	800805c <_Balloc>
 8008674:	4602      	mov	r2, r0
 8008676:	b918      	cbnz	r0, 8008680 <__mdiff+0x5c>
 8008678:	f44f 7110 	mov.w	r1, #576	; 0x240
 800867c:	4b2d      	ldr	r3, [pc, #180]	; (8008734 <__mdiff+0x110>)
 800867e:	e7e5      	b.n	800864c <__mdiff+0x28>
 8008680:	f102 0814 	add.w	r8, r2, #20
 8008684:	46c2      	mov	sl, r8
 8008686:	f04f 0c00 	mov.w	ip, #0
 800868a:	6927      	ldr	r7, [r4, #16]
 800868c:	60c6      	str	r6, [r0, #12]
 800868e:	692e      	ldr	r6, [r5, #16]
 8008690:	f104 0014 	add.w	r0, r4, #20
 8008694:	f105 0914 	add.w	r9, r5, #20
 8008698:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800869c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80086a0:	3410      	adds	r4, #16
 80086a2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80086a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80086aa:	fa1f f18b 	uxth.w	r1, fp
 80086ae:	448c      	add	ip, r1
 80086b0:	b299      	uxth	r1, r3
 80086b2:	0c1b      	lsrs	r3, r3, #16
 80086b4:	ebac 0101 	sub.w	r1, ip, r1
 80086b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80086bc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80086c0:	b289      	uxth	r1, r1
 80086c2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80086c6:	454e      	cmp	r6, r9
 80086c8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80086cc:	f84a 3b04 	str.w	r3, [sl], #4
 80086d0:	d8e7      	bhi.n	80086a2 <__mdiff+0x7e>
 80086d2:	1b73      	subs	r3, r6, r5
 80086d4:	3b15      	subs	r3, #21
 80086d6:	f023 0303 	bic.w	r3, r3, #3
 80086da:	3515      	adds	r5, #21
 80086dc:	3304      	adds	r3, #4
 80086de:	42ae      	cmp	r6, r5
 80086e0:	bf38      	it	cc
 80086e2:	2304      	movcc	r3, #4
 80086e4:	4418      	add	r0, r3
 80086e6:	4443      	add	r3, r8
 80086e8:	461e      	mov	r6, r3
 80086ea:	4605      	mov	r5, r0
 80086ec:	4575      	cmp	r5, lr
 80086ee:	d30e      	bcc.n	800870e <__mdiff+0xea>
 80086f0:	f10e 0103 	add.w	r1, lr, #3
 80086f4:	1a09      	subs	r1, r1, r0
 80086f6:	f021 0103 	bic.w	r1, r1, #3
 80086fa:	3803      	subs	r0, #3
 80086fc:	4586      	cmp	lr, r0
 80086fe:	bf38      	it	cc
 8008700:	2100      	movcc	r1, #0
 8008702:	4419      	add	r1, r3
 8008704:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008708:	b18b      	cbz	r3, 800872e <__mdiff+0x10a>
 800870a:	6117      	str	r7, [r2, #16]
 800870c:	e7a4      	b.n	8008658 <__mdiff+0x34>
 800870e:	f855 8b04 	ldr.w	r8, [r5], #4
 8008712:	fa1f f188 	uxth.w	r1, r8
 8008716:	4461      	add	r1, ip
 8008718:	140c      	asrs	r4, r1, #16
 800871a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800871e:	b289      	uxth	r1, r1
 8008720:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008724:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008728:	f846 1b04 	str.w	r1, [r6], #4
 800872c:	e7de      	b.n	80086ec <__mdiff+0xc8>
 800872e:	3f01      	subs	r7, #1
 8008730:	e7e8      	b.n	8008704 <__mdiff+0xe0>
 8008732:	bf00      	nop
 8008734:	08009cc0 	.word	0x08009cc0
 8008738:	08009d4c 	.word	0x08009d4c

0800873c <__ulp>:
 800873c:	4b11      	ldr	r3, [pc, #68]	; (8008784 <__ulp+0x48>)
 800873e:	400b      	ands	r3, r1
 8008740:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008744:	2b00      	cmp	r3, #0
 8008746:	dd02      	ble.n	800874e <__ulp+0x12>
 8008748:	2000      	movs	r0, #0
 800874a:	4619      	mov	r1, r3
 800874c:	4770      	bx	lr
 800874e:	425b      	negs	r3, r3
 8008750:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008754:	f04f 0000 	mov.w	r0, #0
 8008758:	f04f 0100 	mov.w	r1, #0
 800875c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008760:	da04      	bge.n	800876c <__ulp+0x30>
 8008762:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008766:	fa43 f102 	asr.w	r1, r3, r2
 800876a:	4770      	bx	lr
 800876c:	f1a2 0314 	sub.w	r3, r2, #20
 8008770:	2b1e      	cmp	r3, #30
 8008772:	bfd6      	itet	le
 8008774:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008778:	2301      	movgt	r3, #1
 800877a:	fa22 f303 	lsrle.w	r3, r2, r3
 800877e:	4618      	mov	r0, r3
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	7ff00000 	.word	0x7ff00000

08008788 <__b2d>:
 8008788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800878c:	6907      	ldr	r7, [r0, #16]
 800878e:	f100 0914 	add.w	r9, r0, #20
 8008792:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8008796:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800879a:	f1a7 0804 	sub.w	r8, r7, #4
 800879e:	4630      	mov	r0, r6
 80087a0:	f7ff fd4e 	bl	8008240 <__hi0bits>
 80087a4:	f1c0 0320 	rsb	r3, r0, #32
 80087a8:	280a      	cmp	r0, #10
 80087aa:	600b      	str	r3, [r1, #0]
 80087ac:	491f      	ldr	r1, [pc, #124]	; (800882c <__b2d+0xa4>)
 80087ae:	dc17      	bgt.n	80087e0 <__b2d+0x58>
 80087b0:	45c1      	cmp	r9, r8
 80087b2:	bf28      	it	cs
 80087b4:	2200      	movcs	r2, #0
 80087b6:	f1c0 0c0b 	rsb	ip, r0, #11
 80087ba:	fa26 f30c 	lsr.w	r3, r6, ip
 80087be:	bf38      	it	cc
 80087c0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80087c4:	ea43 0501 	orr.w	r5, r3, r1
 80087c8:	f100 0315 	add.w	r3, r0, #21
 80087cc:	fa06 f303 	lsl.w	r3, r6, r3
 80087d0:	fa22 f20c 	lsr.w	r2, r2, ip
 80087d4:	ea43 0402 	orr.w	r4, r3, r2
 80087d8:	4620      	mov	r0, r4
 80087da:	4629      	mov	r1, r5
 80087dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087e0:	45c1      	cmp	r9, r8
 80087e2:	bf2e      	itee	cs
 80087e4:	2200      	movcs	r2, #0
 80087e6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80087ea:	f1a7 0808 	subcc.w	r8, r7, #8
 80087ee:	f1b0 030b 	subs.w	r3, r0, #11
 80087f2:	d016      	beq.n	8008822 <__b2d+0x9a>
 80087f4:	f1c3 0720 	rsb	r7, r3, #32
 80087f8:	fa22 f107 	lsr.w	r1, r2, r7
 80087fc:	45c8      	cmp	r8, r9
 80087fe:	fa06 f603 	lsl.w	r6, r6, r3
 8008802:	ea46 0601 	orr.w	r6, r6, r1
 8008806:	bf94      	ite	ls
 8008808:	2100      	movls	r1, #0
 800880a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800880e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8008812:	fa02 f003 	lsl.w	r0, r2, r3
 8008816:	40f9      	lsrs	r1, r7
 8008818:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800881c:	ea40 0401 	orr.w	r4, r0, r1
 8008820:	e7da      	b.n	80087d8 <__b2d+0x50>
 8008822:	4614      	mov	r4, r2
 8008824:	ea46 0501 	orr.w	r5, r6, r1
 8008828:	e7d6      	b.n	80087d8 <__b2d+0x50>
 800882a:	bf00      	nop
 800882c:	3ff00000 	.word	0x3ff00000

08008830 <__d2b>:
 8008830:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008834:	2101      	movs	r1, #1
 8008836:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800883a:	4690      	mov	r8, r2
 800883c:	461d      	mov	r5, r3
 800883e:	f7ff fc0d 	bl	800805c <_Balloc>
 8008842:	4604      	mov	r4, r0
 8008844:	b930      	cbnz	r0, 8008854 <__d2b+0x24>
 8008846:	4602      	mov	r2, r0
 8008848:	f240 310a 	movw	r1, #778	; 0x30a
 800884c:	4b24      	ldr	r3, [pc, #144]	; (80088e0 <__d2b+0xb0>)
 800884e:	4825      	ldr	r0, [pc, #148]	; (80088e4 <__d2b+0xb4>)
 8008850:	f000 fb40 	bl	8008ed4 <__assert_func>
 8008854:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008858:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800885c:	bb2d      	cbnz	r5, 80088aa <__d2b+0x7a>
 800885e:	9301      	str	r3, [sp, #4]
 8008860:	f1b8 0300 	subs.w	r3, r8, #0
 8008864:	d026      	beq.n	80088b4 <__d2b+0x84>
 8008866:	4668      	mov	r0, sp
 8008868:	9300      	str	r3, [sp, #0]
 800886a:	f7ff fd09 	bl	8008280 <__lo0bits>
 800886e:	9900      	ldr	r1, [sp, #0]
 8008870:	b1f0      	cbz	r0, 80088b0 <__d2b+0x80>
 8008872:	9a01      	ldr	r2, [sp, #4]
 8008874:	f1c0 0320 	rsb	r3, r0, #32
 8008878:	fa02 f303 	lsl.w	r3, r2, r3
 800887c:	430b      	orrs	r3, r1
 800887e:	40c2      	lsrs	r2, r0
 8008880:	6163      	str	r3, [r4, #20]
 8008882:	9201      	str	r2, [sp, #4]
 8008884:	9b01      	ldr	r3, [sp, #4]
 8008886:	2b00      	cmp	r3, #0
 8008888:	bf14      	ite	ne
 800888a:	2102      	movne	r1, #2
 800888c:	2101      	moveq	r1, #1
 800888e:	61a3      	str	r3, [r4, #24]
 8008890:	6121      	str	r1, [r4, #16]
 8008892:	b1c5      	cbz	r5, 80088c6 <__d2b+0x96>
 8008894:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008898:	4405      	add	r5, r0
 800889a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800889e:	603d      	str	r5, [r7, #0]
 80088a0:	6030      	str	r0, [r6, #0]
 80088a2:	4620      	mov	r0, r4
 80088a4:	b002      	add	sp, #8
 80088a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088ae:	e7d6      	b.n	800885e <__d2b+0x2e>
 80088b0:	6161      	str	r1, [r4, #20]
 80088b2:	e7e7      	b.n	8008884 <__d2b+0x54>
 80088b4:	a801      	add	r0, sp, #4
 80088b6:	f7ff fce3 	bl	8008280 <__lo0bits>
 80088ba:	2101      	movs	r1, #1
 80088bc:	9b01      	ldr	r3, [sp, #4]
 80088be:	6121      	str	r1, [r4, #16]
 80088c0:	6163      	str	r3, [r4, #20]
 80088c2:	3020      	adds	r0, #32
 80088c4:	e7e5      	b.n	8008892 <__d2b+0x62>
 80088c6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80088ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088ce:	6038      	str	r0, [r7, #0]
 80088d0:	6918      	ldr	r0, [r3, #16]
 80088d2:	f7ff fcb5 	bl	8008240 <__hi0bits>
 80088d6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80088da:	6031      	str	r1, [r6, #0]
 80088dc:	e7e1      	b.n	80088a2 <__d2b+0x72>
 80088de:	bf00      	nop
 80088e0:	08009cc0 	.word	0x08009cc0
 80088e4:	08009d4c 	.word	0x08009d4c

080088e8 <__ratio>:
 80088e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	4688      	mov	r8, r1
 80088ee:	4669      	mov	r1, sp
 80088f0:	4681      	mov	r9, r0
 80088f2:	f7ff ff49 	bl	8008788 <__b2d>
 80088f6:	460f      	mov	r7, r1
 80088f8:	4604      	mov	r4, r0
 80088fa:	460d      	mov	r5, r1
 80088fc:	4640      	mov	r0, r8
 80088fe:	a901      	add	r1, sp, #4
 8008900:	f7ff ff42 	bl	8008788 <__b2d>
 8008904:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008908:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800890c:	468b      	mov	fp, r1
 800890e:	eba3 0c02 	sub.w	ip, r3, r2
 8008912:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008916:	1a9b      	subs	r3, r3, r2
 8008918:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800891c:	2b00      	cmp	r3, #0
 800891e:	bfd5      	itete	le
 8008920:	460a      	movle	r2, r1
 8008922:	462a      	movgt	r2, r5
 8008924:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008928:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800892c:	bfd8      	it	le
 800892e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008932:	465b      	mov	r3, fp
 8008934:	4602      	mov	r2, r0
 8008936:	4639      	mov	r1, r7
 8008938:	4620      	mov	r0, r4
 800893a:	f7f7 fef7 	bl	800072c <__aeabi_ddiv>
 800893e:	b003      	add	sp, #12
 8008940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008944 <__copybits>:
 8008944:	3901      	subs	r1, #1
 8008946:	b570      	push	{r4, r5, r6, lr}
 8008948:	1149      	asrs	r1, r1, #5
 800894a:	6914      	ldr	r4, [r2, #16]
 800894c:	3101      	adds	r1, #1
 800894e:	f102 0314 	add.w	r3, r2, #20
 8008952:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008956:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800895a:	1f05      	subs	r5, r0, #4
 800895c:	42a3      	cmp	r3, r4
 800895e:	d30c      	bcc.n	800897a <__copybits+0x36>
 8008960:	1aa3      	subs	r3, r4, r2
 8008962:	3b11      	subs	r3, #17
 8008964:	f023 0303 	bic.w	r3, r3, #3
 8008968:	3211      	adds	r2, #17
 800896a:	42a2      	cmp	r2, r4
 800896c:	bf88      	it	hi
 800896e:	2300      	movhi	r3, #0
 8008970:	4418      	add	r0, r3
 8008972:	2300      	movs	r3, #0
 8008974:	4288      	cmp	r0, r1
 8008976:	d305      	bcc.n	8008984 <__copybits+0x40>
 8008978:	bd70      	pop	{r4, r5, r6, pc}
 800897a:	f853 6b04 	ldr.w	r6, [r3], #4
 800897e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008982:	e7eb      	b.n	800895c <__copybits+0x18>
 8008984:	f840 3b04 	str.w	r3, [r0], #4
 8008988:	e7f4      	b.n	8008974 <__copybits+0x30>

0800898a <__any_on>:
 800898a:	f100 0214 	add.w	r2, r0, #20
 800898e:	6900      	ldr	r0, [r0, #16]
 8008990:	114b      	asrs	r3, r1, #5
 8008992:	4298      	cmp	r0, r3
 8008994:	b510      	push	{r4, lr}
 8008996:	db11      	blt.n	80089bc <__any_on+0x32>
 8008998:	dd0a      	ble.n	80089b0 <__any_on+0x26>
 800899a:	f011 011f 	ands.w	r1, r1, #31
 800899e:	d007      	beq.n	80089b0 <__any_on+0x26>
 80089a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80089a4:	fa24 f001 	lsr.w	r0, r4, r1
 80089a8:	fa00 f101 	lsl.w	r1, r0, r1
 80089ac:	428c      	cmp	r4, r1
 80089ae:	d10b      	bne.n	80089c8 <__any_on+0x3e>
 80089b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d803      	bhi.n	80089c0 <__any_on+0x36>
 80089b8:	2000      	movs	r0, #0
 80089ba:	bd10      	pop	{r4, pc}
 80089bc:	4603      	mov	r3, r0
 80089be:	e7f7      	b.n	80089b0 <__any_on+0x26>
 80089c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80089c4:	2900      	cmp	r1, #0
 80089c6:	d0f5      	beq.n	80089b4 <__any_on+0x2a>
 80089c8:	2001      	movs	r0, #1
 80089ca:	e7f6      	b.n	80089ba <__any_on+0x30>

080089cc <_calloc_r>:
 80089cc:	b570      	push	{r4, r5, r6, lr}
 80089ce:	fba1 5402 	umull	r5, r4, r1, r2
 80089d2:	b934      	cbnz	r4, 80089e2 <_calloc_r+0x16>
 80089d4:	4629      	mov	r1, r5
 80089d6:	f000 f875 	bl	8008ac4 <_malloc_r>
 80089da:	4606      	mov	r6, r0
 80089dc:	b928      	cbnz	r0, 80089ea <_calloc_r+0x1e>
 80089de:	4630      	mov	r0, r6
 80089e0:	bd70      	pop	{r4, r5, r6, pc}
 80089e2:	220c      	movs	r2, #12
 80089e4:	2600      	movs	r6, #0
 80089e6:	6002      	str	r2, [r0, #0]
 80089e8:	e7f9      	b.n	80089de <_calloc_r+0x12>
 80089ea:	462a      	mov	r2, r5
 80089ec:	4621      	mov	r1, r4
 80089ee:	f7fc fbd3 	bl	8005198 <memset>
 80089f2:	e7f4      	b.n	80089de <_calloc_r+0x12>

080089f4 <_free_r>:
 80089f4:	b538      	push	{r3, r4, r5, lr}
 80089f6:	4605      	mov	r5, r0
 80089f8:	2900      	cmp	r1, #0
 80089fa:	d040      	beq.n	8008a7e <_free_r+0x8a>
 80089fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a00:	1f0c      	subs	r4, r1, #4
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	bfb8      	it	lt
 8008a06:	18e4      	addlt	r4, r4, r3
 8008a08:	f000 faae 	bl	8008f68 <__malloc_lock>
 8008a0c:	4a1c      	ldr	r2, [pc, #112]	; (8008a80 <_free_r+0x8c>)
 8008a0e:	6813      	ldr	r3, [r2, #0]
 8008a10:	b933      	cbnz	r3, 8008a20 <_free_r+0x2c>
 8008a12:	6063      	str	r3, [r4, #4]
 8008a14:	6014      	str	r4, [r2, #0]
 8008a16:	4628      	mov	r0, r5
 8008a18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a1c:	f000 baaa 	b.w	8008f74 <__malloc_unlock>
 8008a20:	42a3      	cmp	r3, r4
 8008a22:	d908      	bls.n	8008a36 <_free_r+0x42>
 8008a24:	6820      	ldr	r0, [r4, #0]
 8008a26:	1821      	adds	r1, r4, r0
 8008a28:	428b      	cmp	r3, r1
 8008a2a:	bf01      	itttt	eq
 8008a2c:	6819      	ldreq	r1, [r3, #0]
 8008a2e:	685b      	ldreq	r3, [r3, #4]
 8008a30:	1809      	addeq	r1, r1, r0
 8008a32:	6021      	streq	r1, [r4, #0]
 8008a34:	e7ed      	b.n	8008a12 <_free_r+0x1e>
 8008a36:	461a      	mov	r2, r3
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	b10b      	cbz	r3, 8008a40 <_free_r+0x4c>
 8008a3c:	42a3      	cmp	r3, r4
 8008a3e:	d9fa      	bls.n	8008a36 <_free_r+0x42>
 8008a40:	6811      	ldr	r1, [r2, #0]
 8008a42:	1850      	adds	r0, r2, r1
 8008a44:	42a0      	cmp	r0, r4
 8008a46:	d10b      	bne.n	8008a60 <_free_r+0x6c>
 8008a48:	6820      	ldr	r0, [r4, #0]
 8008a4a:	4401      	add	r1, r0
 8008a4c:	1850      	adds	r0, r2, r1
 8008a4e:	4283      	cmp	r3, r0
 8008a50:	6011      	str	r1, [r2, #0]
 8008a52:	d1e0      	bne.n	8008a16 <_free_r+0x22>
 8008a54:	6818      	ldr	r0, [r3, #0]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	4401      	add	r1, r0
 8008a5a:	6011      	str	r1, [r2, #0]
 8008a5c:	6053      	str	r3, [r2, #4]
 8008a5e:	e7da      	b.n	8008a16 <_free_r+0x22>
 8008a60:	d902      	bls.n	8008a68 <_free_r+0x74>
 8008a62:	230c      	movs	r3, #12
 8008a64:	602b      	str	r3, [r5, #0]
 8008a66:	e7d6      	b.n	8008a16 <_free_r+0x22>
 8008a68:	6820      	ldr	r0, [r4, #0]
 8008a6a:	1821      	adds	r1, r4, r0
 8008a6c:	428b      	cmp	r3, r1
 8008a6e:	bf01      	itttt	eq
 8008a70:	6819      	ldreq	r1, [r3, #0]
 8008a72:	685b      	ldreq	r3, [r3, #4]
 8008a74:	1809      	addeq	r1, r1, r0
 8008a76:	6021      	streq	r1, [r4, #0]
 8008a78:	6063      	str	r3, [r4, #4]
 8008a7a:	6054      	str	r4, [r2, #4]
 8008a7c:	e7cb      	b.n	8008a16 <_free_r+0x22>
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	20000490 	.word	0x20000490

08008a84 <sbrk_aligned>:
 8008a84:	b570      	push	{r4, r5, r6, lr}
 8008a86:	4e0e      	ldr	r6, [pc, #56]	; (8008ac0 <sbrk_aligned+0x3c>)
 8008a88:	460c      	mov	r4, r1
 8008a8a:	6831      	ldr	r1, [r6, #0]
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	b911      	cbnz	r1, 8008a96 <sbrk_aligned+0x12>
 8008a90:	f000 f9ee 	bl	8008e70 <_sbrk_r>
 8008a94:	6030      	str	r0, [r6, #0]
 8008a96:	4621      	mov	r1, r4
 8008a98:	4628      	mov	r0, r5
 8008a9a:	f000 f9e9 	bl	8008e70 <_sbrk_r>
 8008a9e:	1c43      	adds	r3, r0, #1
 8008aa0:	d00a      	beq.n	8008ab8 <sbrk_aligned+0x34>
 8008aa2:	1cc4      	adds	r4, r0, #3
 8008aa4:	f024 0403 	bic.w	r4, r4, #3
 8008aa8:	42a0      	cmp	r0, r4
 8008aaa:	d007      	beq.n	8008abc <sbrk_aligned+0x38>
 8008aac:	1a21      	subs	r1, r4, r0
 8008aae:	4628      	mov	r0, r5
 8008ab0:	f000 f9de 	bl	8008e70 <_sbrk_r>
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d101      	bne.n	8008abc <sbrk_aligned+0x38>
 8008ab8:	f04f 34ff 	mov.w	r4, #4294967295
 8008abc:	4620      	mov	r0, r4
 8008abe:	bd70      	pop	{r4, r5, r6, pc}
 8008ac0:	20000494 	.word	0x20000494

08008ac4 <_malloc_r>:
 8008ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac8:	1ccd      	adds	r5, r1, #3
 8008aca:	f025 0503 	bic.w	r5, r5, #3
 8008ace:	3508      	adds	r5, #8
 8008ad0:	2d0c      	cmp	r5, #12
 8008ad2:	bf38      	it	cc
 8008ad4:	250c      	movcc	r5, #12
 8008ad6:	2d00      	cmp	r5, #0
 8008ad8:	4607      	mov	r7, r0
 8008ada:	db01      	blt.n	8008ae0 <_malloc_r+0x1c>
 8008adc:	42a9      	cmp	r1, r5
 8008ade:	d905      	bls.n	8008aec <_malloc_r+0x28>
 8008ae0:	230c      	movs	r3, #12
 8008ae2:	2600      	movs	r6, #0
 8008ae4:	603b      	str	r3, [r7, #0]
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aec:	4e2e      	ldr	r6, [pc, #184]	; (8008ba8 <_malloc_r+0xe4>)
 8008aee:	f000 fa3b 	bl	8008f68 <__malloc_lock>
 8008af2:	6833      	ldr	r3, [r6, #0]
 8008af4:	461c      	mov	r4, r3
 8008af6:	bb34      	cbnz	r4, 8008b46 <_malloc_r+0x82>
 8008af8:	4629      	mov	r1, r5
 8008afa:	4638      	mov	r0, r7
 8008afc:	f7ff ffc2 	bl	8008a84 <sbrk_aligned>
 8008b00:	1c43      	adds	r3, r0, #1
 8008b02:	4604      	mov	r4, r0
 8008b04:	d14d      	bne.n	8008ba2 <_malloc_r+0xde>
 8008b06:	6834      	ldr	r4, [r6, #0]
 8008b08:	4626      	mov	r6, r4
 8008b0a:	2e00      	cmp	r6, #0
 8008b0c:	d140      	bne.n	8008b90 <_malloc_r+0xcc>
 8008b0e:	6823      	ldr	r3, [r4, #0]
 8008b10:	4631      	mov	r1, r6
 8008b12:	4638      	mov	r0, r7
 8008b14:	eb04 0803 	add.w	r8, r4, r3
 8008b18:	f000 f9aa 	bl	8008e70 <_sbrk_r>
 8008b1c:	4580      	cmp	r8, r0
 8008b1e:	d13a      	bne.n	8008b96 <_malloc_r+0xd2>
 8008b20:	6821      	ldr	r1, [r4, #0]
 8008b22:	3503      	adds	r5, #3
 8008b24:	1a6d      	subs	r5, r5, r1
 8008b26:	f025 0503 	bic.w	r5, r5, #3
 8008b2a:	3508      	adds	r5, #8
 8008b2c:	2d0c      	cmp	r5, #12
 8008b2e:	bf38      	it	cc
 8008b30:	250c      	movcc	r5, #12
 8008b32:	4638      	mov	r0, r7
 8008b34:	4629      	mov	r1, r5
 8008b36:	f7ff ffa5 	bl	8008a84 <sbrk_aligned>
 8008b3a:	3001      	adds	r0, #1
 8008b3c:	d02b      	beq.n	8008b96 <_malloc_r+0xd2>
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	442b      	add	r3, r5
 8008b42:	6023      	str	r3, [r4, #0]
 8008b44:	e00e      	b.n	8008b64 <_malloc_r+0xa0>
 8008b46:	6822      	ldr	r2, [r4, #0]
 8008b48:	1b52      	subs	r2, r2, r5
 8008b4a:	d41e      	bmi.n	8008b8a <_malloc_r+0xc6>
 8008b4c:	2a0b      	cmp	r2, #11
 8008b4e:	d916      	bls.n	8008b7e <_malloc_r+0xba>
 8008b50:	1961      	adds	r1, r4, r5
 8008b52:	42a3      	cmp	r3, r4
 8008b54:	6025      	str	r5, [r4, #0]
 8008b56:	bf18      	it	ne
 8008b58:	6059      	strne	r1, [r3, #4]
 8008b5a:	6863      	ldr	r3, [r4, #4]
 8008b5c:	bf08      	it	eq
 8008b5e:	6031      	streq	r1, [r6, #0]
 8008b60:	5162      	str	r2, [r4, r5]
 8008b62:	604b      	str	r3, [r1, #4]
 8008b64:	4638      	mov	r0, r7
 8008b66:	f104 060b 	add.w	r6, r4, #11
 8008b6a:	f000 fa03 	bl	8008f74 <__malloc_unlock>
 8008b6e:	f026 0607 	bic.w	r6, r6, #7
 8008b72:	1d23      	adds	r3, r4, #4
 8008b74:	1af2      	subs	r2, r6, r3
 8008b76:	d0b6      	beq.n	8008ae6 <_malloc_r+0x22>
 8008b78:	1b9b      	subs	r3, r3, r6
 8008b7a:	50a3      	str	r3, [r4, r2]
 8008b7c:	e7b3      	b.n	8008ae6 <_malloc_r+0x22>
 8008b7e:	6862      	ldr	r2, [r4, #4]
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	bf0c      	ite	eq
 8008b84:	6032      	streq	r2, [r6, #0]
 8008b86:	605a      	strne	r2, [r3, #4]
 8008b88:	e7ec      	b.n	8008b64 <_malloc_r+0xa0>
 8008b8a:	4623      	mov	r3, r4
 8008b8c:	6864      	ldr	r4, [r4, #4]
 8008b8e:	e7b2      	b.n	8008af6 <_malloc_r+0x32>
 8008b90:	4634      	mov	r4, r6
 8008b92:	6876      	ldr	r6, [r6, #4]
 8008b94:	e7b9      	b.n	8008b0a <_malloc_r+0x46>
 8008b96:	230c      	movs	r3, #12
 8008b98:	4638      	mov	r0, r7
 8008b9a:	603b      	str	r3, [r7, #0]
 8008b9c:	f000 f9ea 	bl	8008f74 <__malloc_unlock>
 8008ba0:	e7a1      	b.n	8008ae6 <_malloc_r+0x22>
 8008ba2:	6025      	str	r5, [r4, #0]
 8008ba4:	e7de      	b.n	8008b64 <_malloc_r+0xa0>
 8008ba6:	bf00      	nop
 8008ba8:	20000490 	.word	0x20000490

08008bac <__ssputs_r>:
 8008bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	688e      	ldr	r6, [r1, #8]
 8008bb2:	4682      	mov	sl, r0
 8008bb4:	429e      	cmp	r6, r3
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	4690      	mov	r8, r2
 8008bba:	461f      	mov	r7, r3
 8008bbc:	d838      	bhi.n	8008c30 <__ssputs_r+0x84>
 8008bbe:	898a      	ldrh	r2, [r1, #12]
 8008bc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bc4:	d032      	beq.n	8008c2c <__ssputs_r+0x80>
 8008bc6:	6825      	ldr	r5, [r4, #0]
 8008bc8:	6909      	ldr	r1, [r1, #16]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	eba5 0901 	sub.w	r9, r5, r1
 8008bd0:	6965      	ldr	r5, [r4, #20]
 8008bd2:	444b      	add	r3, r9
 8008bd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bdc:	106d      	asrs	r5, r5, #1
 8008bde:	429d      	cmp	r5, r3
 8008be0:	bf38      	it	cc
 8008be2:	461d      	movcc	r5, r3
 8008be4:	0553      	lsls	r3, r2, #21
 8008be6:	d531      	bpl.n	8008c4c <__ssputs_r+0xa0>
 8008be8:	4629      	mov	r1, r5
 8008bea:	f7ff ff6b 	bl	8008ac4 <_malloc_r>
 8008bee:	4606      	mov	r6, r0
 8008bf0:	b950      	cbnz	r0, 8008c08 <__ssputs_r+0x5c>
 8008bf2:	230c      	movs	r3, #12
 8008bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf8:	f8ca 3000 	str.w	r3, [sl]
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c02:	81a3      	strh	r3, [r4, #12]
 8008c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c08:	464a      	mov	r2, r9
 8008c0a:	6921      	ldr	r1, [r4, #16]
 8008c0c:	f7ff fa18 	bl	8008040 <memcpy>
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	6126      	str	r6, [r4, #16]
 8008c1e:	444e      	add	r6, r9
 8008c20:	6026      	str	r6, [r4, #0]
 8008c22:	463e      	mov	r6, r7
 8008c24:	6165      	str	r5, [r4, #20]
 8008c26:	eba5 0509 	sub.w	r5, r5, r9
 8008c2a:	60a5      	str	r5, [r4, #8]
 8008c2c:	42be      	cmp	r6, r7
 8008c2e:	d900      	bls.n	8008c32 <__ssputs_r+0x86>
 8008c30:	463e      	mov	r6, r7
 8008c32:	4632      	mov	r2, r6
 8008c34:	4641      	mov	r1, r8
 8008c36:	6820      	ldr	r0, [r4, #0]
 8008c38:	f000 f97c 	bl	8008f34 <memmove>
 8008c3c:	68a3      	ldr	r3, [r4, #8]
 8008c3e:	2000      	movs	r0, #0
 8008c40:	1b9b      	subs	r3, r3, r6
 8008c42:	60a3      	str	r3, [r4, #8]
 8008c44:	6823      	ldr	r3, [r4, #0]
 8008c46:	4433      	add	r3, r6
 8008c48:	6023      	str	r3, [r4, #0]
 8008c4a:	e7db      	b.n	8008c04 <__ssputs_r+0x58>
 8008c4c:	462a      	mov	r2, r5
 8008c4e:	f000 f997 	bl	8008f80 <_realloc_r>
 8008c52:	4606      	mov	r6, r0
 8008c54:	2800      	cmp	r0, #0
 8008c56:	d1e1      	bne.n	8008c1c <__ssputs_r+0x70>
 8008c58:	4650      	mov	r0, sl
 8008c5a:	6921      	ldr	r1, [r4, #16]
 8008c5c:	f7ff feca 	bl	80089f4 <_free_r>
 8008c60:	e7c7      	b.n	8008bf2 <__ssputs_r+0x46>
	...

08008c64 <_svfiprintf_r>:
 8008c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c68:	4698      	mov	r8, r3
 8008c6a:	898b      	ldrh	r3, [r1, #12]
 8008c6c:	4607      	mov	r7, r0
 8008c6e:	061b      	lsls	r3, r3, #24
 8008c70:	460d      	mov	r5, r1
 8008c72:	4614      	mov	r4, r2
 8008c74:	b09d      	sub	sp, #116	; 0x74
 8008c76:	d50e      	bpl.n	8008c96 <_svfiprintf_r+0x32>
 8008c78:	690b      	ldr	r3, [r1, #16]
 8008c7a:	b963      	cbnz	r3, 8008c96 <_svfiprintf_r+0x32>
 8008c7c:	2140      	movs	r1, #64	; 0x40
 8008c7e:	f7ff ff21 	bl	8008ac4 <_malloc_r>
 8008c82:	6028      	str	r0, [r5, #0]
 8008c84:	6128      	str	r0, [r5, #16]
 8008c86:	b920      	cbnz	r0, 8008c92 <_svfiprintf_r+0x2e>
 8008c88:	230c      	movs	r3, #12
 8008c8a:	603b      	str	r3, [r7, #0]
 8008c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c90:	e0d1      	b.n	8008e36 <_svfiprintf_r+0x1d2>
 8008c92:	2340      	movs	r3, #64	; 0x40
 8008c94:	616b      	str	r3, [r5, #20]
 8008c96:	2300      	movs	r3, #0
 8008c98:	9309      	str	r3, [sp, #36]	; 0x24
 8008c9a:	2320      	movs	r3, #32
 8008c9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ca0:	2330      	movs	r3, #48	; 0x30
 8008ca2:	f04f 0901 	mov.w	r9, #1
 8008ca6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008caa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008e50 <_svfiprintf_r+0x1ec>
 8008cae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cb2:	4623      	mov	r3, r4
 8008cb4:	469a      	mov	sl, r3
 8008cb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cba:	b10a      	cbz	r2, 8008cc0 <_svfiprintf_r+0x5c>
 8008cbc:	2a25      	cmp	r2, #37	; 0x25
 8008cbe:	d1f9      	bne.n	8008cb4 <_svfiprintf_r+0x50>
 8008cc0:	ebba 0b04 	subs.w	fp, sl, r4
 8008cc4:	d00b      	beq.n	8008cde <_svfiprintf_r+0x7a>
 8008cc6:	465b      	mov	r3, fp
 8008cc8:	4622      	mov	r2, r4
 8008cca:	4629      	mov	r1, r5
 8008ccc:	4638      	mov	r0, r7
 8008cce:	f7ff ff6d 	bl	8008bac <__ssputs_r>
 8008cd2:	3001      	adds	r0, #1
 8008cd4:	f000 80aa 	beq.w	8008e2c <_svfiprintf_r+0x1c8>
 8008cd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cda:	445a      	add	r2, fp
 8008cdc:	9209      	str	r2, [sp, #36]	; 0x24
 8008cde:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	f000 80a2 	beq.w	8008e2c <_svfiprintf_r+0x1c8>
 8008ce8:	2300      	movs	r3, #0
 8008cea:	f04f 32ff 	mov.w	r2, #4294967295
 8008cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf2:	f10a 0a01 	add.w	sl, sl, #1
 8008cf6:	9304      	str	r3, [sp, #16]
 8008cf8:	9307      	str	r3, [sp, #28]
 8008cfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cfe:	931a      	str	r3, [sp, #104]	; 0x68
 8008d00:	4654      	mov	r4, sl
 8008d02:	2205      	movs	r2, #5
 8008d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d08:	4851      	ldr	r0, [pc, #324]	; (8008e50 <_svfiprintf_r+0x1ec>)
 8008d0a:	f7ff f98b 	bl	8008024 <memchr>
 8008d0e:	9a04      	ldr	r2, [sp, #16]
 8008d10:	b9d8      	cbnz	r0, 8008d4a <_svfiprintf_r+0xe6>
 8008d12:	06d0      	lsls	r0, r2, #27
 8008d14:	bf44      	itt	mi
 8008d16:	2320      	movmi	r3, #32
 8008d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d1c:	0711      	lsls	r1, r2, #28
 8008d1e:	bf44      	itt	mi
 8008d20:	232b      	movmi	r3, #43	; 0x2b
 8008d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d26:	f89a 3000 	ldrb.w	r3, [sl]
 8008d2a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d2c:	d015      	beq.n	8008d5a <_svfiprintf_r+0xf6>
 8008d2e:	4654      	mov	r4, sl
 8008d30:	2000      	movs	r0, #0
 8008d32:	f04f 0c0a 	mov.w	ip, #10
 8008d36:	9a07      	ldr	r2, [sp, #28]
 8008d38:	4621      	mov	r1, r4
 8008d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d3e:	3b30      	subs	r3, #48	; 0x30
 8008d40:	2b09      	cmp	r3, #9
 8008d42:	d94e      	bls.n	8008de2 <_svfiprintf_r+0x17e>
 8008d44:	b1b0      	cbz	r0, 8008d74 <_svfiprintf_r+0x110>
 8008d46:	9207      	str	r2, [sp, #28]
 8008d48:	e014      	b.n	8008d74 <_svfiprintf_r+0x110>
 8008d4a:	eba0 0308 	sub.w	r3, r0, r8
 8008d4e:	fa09 f303 	lsl.w	r3, r9, r3
 8008d52:	4313      	orrs	r3, r2
 8008d54:	46a2      	mov	sl, r4
 8008d56:	9304      	str	r3, [sp, #16]
 8008d58:	e7d2      	b.n	8008d00 <_svfiprintf_r+0x9c>
 8008d5a:	9b03      	ldr	r3, [sp, #12]
 8008d5c:	1d19      	adds	r1, r3, #4
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	9103      	str	r1, [sp, #12]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	bfbb      	ittet	lt
 8008d66:	425b      	neglt	r3, r3
 8008d68:	f042 0202 	orrlt.w	r2, r2, #2
 8008d6c:	9307      	strge	r3, [sp, #28]
 8008d6e:	9307      	strlt	r3, [sp, #28]
 8008d70:	bfb8      	it	lt
 8008d72:	9204      	strlt	r2, [sp, #16]
 8008d74:	7823      	ldrb	r3, [r4, #0]
 8008d76:	2b2e      	cmp	r3, #46	; 0x2e
 8008d78:	d10c      	bne.n	8008d94 <_svfiprintf_r+0x130>
 8008d7a:	7863      	ldrb	r3, [r4, #1]
 8008d7c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d7e:	d135      	bne.n	8008dec <_svfiprintf_r+0x188>
 8008d80:	9b03      	ldr	r3, [sp, #12]
 8008d82:	3402      	adds	r4, #2
 8008d84:	1d1a      	adds	r2, r3, #4
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	9203      	str	r2, [sp, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	bfb8      	it	lt
 8008d8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d92:	9305      	str	r3, [sp, #20]
 8008d94:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008e54 <_svfiprintf_r+0x1f0>
 8008d98:	2203      	movs	r2, #3
 8008d9a:	4650      	mov	r0, sl
 8008d9c:	7821      	ldrb	r1, [r4, #0]
 8008d9e:	f7ff f941 	bl	8008024 <memchr>
 8008da2:	b140      	cbz	r0, 8008db6 <_svfiprintf_r+0x152>
 8008da4:	2340      	movs	r3, #64	; 0x40
 8008da6:	eba0 000a 	sub.w	r0, r0, sl
 8008daa:	fa03 f000 	lsl.w	r0, r3, r0
 8008dae:	9b04      	ldr	r3, [sp, #16]
 8008db0:	3401      	adds	r4, #1
 8008db2:	4303      	orrs	r3, r0
 8008db4:	9304      	str	r3, [sp, #16]
 8008db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dba:	2206      	movs	r2, #6
 8008dbc:	4826      	ldr	r0, [pc, #152]	; (8008e58 <_svfiprintf_r+0x1f4>)
 8008dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dc2:	f7ff f92f 	bl	8008024 <memchr>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	d038      	beq.n	8008e3c <_svfiprintf_r+0x1d8>
 8008dca:	4b24      	ldr	r3, [pc, #144]	; (8008e5c <_svfiprintf_r+0x1f8>)
 8008dcc:	bb1b      	cbnz	r3, 8008e16 <_svfiprintf_r+0x1b2>
 8008dce:	9b03      	ldr	r3, [sp, #12]
 8008dd0:	3307      	adds	r3, #7
 8008dd2:	f023 0307 	bic.w	r3, r3, #7
 8008dd6:	3308      	adds	r3, #8
 8008dd8:	9303      	str	r3, [sp, #12]
 8008dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ddc:	4433      	add	r3, r6
 8008dde:	9309      	str	r3, [sp, #36]	; 0x24
 8008de0:	e767      	b.n	8008cb2 <_svfiprintf_r+0x4e>
 8008de2:	460c      	mov	r4, r1
 8008de4:	2001      	movs	r0, #1
 8008de6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dea:	e7a5      	b.n	8008d38 <_svfiprintf_r+0xd4>
 8008dec:	2300      	movs	r3, #0
 8008dee:	f04f 0c0a 	mov.w	ip, #10
 8008df2:	4619      	mov	r1, r3
 8008df4:	3401      	adds	r4, #1
 8008df6:	9305      	str	r3, [sp, #20]
 8008df8:	4620      	mov	r0, r4
 8008dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dfe:	3a30      	subs	r2, #48	; 0x30
 8008e00:	2a09      	cmp	r2, #9
 8008e02:	d903      	bls.n	8008e0c <_svfiprintf_r+0x1a8>
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d0c5      	beq.n	8008d94 <_svfiprintf_r+0x130>
 8008e08:	9105      	str	r1, [sp, #20]
 8008e0a:	e7c3      	b.n	8008d94 <_svfiprintf_r+0x130>
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	2301      	movs	r3, #1
 8008e10:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e14:	e7f0      	b.n	8008df8 <_svfiprintf_r+0x194>
 8008e16:	ab03      	add	r3, sp, #12
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	462a      	mov	r2, r5
 8008e1c:	4638      	mov	r0, r7
 8008e1e:	4b10      	ldr	r3, [pc, #64]	; (8008e60 <_svfiprintf_r+0x1fc>)
 8008e20:	a904      	add	r1, sp, #16
 8008e22:	f7fc fa5f 	bl	80052e4 <_printf_float>
 8008e26:	1c42      	adds	r2, r0, #1
 8008e28:	4606      	mov	r6, r0
 8008e2a:	d1d6      	bne.n	8008dda <_svfiprintf_r+0x176>
 8008e2c:	89ab      	ldrh	r3, [r5, #12]
 8008e2e:	065b      	lsls	r3, r3, #25
 8008e30:	f53f af2c 	bmi.w	8008c8c <_svfiprintf_r+0x28>
 8008e34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e36:	b01d      	add	sp, #116	; 0x74
 8008e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e3c:	ab03      	add	r3, sp, #12
 8008e3e:	9300      	str	r3, [sp, #0]
 8008e40:	462a      	mov	r2, r5
 8008e42:	4638      	mov	r0, r7
 8008e44:	4b06      	ldr	r3, [pc, #24]	; (8008e60 <_svfiprintf_r+0x1fc>)
 8008e46:	a904      	add	r1, sp, #16
 8008e48:	f7fc fce8 	bl	800581c <_printf_i>
 8008e4c:	e7eb      	b.n	8008e26 <_svfiprintf_r+0x1c2>
 8008e4e:	bf00      	nop
 8008e50:	08009ea4 	.word	0x08009ea4
 8008e54:	08009eaa 	.word	0x08009eaa
 8008e58:	08009eae 	.word	0x08009eae
 8008e5c:	080052e5 	.word	0x080052e5
 8008e60:	08008bad 	.word	0x08008bad

08008e64 <nan>:
 8008e64:	2000      	movs	r0, #0
 8008e66:	4901      	ldr	r1, [pc, #4]	; (8008e6c <nan+0x8>)
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	7ff80000 	.word	0x7ff80000

08008e70 <_sbrk_r>:
 8008e70:	b538      	push	{r3, r4, r5, lr}
 8008e72:	2300      	movs	r3, #0
 8008e74:	4d05      	ldr	r5, [pc, #20]	; (8008e8c <_sbrk_r+0x1c>)
 8008e76:	4604      	mov	r4, r0
 8008e78:	4608      	mov	r0, r1
 8008e7a:	602b      	str	r3, [r5, #0]
 8008e7c:	f7f9 f92e 	bl	80020dc <_sbrk>
 8008e80:	1c43      	adds	r3, r0, #1
 8008e82:	d102      	bne.n	8008e8a <_sbrk_r+0x1a>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	b103      	cbz	r3, 8008e8a <_sbrk_r+0x1a>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	20000498 	.word	0x20000498

08008e90 <strncmp>:
 8008e90:	4603      	mov	r3, r0
 8008e92:	b510      	push	{r4, lr}
 8008e94:	b172      	cbz	r2, 8008eb4 <strncmp+0x24>
 8008e96:	3901      	subs	r1, #1
 8008e98:	1884      	adds	r4, r0, r2
 8008e9a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e9e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008ea2:	4290      	cmp	r0, r2
 8008ea4:	d101      	bne.n	8008eaa <strncmp+0x1a>
 8008ea6:	42a3      	cmp	r3, r4
 8008ea8:	d101      	bne.n	8008eae <strncmp+0x1e>
 8008eaa:	1a80      	subs	r0, r0, r2
 8008eac:	bd10      	pop	{r4, pc}
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	d1f3      	bne.n	8008e9a <strncmp+0xa>
 8008eb2:	e7fa      	b.n	8008eaa <strncmp+0x1a>
 8008eb4:	4610      	mov	r0, r2
 8008eb6:	e7f9      	b.n	8008eac <strncmp+0x1c>

08008eb8 <__ascii_wctomb>:
 8008eb8:	4603      	mov	r3, r0
 8008eba:	4608      	mov	r0, r1
 8008ebc:	b141      	cbz	r1, 8008ed0 <__ascii_wctomb+0x18>
 8008ebe:	2aff      	cmp	r2, #255	; 0xff
 8008ec0:	d904      	bls.n	8008ecc <__ascii_wctomb+0x14>
 8008ec2:	228a      	movs	r2, #138	; 0x8a
 8008ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec8:	601a      	str	r2, [r3, #0]
 8008eca:	4770      	bx	lr
 8008ecc:	2001      	movs	r0, #1
 8008ece:	700a      	strb	r2, [r1, #0]
 8008ed0:	4770      	bx	lr
	...

08008ed4 <__assert_func>:
 8008ed4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ed6:	4614      	mov	r4, r2
 8008ed8:	461a      	mov	r2, r3
 8008eda:	4b09      	ldr	r3, [pc, #36]	; (8008f00 <__assert_func+0x2c>)
 8008edc:	4605      	mov	r5, r0
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68d8      	ldr	r0, [r3, #12]
 8008ee2:	b14c      	cbz	r4, 8008ef8 <__assert_func+0x24>
 8008ee4:	4b07      	ldr	r3, [pc, #28]	; (8008f04 <__assert_func+0x30>)
 8008ee6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008eea:	9100      	str	r1, [sp, #0]
 8008eec:	462b      	mov	r3, r5
 8008eee:	4906      	ldr	r1, [pc, #24]	; (8008f08 <__assert_func+0x34>)
 8008ef0:	f000 f80e 	bl	8008f10 <fiprintf>
 8008ef4:	f000 fa8a 	bl	800940c <abort>
 8008ef8:	4b04      	ldr	r3, [pc, #16]	; (8008f0c <__assert_func+0x38>)
 8008efa:	461c      	mov	r4, r3
 8008efc:	e7f3      	b.n	8008ee6 <__assert_func+0x12>
 8008efe:	bf00      	nop
 8008f00:	2000000c 	.word	0x2000000c
 8008f04:	08009eb5 	.word	0x08009eb5
 8008f08:	08009ec2 	.word	0x08009ec2
 8008f0c:	08009ef0 	.word	0x08009ef0

08008f10 <fiprintf>:
 8008f10:	b40e      	push	{r1, r2, r3}
 8008f12:	b503      	push	{r0, r1, lr}
 8008f14:	4601      	mov	r1, r0
 8008f16:	ab03      	add	r3, sp, #12
 8008f18:	4805      	ldr	r0, [pc, #20]	; (8008f30 <fiprintf+0x20>)
 8008f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f1e:	6800      	ldr	r0, [r0, #0]
 8008f20:	9301      	str	r3, [sp, #4]
 8008f22:	f000 f883 	bl	800902c <_vfiprintf_r>
 8008f26:	b002      	add	sp, #8
 8008f28:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f2c:	b003      	add	sp, #12
 8008f2e:	4770      	bx	lr
 8008f30:	2000000c 	.word	0x2000000c

08008f34 <memmove>:
 8008f34:	4288      	cmp	r0, r1
 8008f36:	b510      	push	{r4, lr}
 8008f38:	eb01 0402 	add.w	r4, r1, r2
 8008f3c:	d902      	bls.n	8008f44 <memmove+0x10>
 8008f3e:	4284      	cmp	r4, r0
 8008f40:	4623      	mov	r3, r4
 8008f42:	d807      	bhi.n	8008f54 <memmove+0x20>
 8008f44:	1e43      	subs	r3, r0, #1
 8008f46:	42a1      	cmp	r1, r4
 8008f48:	d008      	beq.n	8008f5c <memmove+0x28>
 8008f4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f52:	e7f8      	b.n	8008f46 <memmove+0x12>
 8008f54:	4601      	mov	r1, r0
 8008f56:	4402      	add	r2, r0
 8008f58:	428a      	cmp	r2, r1
 8008f5a:	d100      	bne.n	8008f5e <memmove+0x2a>
 8008f5c:	bd10      	pop	{r4, pc}
 8008f5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f66:	e7f7      	b.n	8008f58 <memmove+0x24>

08008f68 <__malloc_lock>:
 8008f68:	4801      	ldr	r0, [pc, #4]	; (8008f70 <__malloc_lock+0x8>)
 8008f6a:	f000 bc0b 	b.w	8009784 <__retarget_lock_acquire_recursive>
 8008f6e:	bf00      	nop
 8008f70:	2000049c 	.word	0x2000049c

08008f74 <__malloc_unlock>:
 8008f74:	4801      	ldr	r0, [pc, #4]	; (8008f7c <__malloc_unlock+0x8>)
 8008f76:	f000 bc06 	b.w	8009786 <__retarget_lock_release_recursive>
 8008f7a:	bf00      	nop
 8008f7c:	2000049c 	.word	0x2000049c

08008f80 <_realloc_r>:
 8008f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f84:	4680      	mov	r8, r0
 8008f86:	4614      	mov	r4, r2
 8008f88:	460e      	mov	r6, r1
 8008f8a:	b921      	cbnz	r1, 8008f96 <_realloc_r+0x16>
 8008f8c:	4611      	mov	r1, r2
 8008f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f92:	f7ff bd97 	b.w	8008ac4 <_malloc_r>
 8008f96:	b92a      	cbnz	r2, 8008fa4 <_realloc_r+0x24>
 8008f98:	f7ff fd2c 	bl	80089f4 <_free_r>
 8008f9c:	4625      	mov	r5, r4
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fa4:	f000 fc56 	bl	8009854 <_malloc_usable_size_r>
 8008fa8:	4284      	cmp	r4, r0
 8008faa:	4607      	mov	r7, r0
 8008fac:	d802      	bhi.n	8008fb4 <_realloc_r+0x34>
 8008fae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008fb2:	d812      	bhi.n	8008fda <_realloc_r+0x5a>
 8008fb4:	4621      	mov	r1, r4
 8008fb6:	4640      	mov	r0, r8
 8008fb8:	f7ff fd84 	bl	8008ac4 <_malloc_r>
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d0ed      	beq.n	8008f9e <_realloc_r+0x1e>
 8008fc2:	42bc      	cmp	r4, r7
 8008fc4:	4622      	mov	r2, r4
 8008fc6:	4631      	mov	r1, r6
 8008fc8:	bf28      	it	cs
 8008fca:	463a      	movcs	r2, r7
 8008fcc:	f7ff f838 	bl	8008040 <memcpy>
 8008fd0:	4631      	mov	r1, r6
 8008fd2:	4640      	mov	r0, r8
 8008fd4:	f7ff fd0e 	bl	80089f4 <_free_r>
 8008fd8:	e7e1      	b.n	8008f9e <_realloc_r+0x1e>
 8008fda:	4635      	mov	r5, r6
 8008fdc:	e7df      	b.n	8008f9e <_realloc_r+0x1e>

08008fde <__sfputc_r>:
 8008fde:	6893      	ldr	r3, [r2, #8]
 8008fe0:	b410      	push	{r4}
 8008fe2:	3b01      	subs	r3, #1
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	6093      	str	r3, [r2, #8]
 8008fe8:	da07      	bge.n	8008ffa <__sfputc_r+0x1c>
 8008fea:	6994      	ldr	r4, [r2, #24]
 8008fec:	42a3      	cmp	r3, r4
 8008fee:	db01      	blt.n	8008ff4 <__sfputc_r+0x16>
 8008ff0:	290a      	cmp	r1, #10
 8008ff2:	d102      	bne.n	8008ffa <__sfputc_r+0x1c>
 8008ff4:	bc10      	pop	{r4}
 8008ff6:	f000 b949 	b.w	800928c <__swbuf_r>
 8008ffa:	6813      	ldr	r3, [r2, #0]
 8008ffc:	1c58      	adds	r0, r3, #1
 8008ffe:	6010      	str	r0, [r2, #0]
 8009000:	7019      	strb	r1, [r3, #0]
 8009002:	4608      	mov	r0, r1
 8009004:	bc10      	pop	{r4}
 8009006:	4770      	bx	lr

08009008 <__sfputs_r>:
 8009008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800900a:	4606      	mov	r6, r0
 800900c:	460f      	mov	r7, r1
 800900e:	4614      	mov	r4, r2
 8009010:	18d5      	adds	r5, r2, r3
 8009012:	42ac      	cmp	r4, r5
 8009014:	d101      	bne.n	800901a <__sfputs_r+0x12>
 8009016:	2000      	movs	r0, #0
 8009018:	e007      	b.n	800902a <__sfputs_r+0x22>
 800901a:	463a      	mov	r2, r7
 800901c:	4630      	mov	r0, r6
 800901e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009022:	f7ff ffdc 	bl	8008fde <__sfputc_r>
 8009026:	1c43      	adds	r3, r0, #1
 8009028:	d1f3      	bne.n	8009012 <__sfputs_r+0xa>
 800902a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800902c <_vfiprintf_r>:
 800902c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009030:	460d      	mov	r5, r1
 8009032:	4614      	mov	r4, r2
 8009034:	4698      	mov	r8, r3
 8009036:	4606      	mov	r6, r0
 8009038:	b09d      	sub	sp, #116	; 0x74
 800903a:	b118      	cbz	r0, 8009044 <_vfiprintf_r+0x18>
 800903c:	6983      	ldr	r3, [r0, #24]
 800903e:	b90b      	cbnz	r3, 8009044 <_vfiprintf_r+0x18>
 8009040:	f000 fb02 	bl	8009648 <__sinit>
 8009044:	4b89      	ldr	r3, [pc, #548]	; (800926c <_vfiprintf_r+0x240>)
 8009046:	429d      	cmp	r5, r3
 8009048:	d11b      	bne.n	8009082 <_vfiprintf_r+0x56>
 800904a:	6875      	ldr	r5, [r6, #4]
 800904c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800904e:	07d9      	lsls	r1, r3, #31
 8009050:	d405      	bmi.n	800905e <_vfiprintf_r+0x32>
 8009052:	89ab      	ldrh	r3, [r5, #12]
 8009054:	059a      	lsls	r2, r3, #22
 8009056:	d402      	bmi.n	800905e <_vfiprintf_r+0x32>
 8009058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800905a:	f000 fb93 	bl	8009784 <__retarget_lock_acquire_recursive>
 800905e:	89ab      	ldrh	r3, [r5, #12]
 8009060:	071b      	lsls	r3, r3, #28
 8009062:	d501      	bpl.n	8009068 <_vfiprintf_r+0x3c>
 8009064:	692b      	ldr	r3, [r5, #16]
 8009066:	b9eb      	cbnz	r3, 80090a4 <_vfiprintf_r+0x78>
 8009068:	4629      	mov	r1, r5
 800906a:	4630      	mov	r0, r6
 800906c:	f000 f960 	bl	8009330 <__swsetup_r>
 8009070:	b1c0      	cbz	r0, 80090a4 <_vfiprintf_r+0x78>
 8009072:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009074:	07dc      	lsls	r4, r3, #31
 8009076:	d50e      	bpl.n	8009096 <_vfiprintf_r+0x6a>
 8009078:	f04f 30ff 	mov.w	r0, #4294967295
 800907c:	b01d      	add	sp, #116	; 0x74
 800907e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009082:	4b7b      	ldr	r3, [pc, #492]	; (8009270 <_vfiprintf_r+0x244>)
 8009084:	429d      	cmp	r5, r3
 8009086:	d101      	bne.n	800908c <_vfiprintf_r+0x60>
 8009088:	68b5      	ldr	r5, [r6, #8]
 800908a:	e7df      	b.n	800904c <_vfiprintf_r+0x20>
 800908c:	4b79      	ldr	r3, [pc, #484]	; (8009274 <_vfiprintf_r+0x248>)
 800908e:	429d      	cmp	r5, r3
 8009090:	bf08      	it	eq
 8009092:	68f5      	ldreq	r5, [r6, #12]
 8009094:	e7da      	b.n	800904c <_vfiprintf_r+0x20>
 8009096:	89ab      	ldrh	r3, [r5, #12]
 8009098:	0598      	lsls	r0, r3, #22
 800909a:	d4ed      	bmi.n	8009078 <_vfiprintf_r+0x4c>
 800909c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800909e:	f000 fb72 	bl	8009786 <__retarget_lock_release_recursive>
 80090a2:	e7e9      	b.n	8009078 <_vfiprintf_r+0x4c>
 80090a4:	2300      	movs	r3, #0
 80090a6:	9309      	str	r3, [sp, #36]	; 0x24
 80090a8:	2320      	movs	r3, #32
 80090aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090ae:	2330      	movs	r3, #48	; 0x30
 80090b0:	f04f 0901 	mov.w	r9, #1
 80090b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80090b8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009278 <_vfiprintf_r+0x24c>
 80090bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090c0:	4623      	mov	r3, r4
 80090c2:	469a      	mov	sl, r3
 80090c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090c8:	b10a      	cbz	r2, 80090ce <_vfiprintf_r+0xa2>
 80090ca:	2a25      	cmp	r2, #37	; 0x25
 80090cc:	d1f9      	bne.n	80090c2 <_vfiprintf_r+0x96>
 80090ce:	ebba 0b04 	subs.w	fp, sl, r4
 80090d2:	d00b      	beq.n	80090ec <_vfiprintf_r+0xc0>
 80090d4:	465b      	mov	r3, fp
 80090d6:	4622      	mov	r2, r4
 80090d8:	4629      	mov	r1, r5
 80090da:	4630      	mov	r0, r6
 80090dc:	f7ff ff94 	bl	8009008 <__sfputs_r>
 80090e0:	3001      	adds	r0, #1
 80090e2:	f000 80aa 	beq.w	800923a <_vfiprintf_r+0x20e>
 80090e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090e8:	445a      	add	r2, fp
 80090ea:	9209      	str	r2, [sp, #36]	; 0x24
 80090ec:	f89a 3000 	ldrb.w	r3, [sl]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 80a2 	beq.w	800923a <_vfiprintf_r+0x20e>
 80090f6:	2300      	movs	r3, #0
 80090f8:	f04f 32ff 	mov.w	r2, #4294967295
 80090fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009100:	f10a 0a01 	add.w	sl, sl, #1
 8009104:	9304      	str	r3, [sp, #16]
 8009106:	9307      	str	r3, [sp, #28]
 8009108:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800910c:	931a      	str	r3, [sp, #104]	; 0x68
 800910e:	4654      	mov	r4, sl
 8009110:	2205      	movs	r2, #5
 8009112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009116:	4858      	ldr	r0, [pc, #352]	; (8009278 <_vfiprintf_r+0x24c>)
 8009118:	f7fe ff84 	bl	8008024 <memchr>
 800911c:	9a04      	ldr	r2, [sp, #16]
 800911e:	b9d8      	cbnz	r0, 8009158 <_vfiprintf_r+0x12c>
 8009120:	06d1      	lsls	r1, r2, #27
 8009122:	bf44      	itt	mi
 8009124:	2320      	movmi	r3, #32
 8009126:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800912a:	0713      	lsls	r3, r2, #28
 800912c:	bf44      	itt	mi
 800912e:	232b      	movmi	r3, #43	; 0x2b
 8009130:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009134:	f89a 3000 	ldrb.w	r3, [sl]
 8009138:	2b2a      	cmp	r3, #42	; 0x2a
 800913a:	d015      	beq.n	8009168 <_vfiprintf_r+0x13c>
 800913c:	4654      	mov	r4, sl
 800913e:	2000      	movs	r0, #0
 8009140:	f04f 0c0a 	mov.w	ip, #10
 8009144:	9a07      	ldr	r2, [sp, #28]
 8009146:	4621      	mov	r1, r4
 8009148:	f811 3b01 	ldrb.w	r3, [r1], #1
 800914c:	3b30      	subs	r3, #48	; 0x30
 800914e:	2b09      	cmp	r3, #9
 8009150:	d94e      	bls.n	80091f0 <_vfiprintf_r+0x1c4>
 8009152:	b1b0      	cbz	r0, 8009182 <_vfiprintf_r+0x156>
 8009154:	9207      	str	r2, [sp, #28]
 8009156:	e014      	b.n	8009182 <_vfiprintf_r+0x156>
 8009158:	eba0 0308 	sub.w	r3, r0, r8
 800915c:	fa09 f303 	lsl.w	r3, r9, r3
 8009160:	4313      	orrs	r3, r2
 8009162:	46a2      	mov	sl, r4
 8009164:	9304      	str	r3, [sp, #16]
 8009166:	e7d2      	b.n	800910e <_vfiprintf_r+0xe2>
 8009168:	9b03      	ldr	r3, [sp, #12]
 800916a:	1d19      	adds	r1, r3, #4
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	9103      	str	r1, [sp, #12]
 8009170:	2b00      	cmp	r3, #0
 8009172:	bfbb      	ittet	lt
 8009174:	425b      	neglt	r3, r3
 8009176:	f042 0202 	orrlt.w	r2, r2, #2
 800917a:	9307      	strge	r3, [sp, #28]
 800917c:	9307      	strlt	r3, [sp, #28]
 800917e:	bfb8      	it	lt
 8009180:	9204      	strlt	r2, [sp, #16]
 8009182:	7823      	ldrb	r3, [r4, #0]
 8009184:	2b2e      	cmp	r3, #46	; 0x2e
 8009186:	d10c      	bne.n	80091a2 <_vfiprintf_r+0x176>
 8009188:	7863      	ldrb	r3, [r4, #1]
 800918a:	2b2a      	cmp	r3, #42	; 0x2a
 800918c:	d135      	bne.n	80091fa <_vfiprintf_r+0x1ce>
 800918e:	9b03      	ldr	r3, [sp, #12]
 8009190:	3402      	adds	r4, #2
 8009192:	1d1a      	adds	r2, r3, #4
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	9203      	str	r2, [sp, #12]
 8009198:	2b00      	cmp	r3, #0
 800919a:	bfb8      	it	lt
 800919c:	f04f 33ff 	movlt.w	r3, #4294967295
 80091a0:	9305      	str	r3, [sp, #20]
 80091a2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800927c <_vfiprintf_r+0x250>
 80091a6:	2203      	movs	r2, #3
 80091a8:	4650      	mov	r0, sl
 80091aa:	7821      	ldrb	r1, [r4, #0]
 80091ac:	f7fe ff3a 	bl	8008024 <memchr>
 80091b0:	b140      	cbz	r0, 80091c4 <_vfiprintf_r+0x198>
 80091b2:	2340      	movs	r3, #64	; 0x40
 80091b4:	eba0 000a 	sub.w	r0, r0, sl
 80091b8:	fa03 f000 	lsl.w	r0, r3, r0
 80091bc:	9b04      	ldr	r3, [sp, #16]
 80091be:	3401      	adds	r4, #1
 80091c0:	4303      	orrs	r3, r0
 80091c2:	9304      	str	r3, [sp, #16]
 80091c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091c8:	2206      	movs	r2, #6
 80091ca:	482d      	ldr	r0, [pc, #180]	; (8009280 <_vfiprintf_r+0x254>)
 80091cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091d0:	f7fe ff28 	bl	8008024 <memchr>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d03f      	beq.n	8009258 <_vfiprintf_r+0x22c>
 80091d8:	4b2a      	ldr	r3, [pc, #168]	; (8009284 <_vfiprintf_r+0x258>)
 80091da:	bb1b      	cbnz	r3, 8009224 <_vfiprintf_r+0x1f8>
 80091dc:	9b03      	ldr	r3, [sp, #12]
 80091de:	3307      	adds	r3, #7
 80091e0:	f023 0307 	bic.w	r3, r3, #7
 80091e4:	3308      	adds	r3, #8
 80091e6:	9303      	str	r3, [sp, #12]
 80091e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ea:	443b      	add	r3, r7
 80091ec:	9309      	str	r3, [sp, #36]	; 0x24
 80091ee:	e767      	b.n	80090c0 <_vfiprintf_r+0x94>
 80091f0:	460c      	mov	r4, r1
 80091f2:	2001      	movs	r0, #1
 80091f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80091f8:	e7a5      	b.n	8009146 <_vfiprintf_r+0x11a>
 80091fa:	2300      	movs	r3, #0
 80091fc:	f04f 0c0a 	mov.w	ip, #10
 8009200:	4619      	mov	r1, r3
 8009202:	3401      	adds	r4, #1
 8009204:	9305      	str	r3, [sp, #20]
 8009206:	4620      	mov	r0, r4
 8009208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800920c:	3a30      	subs	r2, #48	; 0x30
 800920e:	2a09      	cmp	r2, #9
 8009210:	d903      	bls.n	800921a <_vfiprintf_r+0x1ee>
 8009212:	2b00      	cmp	r3, #0
 8009214:	d0c5      	beq.n	80091a2 <_vfiprintf_r+0x176>
 8009216:	9105      	str	r1, [sp, #20]
 8009218:	e7c3      	b.n	80091a2 <_vfiprintf_r+0x176>
 800921a:	4604      	mov	r4, r0
 800921c:	2301      	movs	r3, #1
 800921e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009222:	e7f0      	b.n	8009206 <_vfiprintf_r+0x1da>
 8009224:	ab03      	add	r3, sp, #12
 8009226:	9300      	str	r3, [sp, #0]
 8009228:	462a      	mov	r2, r5
 800922a:	4630      	mov	r0, r6
 800922c:	4b16      	ldr	r3, [pc, #88]	; (8009288 <_vfiprintf_r+0x25c>)
 800922e:	a904      	add	r1, sp, #16
 8009230:	f7fc f858 	bl	80052e4 <_printf_float>
 8009234:	4607      	mov	r7, r0
 8009236:	1c78      	adds	r0, r7, #1
 8009238:	d1d6      	bne.n	80091e8 <_vfiprintf_r+0x1bc>
 800923a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800923c:	07d9      	lsls	r1, r3, #31
 800923e:	d405      	bmi.n	800924c <_vfiprintf_r+0x220>
 8009240:	89ab      	ldrh	r3, [r5, #12]
 8009242:	059a      	lsls	r2, r3, #22
 8009244:	d402      	bmi.n	800924c <_vfiprintf_r+0x220>
 8009246:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009248:	f000 fa9d 	bl	8009786 <__retarget_lock_release_recursive>
 800924c:	89ab      	ldrh	r3, [r5, #12]
 800924e:	065b      	lsls	r3, r3, #25
 8009250:	f53f af12 	bmi.w	8009078 <_vfiprintf_r+0x4c>
 8009254:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009256:	e711      	b.n	800907c <_vfiprintf_r+0x50>
 8009258:	ab03      	add	r3, sp, #12
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	462a      	mov	r2, r5
 800925e:	4630      	mov	r0, r6
 8009260:	4b09      	ldr	r3, [pc, #36]	; (8009288 <_vfiprintf_r+0x25c>)
 8009262:	a904      	add	r1, sp, #16
 8009264:	f7fc fada 	bl	800581c <_printf_i>
 8009268:	e7e4      	b.n	8009234 <_vfiprintf_r+0x208>
 800926a:	bf00      	nop
 800926c:	08009f14 	.word	0x08009f14
 8009270:	08009f34 	.word	0x08009f34
 8009274:	08009ef4 	.word	0x08009ef4
 8009278:	08009ea4 	.word	0x08009ea4
 800927c:	08009eaa 	.word	0x08009eaa
 8009280:	08009eae 	.word	0x08009eae
 8009284:	080052e5 	.word	0x080052e5
 8009288:	08009009 	.word	0x08009009

0800928c <__swbuf_r>:
 800928c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800928e:	460e      	mov	r6, r1
 8009290:	4614      	mov	r4, r2
 8009292:	4605      	mov	r5, r0
 8009294:	b118      	cbz	r0, 800929e <__swbuf_r+0x12>
 8009296:	6983      	ldr	r3, [r0, #24]
 8009298:	b90b      	cbnz	r3, 800929e <__swbuf_r+0x12>
 800929a:	f000 f9d5 	bl	8009648 <__sinit>
 800929e:	4b21      	ldr	r3, [pc, #132]	; (8009324 <__swbuf_r+0x98>)
 80092a0:	429c      	cmp	r4, r3
 80092a2:	d12b      	bne.n	80092fc <__swbuf_r+0x70>
 80092a4:	686c      	ldr	r4, [r5, #4]
 80092a6:	69a3      	ldr	r3, [r4, #24]
 80092a8:	60a3      	str	r3, [r4, #8]
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	071a      	lsls	r2, r3, #28
 80092ae:	d52f      	bpl.n	8009310 <__swbuf_r+0x84>
 80092b0:	6923      	ldr	r3, [r4, #16]
 80092b2:	b36b      	cbz	r3, 8009310 <__swbuf_r+0x84>
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	6820      	ldr	r0, [r4, #0]
 80092b8:	b2f6      	uxtb	r6, r6
 80092ba:	1ac0      	subs	r0, r0, r3
 80092bc:	6963      	ldr	r3, [r4, #20]
 80092be:	4637      	mov	r7, r6
 80092c0:	4283      	cmp	r3, r0
 80092c2:	dc04      	bgt.n	80092ce <__swbuf_r+0x42>
 80092c4:	4621      	mov	r1, r4
 80092c6:	4628      	mov	r0, r5
 80092c8:	f000 f92a 	bl	8009520 <_fflush_r>
 80092cc:	bb30      	cbnz	r0, 800931c <__swbuf_r+0x90>
 80092ce:	68a3      	ldr	r3, [r4, #8]
 80092d0:	3001      	adds	r0, #1
 80092d2:	3b01      	subs	r3, #1
 80092d4:	60a3      	str	r3, [r4, #8]
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	1c5a      	adds	r2, r3, #1
 80092da:	6022      	str	r2, [r4, #0]
 80092dc:	701e      	strb	r6, [r3, #0]
 80092de:	6963      	ldr	r3, [r4, #20]
 80092e0:	4283      	cmp	r3, r0
 80092e2:	d004      	beq.n	80092ee <__swbuf_r+0x62>
 80092e4:	89a3      	ldrh	r3, [r4, #12]
 80092e6:	07db      	lsls	r3, r3, #31
 80092e8:	d506      	bpl.n	80092f8 <__swbuf_r+0x6c>
 80092ea:	2e0a      	cmp	r6, #10
 80092ec:	d104      	bne.n	80092f8 <__swbuf_r+0x6c>
 80092ee:	4621      	mov	r1, r4
 80092f0:	4628      	mov	r0, r5
 80092f2:	f000 f915 	bl	8009520 <_fflush_r>
 80092f6:	b988      	cbnz	r0, 800931c <__swbuf_r+0x90>
 80092f8:	4638      	mov	r0, r7
 80092fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092fc:	4b0a      	ldr	r3, [pc, #40]	; (8009328 <__swbuf_r+0x9c>)
 80092fe:	429c      	cmp	r4, r3
 8009300:	d101      	bne.n	8009306 <__swbuf_r+0x7a>
 8009302:	68ac      	ldr	r4, [r5, #8]
 8009304:	e7cf      	b.n	80092a6 <__swbuf_r+0x1a>
 8009306:	4b09      	ldr	r3, [pc, #36]	; (800932c <__swbuf_r+0xa0>)
 8009308:	429c      	cmp	r4, r3
 800930a:	bf08      	it	eq
 800930c:	68ec      	ldreq	r4, [r5, #12]
 800930e:	e7ca      	b.n	80092a6 <__swbuf_r+0x1a>
 8009310:	4621      	mov	r1, r4
 8009312:	4628      	mov	r0, r5
 8009314:	f000 f80c 	bl	8009330 <__swsetup_r>
 8009318:	2800      	cmp	r0, #0
 800931a:	d0cb      	beq.n	80092b4 <__swbuf_r+0x28>
 800931c:	f04f 37ff 	mov.w	r7, #4294967295
 8009320:	e7ea      	b.n	80092f8 <__swbuf_r+0x6c>
 8009322:	bf00      	nop
 8009324:	08009f14 	.word	0x08009f14
 8009328:	08009f34 	.word	0x08009f34
 800932c:	08009ef4 	.word	0x08009ef4

08009330 <__swsetup_r>:
 8009330:	4b32      	ldr	r3, [pc, #200]	; (80093fc <__swsetup_r+0xcc>)
 8009332:	b570      	push	{r4, r5, r6, lr}
 8009334:	681d      	ldr	r5, [r3, #0]
 8009336:	4606      	mov	r6, r0
 8009338:	460c      	mov	r4, r1
 800933a:	b125      	cbz	r5, 8009346 <__swsetup_r+0x16>
 800933c:	69ab      	ldr	r3, [r5, #24]
 800933e:	b913      	cbnz	r3, 8009346 <__swsetup_r+0x16>
 8009340:	4628      	mov	r0, r5
 8009342:	f000 f981 	bl	8009648 <__sinit>
 8009346:	4b2e      	ldr	r3, [pc, #184]	; (8009400 <__swsetup_r+0xd0>)
 8009348:	429c      	cmp	r4, r3
 800934a:	d10f      	bne.n	800936c <__swsetup_r+0x3c>
 800934c:	686c      	ldr	r4, [r5, #4]
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009354:	0719      	lsls	r1, r3, #28
 8009356:	d42c      	bmi.n	80093b2 <__swsetup_r+0x82>
 8009358:	06dd      	lsls	r5, r3, #27
 800935a:	d411      	bmi.n	8009380 <__swsetup_r+0x50>
 800935c:	2309      	movs	r3, #9
 800935e:	6033      	str	r3, [r6, #0]
 8009360:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009364:	f04f 30ff 	mov.w	r0, #4294967295
 8009368:	81a3      	strh	r3, [r4, #12]
 800936a:	e03e      	b.n	80093ea <__swsetup_r+0xba>
 800936c:	4b25      	ldr	r3, [pc, #148]	; (8009404 <__swsetup_r+0xd4>)
 800936e:	429c      	cmp	r4, r3
 8009370:	d101      	bne.n	8009376 <__swsetup_r+0x46>
 8009372:	68ac      	ldr	r4, [r5, #8]
 8009374:	e7eb      	b.n	800934e <__swsetup_r+0x1e>
 8009376:	4b24      	ldr	r3, [pc, #144]	; (8009408 <__swsetup_r+0xd8>)
 8009378:	429c      	cmp	r4, r3
 800937a:	bf08      	it	eq
 800937c:	68ec      	ldreq	r4, [r5, #12]
 800937e:	e7e6      	b.n	800934e <__swsetup_r+0x1e>
 8009380:	0758      	lsls	r0, r3, #29
 8009382:	d512      	bpl.n	80093aa <__swsetup_r+0x7a>
 8009384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009386:	b141      	cbz	r1, 800939a <__swsetup_r+0x6a>
 8009388:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800938c:	4299      	cmp	r1, r3
 800938e:	d002      	beq.n	8009396 <__swsetup_r+0x66>
 8009390:	4630      	mov	r0, r6
 8009392:	f7ff fb2f 	bl	80089f4 <_free_r>
 8009396:	2300      	movs	r3, #0
 8009398:	6363      	str	r3, [r4, #52]	; 0x34
 800939a:	89a3      	ldrh	r3, [r4, #12]
 800939c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093a0:	81a3      	strh	r3, [r4, #12]
 80093a2:	2300      	movs	r3, #0
 80093a4:	6063      	str	r3, [r4, #4]
 80093a6:	6923      	ldr	r3, [r4, #16]
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	89a3      	ldrh	r3, [r4, #12]
 80093ac:	f043 0308 	orr.w	r3, r3, #8
 80093b0:	81a3      	strh	r3, [r4, #12]
 80093b2:	6923      	ldr	r3, [r4, #16]
 80093b4:	b94b      	cbnz	r3, 80093ca <__swsetup_r+0x9a>
 80093b6:	89a3      	ldrh	r3, [r4, #12]
 80093b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80093bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093c0:	d003      	beq.n	80093ca <__swsetup_r+0x9a>
 80093c2:	4621      	mov	r1, r4
 80093c4:	4630      	mov	r0, r6
 80093c6:	f000 fa05 	bl	80097d4 <__smakebuf_r>
 80093ca:	89a0      	ldrh	r0, [r4, #12]
 80093cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093d0:	f010 0301 	ands.w	r3, r0, #1
 80093d4:	d00a      	beq.n	80093ec <__swsetup_r+0xbc>
 80093d6:	2300      	movs	r3, #0
 80093d8:	60a3      	str	r3, [r4, #8]
 80093da:	6963      	ldr	r3, [r4, #20]
 80093dc:	425b      	negs	r3, r3
 80093de:	61a3      	str	r3, [r4, #24]
 80093e0:	6923      	ldr	r3, [r4, #16]
 80093e2:	b943      	cbnz	r3, 80093f6 <__swsetup_r+0xc6>
 80093e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80093e8:	d1ba      	bne.n	8009360 <__swsetup_r+0x30>
 80093ea:	bd70      	pop	{r4, r5, r6, pc}
 80093ec:	0781      	lsls	r1, r0, #30
 80093ee:	bf58      	it	pl
 80093f0:	6963      	ldrpl	r3, [r4, #20]
 80093f2:	60a3      	str	r3, [r4, #8]
 80093f4:	e7f4      	b.n	80093e0 <__swsetup_r+0xb0>
 80093f6:	2000      	movs	r0, #0
 80093f8:	e7f7      	b.n	80093ea <__swsetup_r+0xba>
 80093fa:	bf00      	nop
 80093fc:	2000000c 	.word	0x2000000c
 8009400:	08009f14 	.word	0x08009f14
 8009404:	08009f34 	.word	0x08009f34
 8009408:	08009ef4 	.word	0x08009ef4

0800940c <abort>:
 800940c:	2006      	movs	r0, #6
 800940e:	b508      	push	{r3, lr}
 8009410:	f000 fa50 	bl	80098b4 <raise>
 8009414:	2001      	movs	r0, #1
 8009416:	f7f8 fdee 	bl	8001ff6 <_exit>
	...

0800941c <__sflush_r>:
 800941c:	898a      	ldrh	r2, [r1, #12]
 800941e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009420:	4605      	mov	r5, r0
 8009422:	0710      	lsls	r0, r2, #28
 8009424:	460c      	mov	r4, r1
 8009426:	d457      	bmi.n	80094d8 <__sflush_r+0xbc>
 8009428:	684b      	ldr	r3, [r1, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	dc04      	bgt.n	8009438 <__sflush_r+0x1c>
 800942e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009430:	2b00      	cmp	r3, #0
 8009432:	dc01      	bgt.n	8009438 <__sflush_r+0x1c>
 8009434:	2000      	movs	r0, #0
 8009436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800943a:	2e00      	cmp	r6, #0
 800943c:	d0fa      	beq.n	8009434 <__sflush_r+0x18>
 800943e:	2300      	movs	r3, #0
 8009440:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009444:	682f      	ldr	r7, [r5, #0]
 8009446:	602b      	str	r3, [r5, #0]
 8009448:	d032      	beq.n	80094b0 <__sflush_r+0x94>
 800944a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	075a      	lsls	r2, r3, #29
 8009450:	d505      	bpl.n	800945e <__sflush_r+0x42>
 8009452:	6863      	ldr	r3, [r4, #4]
 8009454:	1ac0      	subs	r0, r0, r3
 8009456:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009458:	b10b      	cbz	r3, 800945e <__sflush_r+0x42>
 800945a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800945c:	1ac0      	subs	r0, r0, r3
 800945e:	2300      	movs	r3, #0
 8009460:	4602      	mov	r2, r0
 8009462:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009464:	4628      	mov	r0, r5
 8009466:	6a21      	ldr	r1, [r4, #32]
 8009468:	47b0      	blx	r6
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	89a3      	ldrh	r3, [r4, #12]
 800946e:	d106      	bne.n	800947e <__sflush_r+0x62>
 8009470:	6829      	ldr	r1, [r5, #0]
 8009472:	291d      	cmp	r1, #29
 8009474:	d82c      	bhi.n	80094d0 <__sflush_r+0xb4>
 8009476:	4a29      	ldr	r2, [pc, #164]	; (800951c <__sflush_r+0x100>)
 8009478:	40ca      	lsrs	r2, r1
 800947a:	07d6      	lsls	r6, r2, #31
 800947c:	d528      	bpl.n	80094d0 <__sflush_r+0xb4>
 800947e:	2200      	movs	r2, #0
 8009480:	6062      	str	r2, [r4, #4]
 8009482:	6922      	ldr	r2, [r4, #16]
 8009484:	04d9      	lsls	r1, r3, #19
 8009486:	6022      	str	r2, [r4, #0]
 8009488:	d504      	bpl.n	8009494 <__sflush_r+0x78>
 800948a:	1c42      	adds	r2, r0, #1
 800948c:	d101      	bne.n	8009492 <__sflush_r+0x76>
 800948e:	682b      	ldr	r3, [r5, #0]
 8009490:	b903      	cbnz	r3, 8009494 <__sflush_r+0x78>
 8009492:	6560      	str	r0, [r4, #84]	; 0x54
 8009494:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009496:	602f      	str	r7, [r5, #0]
 8009498:	2900      	cmp	r1, #0
 800949a:	d0cb      	beq.n	8009434 <__sflush_r+0x18>
 800949c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094a0:	4299      	cmp	r1, r3
 80094a2:	d002      	beq.n	80094aa <__sflush_r+0x8e>
 80094a4:	4628      	mov	r0, r5
 80094a6:	f7ff faa5 	bl	80089f4 <_free_r>
 80094aa:	2000      	movs	r0, #0
 80094ac:	6360      	str	r0, [r4, #52]	; 0x34
 80094ae:	e7c2      	b.n	8009436 <__sflush_r+0x1a>
 80094b0:	6a21      	ldr	r1, [r4, #32]
 80094b2:	2301      	movs	r3, #1
 80094b4:	4628      	mov	r0, r5
 80094b6:	47b0      	blx	r6
 80094b8:	1c41      	adds	r1, r0, #1
 80094ba:	d1c7      	bne.n	800944c <__sflush_r+0x30>
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d0c4      	beq.n	800944c <__sflush_r+0x30>
 80094c2:	2b1d      	cmp	r3, #29
 80094c4:	d001      	beq.n	80094ca <__sflush_r+0xae>
 80094c6:	2b16      	cmp	r3, #22
 80094c8:	d101      	bne.n	80094ce <__sflush_r+0xb2>
 80094ca:	602f      	str	r7, [r5, #0]
 80094cc:	e7b2      	b.n	8009434 <__sflush_r+0x18>
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094d4:	81a3      	strh	r3, [r4, #12]
 80094d6:	e7ae      	b.n	8009436 <__sflush_r+0x1a>
 80094d8:	690f      	ldr	r7, [r1, #16]
 80094da:	2f00      	cmp	r7, #0
 80094dc:	d0aa      	beq.n	8009434 <__sflush_r+0x18>
 80094de:	0793      	lsls	r3, r2, #30
 80094e0:	bf18      	it	ne
 80094e2:	2300      	movne	r3, #0
 80094e4:	680e      	ldr	r6, [r1, #0]
 80094e6:	bf08      	it	eq
 80094e8:	694b      	ldreq	r3, [r1, #20]
 80094ea:	1bf6      	subs	r6, r6, r7
 80094ec:	600f      	str	r7, [r1, #0]
 80094ee:	608b      	str	r3, [r1, #8]
 80094f0:	2e00      	cmp	r6, #0
 80094f2:	dd9f      	ble.n	8009434 <__sflush_r+0x18>
 80094f4:	4633      	mov	r3, r6
 80094f6:	463a      	mov	r2, r7
 80094f8:	4628      	mov	r0, r5
 80094fa:	6a21      	ldr	r1, [r4, #32]
 80094fc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009500:	47e0      	blx	ip
 8009502:	2800      	cmp	r0, #0
 8009504:	dc06      	bgt.n	8009514 <__sflush_r+0xf8>
 8009506:	89a3      	ldrh	r3, [r4, #12]
 8009508:	f04f 30ff 	mov.w	r0, #4294967295
 800950c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	e790      	b.n	8009436 <__sflush_r+0x1a>
 8009514:	4407      	add	r7, r0
 8009516:	1a36      	subs	r6, r6, r0
 8009518:	e7ea      	b.n	80094f0 <__sflush_r+0xd4>
 800951a:	bf00      	nop
 800951c:	20400001 	.word	0x20400001

08009520 <_fflush_r>:
 8009520:	b538      	push	{r3, r4, r5, lr}
 8009522:	690b      	ldr	r3, [r1, #16]
 8009524:	4605      	mov	r5, r0
 8009526:	460c      	mov	r4, r1
 8009528:	b913      	cbnz	r3, 8009530 <_fflush_r+0x10>
 800952a:	2500      	movs	r5, #0
 800952c:	4628      	mov	r0, r5
 800952e:	bd38      	pop	{r3, r4, r5, pc}
 8009530:	b118      	cbz	r0, 800953a <_fflush_r+0x1a>
 8009532:	6983      	ldr	r3, [r0, #24]
 8009534:	b90b      	cbnz	r3, 800953a <_fflush_r+0x1a>
 8009536:	f000 f887 	bl	8009648 <__sinit>
 800953a:	4b14      	ldr	r3, [pc, #80]	; (800958c <_fflush_r+0x6c>)
 800953c:	429c      	cmp	r4, r3
 800953e:	d11b      	bne.n	8009578 <_fflush_r+0x58>
 8009540:	686c      	ldr	r4, [r5, #4]
 8009542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d0ef      	beq.n	800952a <_fflush_r+0xa>
 800954a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800954c:	07d0      	lsls	r0, r2, #31
 800954e:	d404      	bmi.n	800955a <_fflush_r+0x3a>
 8009550:	0599      	lsls	r1, r3, #22
 8009552:	d402      	bmi.n	800955a <_fflush_r+0x3a>
 8009554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009556:	f000 f915 	bl	8009784 <__retarget_lock_acquire_recursive>
 800955a:	4628      	mov	r0, r5
 800955c:	4621      	mov	r1, r4
 800955e:	f7ff ff5d 	bl	800941c <__sflush_r>
 8009562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009564:	4605      	mov	r5, r0
 8009566:	07da      	lsls	r2, r3, #31
 8009568:	d4e0      	bmi.n	800952c <_fflush_r+0xc>
 800956a:	89a3      	ldrh	r3, [r4, #12]
 800956c:	059b      	lsls	r3, r3, #22
 800956e:	d4dd      	bmi.n	800952c <_fflush_r+0xc>
 8009570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009572:	f000 f908 	bl	8009786 <__retarget_lock_release_recursive>
 8009576:	e7d9      	b.n	800952c <_fflush_r+0xc>
 8009578:	4b05      	ldr	r3, [pc, #20]	; (8009590 <_fflush_r+0x70>)
 800957a:	429c      	cmp	r4, r3
 800957c:	d101      	bne.n	8009582 <_fflush_r+0x62>
 800957e:	68ac      	ldr	r4, [r5, #8]
 8009580:	e7df      	b.n	8009542 <_fflush_r+0x22>
 8009582:	4b04      	ldr	r3, [pc, #16]	; (8009594 <_fflush_r+0x74>)
 8009584:	429c      	cmp	r4, r3
 8009586:	bf08      	it	eq
 8009588:	68ec      	ldreq	r4, [r5, #12]
 800958a:	e7da      	b.n	8009542 <_fflush_r+0x22>
 800958c:	08009f14 	.word	0x08009f14
 8009590:	08009f34 	.word	0x08009f34
 8009594:	08009ef4 	.word	0x08009ef4

08009598 <std>:
 8009598:	2300      	movs	r3, #0
 800959a:	b510      	push	{r4, lr}
 800959c:	4604      	mov	r4, r0
 800959e:	e9c0 3300 	strd	r3, r3, [r0]
 80095a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095a6:	6083      	str	r3, [r0, #8]
 80095a8:	8181      	strh	r1, [r0, #12]
 80095aa:	6643      	str	r3, [r0, #100]	; 0x64
 80095ac:	81c2      	strh	r2, [r0, #14]
 80095ae:	6183      	str	r3, [r0, #24]
 80095b0:	4619      	mov	r1, r3
 80095b2:	2208      	movs	r2, #8
 80095b4:	305c      	adds	r0, #92	; 0x5c
 80095b6:	f7fb fdef 	bl	8005198 <memset>
 80095ba:	4b05      	ldr	r3, [pc, #20]	; (80095d0 <std+0x38>)
 80095bc:	6224      	str	r4, [r4, #32]
 80095be:	6263      	str	r3, [r4, #36]	; 0x24
 80095c0:	4b04      	ldr	r3, [pc, #16]	; (80095d4 <std+0x3c>)
 80095c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80095c4:	4b04      	ldr	r3, [pc, #16]	; (80095d8 <std+0x40>)
 80095c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80095c8:	4b04      	ldr	r3, [pc, #16]	; (80095dc <std+0x44>)
 80095ca:	6323      	str	r3, [r4, #48]	; 0x30
 80095cc:	bd10      	pop	{r4, pc}
 80095ce:	bf00      	nop
 80095d0:	080098ed 	.word	0x080098ed
 80095d4:	0800990f 	.word	0x0800990f
 80095d8:	08009947 	.word	0x08009947
 80095dc:	0800996b 	.word	0x0800996b

080095e0 <_cleanup_r>:
 80095e0:	4901      	ldr	r1, [pc, #4]	; (80095e8 <_cleanup_r+0x8>)
 80095e2:	f000 b8af 	b.w	8009744 <_fwalk_reent>
 80095e6:	bf00      	nop
 80095e8:	08009521 	.word	0x08009521

080095ec <__sfmoreglue>:
 80095ec:	2268      	movs	r2, #104	; 0x68
 80095ee:	b570      	push	{r4, r5, r6, lr}
 80095f0:	1e4d      	subs	r5, r1, #1
 80095f2:	4355      	muls	r5, r2
 80095f4:	460e      	mov	r6, r1
 80095f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80095fa:	f7ff fa63 	bl	8008ac4 <_malloc_r>
 80095fe:	4604      	mov	r4, r0
 8009600:	b140      	cbz	r0, 8009614 <__sfmoreglue+0x28>
 8009602:	2100      	movs	r1, #0
 8009604:	e9c0 1600 	strd	r1, r6, [r0]
 8009608:	300c      	adds	r0, #12
 800960a:	60a0      	str	r0, [r4, #8]
 800960c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009610:	f7fb fdc2 	bl	8005198 <memset>
 8009614:	4620      	mov	r0, r4
 8009616:	bd70      	pop	{r4, r5, r6, pc}

08009618 <__sfp_lock_acquire>:
 8009618:	4801      	ldr	r0, [pc, #4]	; (8009620 <__sfp_lock_acquire+0x8>)
 800961a:	f000 b8b3 	b.w	8009784 <__retarget_lock_acquire_recursive>
 800961e:	bf00      	nop
 8009620:	2000049d 	.word	0x2000049d

08009624 <__sfp_lock_release>:
 8009624:	4801      	ldr	r0, [pc, #4]	; (800962c <__sfp_lock_release+0x8>)
 8009626:	f000 b8ae 	b.w	8009786 <__retarget_lock_release_recursive>
 800962a:	bf00      	nop
 800962c:	2000049d 	.word	0x2000049d

08009630 <__sinit_lock_acquire>:
 8009630:	4801      	ldr	r0, [pc, #4]	; (8009638 <__sinit_lock_acquire+0x8>)
 8009632:	f000 b8a7 	b.w	8009784 <__retarget_lock_acquire_recursive>
 8009636:	bf00      	nop
 8009638:	2000049e 	.word	0x2000049e

0800963c <__sinit_lock_release>:
 800963c:	4801      	ldr	r0, [pc, #4]	; (8009644 <__sinit_lock_release+0x8>)
 800963e:	f000 b8a2 	b.w	8009786 <__retarget_lock_release_recursive>
 8009642:	bf00      	nop
 8009644:	2000049e 	.word	0x2000049e

08009648 <__sinit>:
 8009648:	b510      	push	{r4, lr}
 800964a:	4604      	mov	r4, r0
 800964c:	f7ff fff0 	bl	8009630 <__sinit_lock_acquire>
 8009650:	69a3      	ldr	r3, [r4, #24]
 8009652:	b11b      	cbz	r3, 800965c <__sinit+0x14>
 8009654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009658:	f7ff bff0 	b.w	800963c <__sinit_lock_release>
 800965c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009660:	6523      	str	r3, [r4, #80]	; 0x50
 8009662:	4b13      	ldr	r3, [pc, #76]	; (80096b0 <__sinit+0x68>)
 8009664:	4a13      	ldr	r2, [pc, #76]	; (80096b4 <__sinit+0x6c>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	62a2      	str	r2, [r4, #40]	; 0x28
 800966a:	42a3      	cmp	r3, r4
 800966c:	bf08      	it	eq
 800966e:	2301      	moveq	r3, #1
 8009670:	4620      	mov	r0, r4
 8009672:	bf08      	it	eq
 8009674:	61a3      	streq	r3, [r4, #24]
 8009676:	f000 f81f 	bl	80096b8 <__sfp>
 800967a:	6060      	str	r0, [r4, #4]
 800967c:	4620      	mov	r0, r4
 800967e:	f000 f81b 	bl	80096b8 <__sfp>
 8009682:	60a0      	str	r0, [r4, #8]
 8009684:	4620      	mov	r0, r4
 8009686:	f000 f817 	bl	80096b8 <__sfp>
 800968a:	2200      	movs	r2, #0
 800968c:	2104      	movs	r1, #4
 800968e:	60e0      	str	r0, [r4, #12]
 8009690:	6860      	ldr	r0, [r4, #4]
 8009692:	f7ff ff81 	bl	8009598 <std>
 8009696:	2201      	movs	r2, #1
 8009698:	2109      	movs	r1, #9
 800969a:	68a0      	ldr	r0, [r4, #8]
 800969c:	f7ff ff7c 	bl	8009598 <std>
 80096a0:	2202      	movs	r2, #2
 80096a2:	2112      	movs	r1, #18
 80096a4:	68e0      	ldr	r0, [r4, #12]
 80096a6:	f7ff ff77 	bl	8009598 <std>
 80096aa:	2301      	movs	r3, #1
 80096ac:	61a3      	str	r3, [r4, #24]
 80096ae:	e7d1      	b.n	8009654 <__sinit+0xc>
 80096b0:	08009aac 	.word	0x08009aac
 80096b4:	080095e1 	.word	0x080095e1

080096b8 <__sfp>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	4607      	mov	r7, r0
 80096bc:	f7ff ffac 	bl	8009618 <__sfp_lock_acquire>
 80096c0:	4b1e      	ldr	r3, [pc, #120]	; (800973c <__sfp+0x84>)
 80096c2:	681e      	ldr	r6, [r3, #0]
 80096c4:	69b3      	ldr	r3, [r6, #24]
 80096c6:	b913      	cbnz	r3, 80096ce <__sfp+0x16>
 80096c8:	4630      	mov	r0, r6
 80096ca:	f7ff ffbd 	bl	8009648 <__sinit>
 80096ce:	3648      	adds	r6, #72	; 0x48
 80096d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80096d4:	3b01      	subs	r3, #1
 80096d6:	d503      	bpl.n	80096e0 <__sfp+0x28>
 80096d8:	6833      	ldr	r3, [r6, #0]
 80096da:	b30b      	cbz	r3, 8009720 <__sfp+0x68>
 80096dc:	6836      	ldr	r6, [r6, #0]
 80096de:	e7f7      	b.n	80096d0 <__sfp+0x18>
 80096e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80096e4:	b9d5      	cbnz	r5, 800971c <__sfp+0x64>
 80096e6:	4b16      	ldr	r3, [pc, #88]	; (8009740 <__sfp+0x88>)
 80096e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80096ec:	60e3      	str	r3, [r4, #12]
 80096ee:	6665      	str	r5, [r4, #100]	; 0x64
 80096f0:	f000 f847 	bl	8009782 <__retarget_lock_init_recursive>
 80096f4:	f7ff ff96 	bl	8009624 <__sfp_lock_release>
 80096f8:	2208      	movs	r2, #8
 80096fa:	4629      	mov	r1, r5
 80096fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009700:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009704:	6025      	str	r5, [r4, #0]
 8009706:	61a5      	str	r5, [r4, #24]
 8009708:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800970c:	f7fb fd44 	bl	8005198 <memset>
 8009710:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009714:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009718:	4620      	mov	r0, r4
 800971a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800971c:	3468      	adds	r4, #104	; 0x68
 800971e:	e7d9      	b.n	80096d4 <__sfp+0x1c>
 8009720:	2104      	movs	r1, #4
 8009722:	4638      	mov	r0, r7
 8009724:	f7ff ff62 	bl	80095ec <__sfmoreglue>
 8009728:	4604      	mov	r4, r0
 800972a:	6030      	str	r0, [r6, #0]
 800972c:	2800      	cmp	r0, #0
 800972e:	d1d5      	bne.n	80096dc <__sfp+0x24>
 8009730:	f7ff ff78 	bl	8009624 <__sfp_lock_release>
 8009734:	230c      	movs	r3, #12
 8009736:	603b      	str	r3, [r7, #0]
 8009738:	e7ee      	b.n	8009718 <__sfp+0x60>
 800973a:	bf00      	nop
 800973c:	08009aac 	.word	0x08009aac
 8009740:	ffff0001 	.word	0xffff0001

08009744 <_fwalk_reent>:
 8009744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009748:	4606      	mov	r6, r0
 800974a:	4688      	mov	r8, r1
 800974c:	2700      	movs	r7, #0
 800974e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009752:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009756:	f1b9 0901 	subs.w	r9, r9, #1
 800975a:	d505      	bpl.n	8009768 <_fwalk_reent+0x24>
 800975c:	6824      	ldr	r4, [r4, #0]
 800975e:	2c00      	cmp	r4, #0
 8009760:	d1f7      	bne.n	8009752 <_fwalk_reent+0xe>
 8009762:	4638      	mov	r0, r7
 8009764:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009768:	89ab      	ldrh	r3, [r5, #12]
 800976a:	2b01      	cmp	r3, #1
 800976c:	d907      	bls.n	800977e <_fwalk_reent+0x3a>
 800976e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009772:	3301      	adds	r3, #1
 8009774:	d003      	beq.n	800977e <_fwalk_reent+0x3a>
 8009776:	4629      	mov	r1, r5
 8009778:	4630      	mov	r0, r6
 800977a:	47c0      	blx	r8
 800977c:	4307      	orrs	r7, r0
 800977e:	3568      	adds	r5, #104	; 0x68
 8009780:	e7e9      	b.n	8009756 <_fwalk_reent+0x12>

08009782 <__retarget_lock_init_recursive>:
 8009782:	4770      	bx	lr

08009784 <__retarget_lock_acquire_recursive>:
 8009784:	4770      	bx	lr

08009786 <__retarget_lock_release_recursive>:
 8009786:	4770      	bx	lr

08009788 <__swhatbuf_r>:
 8009788:	b570      	push	{r4, r5, r6, lr}
 800978a:	460e      	mov	r6, r1
 800978c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009790:	4614      	mov	r4, r2
 8009792:	2900      	cmp	r1, #0
 8009794:	461d      	mov	r5, r3
 8009796:	b096      	sub	sp, #88	; 0x58
 8009798:	da08      	bge.n	80097ac <__swhatbuf_r+0x24>
 800979a:	2200      	movs	r2, #0
 800979c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80097a0:	602a      	str	r2, [r5, #0]
 80097a2:	061a      	lsls	r2, r3, #24
 80097a4:	d410      	bmi.n	80097c8 <__swhatbuf_r+0x40>
 80097a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097aa:	e00e      	b.n	80097ca <__swhatbuf_r+0x42>
 80097ac:	466a      	mov	r2, sp
 80097ae:	f000 f903 	bl	80099b8 <_fstat_r>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	dbf1      	blt.n	800979a <__swhatbuf_r+0x12>
 80097b6:	9a01      	ldr	r2, [sp, #4]
 80097b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80097bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80097c0:	425a      	negs	r2, r3
 80097c2:	415a      	adcs	r2, r3
 80097c4:	602a      	str	r2, [r5, #0]
 80097c6:	e7ee      	b.n	80097a6 <__swhatbuf_r+0x1e>
 80097c8:	2340      	movs	r3, #64	; 0x40
 80097ca:	2000      	movs	r0, #0
 80097cc:	6023      	str	r3, [r4, #0]
 80097ce:	b016      	add	sp, #88	; 0x58
 80097d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080097d4 <__smakebuf_r>:
 80097d4:	898b      	ldrh	r3, [r1, #12]
 80097d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80097d8:	079d      	lsls	r5, r3, #30
 80097da:	4606      	mov	r6, r0
 80097dc:	460c      	mov	r4, r1
 80097de:	d507      	bpl.n	80097f0 <__smakebuf_r+0x1c>
 80097e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80097e4:	6023      	str	r3, [r4, #0]
 80097e6:	6123      	str	r3, [r4, #16]
 80097e8:	2301      	movs	r3, #1
 80097ea:	6163      	str	r3, [r4, #20]
 80097ec:	b002      	add	sp, #8
 80097ee:	bd70      	pop	{r4, r5, r6, pc}
 80097f0:	466a      	mov	r2, sp
 80097f2:	ab01      	add	r3, sp, #4
 80097f4:	f7ff ffc8 	bl	8009788 <__swhatbuf_r>
 80097f8:	9900      	ldr	r1, [sp, #0]
 80097fa:	4605      	mov	r5, r0
 80097fc:	4630      	mov	r0, r6
 80097fe:	f7ff f961 	bl	8008ac4 <_malloc_r>
 8009802:	b948      	cbnz	r0, 8009818 <__smakebuf_r+0x44>
 8009804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009808:	059a      	lsls	r2, r3, #22
 800980a:	d4ef      	bmi.n	80097ec <__smakebuf_r+0x18>
 800980c:	f023 0303 	bic.w	r3, r3, #3
 8009810:	f043 0302 	orr.w	r3, r3, #2
 8009814:	81a3      	strh	r3, [r4, #12]
 8009816:	e7e3      	b.n	80097e0 <__smakebuf_r+0xc>
 8009818:	4b0d      	ldr	r3, [pc, #52]	; (8009850 <__smakebuf_r+0x7c>)
 800981a:	62b3      	str	r3, [r6, #40]	; 0x28
 800981c:	89a3      	ldrh	r3, [r4, #12]
 800981e:	6020      	str	r0, [r4, #0]
 8009820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009824:	81a3      	strh	r3, [r4, #12]
 8009826:	9b00      	ldr	r3, [sp, #0]
 8009828:	6120      	str	r0, [r4, #16]
 800982a:	6163      	str	r3, [r4, #20]
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	b15b      	cbz	r3, 8009848 <__smakebuf_r+0x74>
 8009830:	4630      	mov	r0, r6
 8009832:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009836:	f000 f8d1 	bl	80099dc <_isatty_r>
 800983a:	b128      	cbz	r0, 8009848 <__smakebuf_r+0x74>
 800983c:	89a3      	ldrh	r3, [r4, #12]
 800983e:	f023 0303 	bic.w	r3, r3, #3
 8009842:	f043 0301 	orr.w	r3, r3, #1
 8009846:	81a3      	strh	r3, [r4, #12]
 8009848:	89a0      	ldrh	r0, [r4, #12]
 800984a:	4305      	orrs	r5, r0
 800984c:	81a5      	strh	r5, [r4, #12]
 800984e:	e7cd      	b.n	80097ec <__smakebuf_r+0x18>
 8009850:	080095e1 	.word	0x080095e1

08009854 <_malloc_usable_size_r>:
 8009854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009858:	1f18      	subs	r0, r3, #4
 800985a:	2b00      	cmp	r3, #0
 800985c:	bfbc      	itt	lt
 800985e:	580b      	ldrlt	r3, [r1, r0]
 8009860:	18c0      	addlt	r0, r0, r3
 8009862:	4770      	bx	lr

08009864 <_raise_r>:
 8009864:	291f      	cmp	r1, #31
 8009866:	b538      	push	{r3, r4, r5, lr}
 8009868:	4604      	mov	r4, r0
 800986a:	460d      	mov	r5, r1
 800986c:	d904      	bls.n	8009878 <_raise_r+0x14>
 800986e:	2316      	movs	r3, #22
 8009870:	6003      	str	r3, [r0, #0]
 8009872:	f04f 30ff 	mov.w	r0, #4294967295
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800987a:	b112      	cbz	r2, 8009882 <_raise_r+0x1e>
 800987c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009880:	b94b      	cbnz	r3, 8009896 <_raise_r+0x32>
 8009882:	4620      	mov	r0, r4
 8009884:	f000 f830 	bl	80098e8 <_getpid_r>
 8009888:	462a      	mov	r2, r5
 800988a:	4601      	mov	r1, r0
 800988c:	4620      	mov	r0, r4
 800988e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009892:	f000 b817 	b.w	80098c4 <_kill_r>
 8009896:	2b01      	cmp	r3, #1
 8009898:	d00a      	beq.n	80098b0 <_raise_r+0x4c>
 800989a:	1c59      	adds	r1, r3, #1
 800989c:	d103      	bne.n	80098a6 <_raise_r+0x42>
 800989e:	2316      	movs	r3, #22
 80098a0:	6003      	str	r3, [r0, #0]
 80098a2:	2001      	movs	r0, #1
 80098a4:	e7e7      	b.n	8009876 <_raise_r+0x12>
 80098a6:	2400      	movs	r4, #0
 80098a8:	4628      	mov	r0, r5
 80098aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80098ae:	4798      	blx	r3
 80098b0:	2000      	movs	r0, #0
 80098b2:	e7e0      	b.n	8009876 <_raise_r+0x12>

080098b4 <raise>:
 80098b4:	4b02      	ldr	r3, [pc, #8]	; (80098c0 <raise+0xc>)
 80098b6:	4601      	mov	r1, r0
 80098b8:	6818      	ldr	r0, [r3, #0]
 80098ba:	f7ff bfd3 	b.w	8009864 <_raise_r>
 80098be:	bf00      	nop
 80098c0:	2000000c 	.word	0x2000000c

080098c4 <_kill_r>:
 80098c4:	b538      	push	{r3, r4, r5, lr}
 80098c6:	2300      	movs	r3, #0
 80098c8:	4d06      	ldr	r5, [pc, #24]	; (80098e4 <_kill_r+0x20>)
 80098ca:	4604      	mov	r4, r0
 80098cc:	4608      	mov	r0, r1
 80098ce:	4611      	mov	r1, r2
 80098d0:	602b      	str	r3, [r5, #0]
 80098d2:	f7f8 fb80 	bl	8001fd6 <_kill>
 80098d6:	1c43      	adds	r3, r0, #1
 80098d8:	d102      	bne.n	80098e0 <_kill_r+0x1c>
 80098da:	682b      	ldr	r3, [r5, #0]
 80098dc:	b103      	cbz	r3, 80098e0 <_kill_r+0x1c>
 80098de:	6023      	str	r3, [r4, #0]
 80098e0:	bd38      	pop	{r3, r4, r5, pc}
 80098e2:	bf00      	nop
 80098e4:	20000498 	.word	0x20000498

080098e8 <_getpid_r>:
 80098e8:	f7f8 bb6e 	b.w	8001fc8 <_getpid>

080098ec <__sread>:
 80098ec:	b510      	push	{r4, lr}
 80098ee:	460c      	mov	r4, r1
 80098f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f4:	f000 f894 	bl	8009a20 <_read_r>
 80098f8:	2800      	cmp	r0, #0
 80098fa:	bfab      	itete	ge
 80098fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098fe:	89a3      	ldrhlt	r3, [r4, #12]
 8009900:	181b      	addge	r3, r3, r0
 8009902:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009906:	bfac      	ite	ge
 8009908:	6563      	strge	r3, [r4, #84]	; 0x54
 800990a:	81a3      	strhlt	r3, [r4, #12]
 800990c:	bd10      	pop	{r4, pc}

0800990e <__swrite>:
 800990e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009912:	461f      	mov	r7, r3
 8009914:	898b      	ldrh	r3, [r1, #12]
 8009916:	4605      	mov	r5, r0
 8009918:	05db      	lsls	r3, r3, #23
 800991a:	460c      	mov	r4, r1
 800991c:	4616      	mov	r6, r2
 800991e:	d505      	bpl.n	800992c <__swrite+0x1e>
 8009920:	2302      	movs	r3, #2
 8009922:	2200      	movs	r2, #0
 8009924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009928:	f000 f868 	bl	80099fc <_lseek_r>
 800992c:	89a3      	ldrh	r3, [r4, #12]
 800992e:	4632      	mov	r2, r6
 8009930:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009934:	81a3      	strh	r3, [r4, #12]
 8009936:	4628      	mov	r0, r5
 8009938:	463b      	mov	r3, r7
 800993a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800993e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009942:	f000 b817 	b.w	8009974 <_write_r>

08009946 <__sseek>:
 8009946:	b510      	push	{r4, lr}
 8009948:	460c      	mov	r4, r1
 800994a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800994e:	f000 f855 	bl	80099fc <_lseek_r>
 8009952:	1c43      	adds	r3, r0, #1
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	bf15      	itete	ne
 8009958:	6560      	strne	r0, [r4, #84]	; 0x54
 800995a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800995e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009962:	81a3      	strheq	r3, [r4, #12]
 8009964:	bf18      	it	ne
 8009966:	81a3      	strhne	r3, [r4, #12]
 8009968:	bd10      	pop	{r4, pc}

0800996a <__sclose>:
 800996a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800996e:	f000 b813 	b.w	8009998 <_close_r>
	...

08009974 <_write_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	4611      	mov	r1, r2
 800997c:	2200      	movs	r2, #0
 800997e:	4d05      	ldr	r5, [pc, #20]	; (8009994 <_write_r+0x20>)
 8009980:	602a      	str	r2, [r5, #0]
 8009982:	461a      	mov	r2, r3
 8009984:	f7f8 fb5e 	bl	8002044 <_write>
 8009988:	1c43      	adds	r3, r0, #1
 800998a:	d102      	bne.n	8009992 <_write_r+0x1e>
 800998c:	682b      	ldr	r3, [r5, #0]
 800998e:	b103      	cbz	r3, 8009992 <_write_r+0x1e>
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	20000498 	.word	0x20000498

08009998 <_close_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	2300      	movs	r3, #0
 800999c:	4d05      	ldr	r5, [pc, #20]	; (80099b4 <_close_r+0x1c>)
 800999e:	4604      	mov	r4, r0
 80099a0:	4608      	mov	r0, r1
 80099a2:	602b      	str	r3, [r5, #0]
 80099a4:	f7f8 fb6a 	bl	800207c <_close>
 80099a8:	1c43      	adds	r3, r0, #1
 80099aa:	d102      	bne.n	80099b2 <_close_r+0x1a>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	b103      	cbz	r3, 80099b2 <_close_r+0x1a>
 80099b0:	6023      	str	r3, [r4, #0]
 80099b2:	bd38      	pop	{r3, r4, r5, pc}
 80099b4:	20000498 	.word	0x20000498

080099b8 <_fstat_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	2300      	movs	r3, #0
 80099bc:	4d06      	ldr	r5, [pc, #24]	; (80099d8 <_fstat_r+0x20>)
 80099be:	4604      	mov	r4, r0
 80099c0:	4608      	mov	r0, r1
 80099c2:	4611      	mov	r1, r2
 80099c4:	602b      	str	r3, [r5, #0]
 80099c6:	f7f8 fb64 	bl	8002092 <_fstat>
 80099ca:	1c43      	adds	r3, r0, #1
 80099cc:	d102      	bne.n	80099d4 <_fstat_r+0x1c>
 80099ce:	682b      	ldr	r3, [r5, #0]
 80099d0:	b103      	cbz	r3, 80099d4 <_fstat_r+0x1c>
 80099d2:	6023      	str	r3, [r4, #0]
 80099d4:	bd38      	pop	{r3, r4, r5, pc}
 80099d6:	bf00      	nop
 80099d8:	20000498 	.word	0x20000498

080099dc <_isatty_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	2300      	movs	r3, #0
 80099e0:	4d05      	ldr	r5, [pc, #20]	; (80099f8 <_isatty_r+0x1c>)
 80099e2:	4604      	mov	r4, r0
 80099e4:	4608      	mov	r0, r1
 80099e6:	602b      	str	r3, [r5, #0]
 80099e8:	f7f8 fb62 	bl	80020b0 <_isatty>
 80099ec:	1c43      	adds	r3, r0, #1
 80099ee:	d102      	bne.n	80099f6 <_isatty_r+0x1a>
 80099f0:	682b      	ldr	r3, [r5, #0]
 80099f2:	b103      	cbz	r3, 80099f6 <_isatty_r+0x1a>
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	bd38      	pop	{r3, r4, r5, pc}
 80099f8:	20000498 	.word	0x20000498

080099fc <_lseek_r>:
 80099fc:	b538      	push	{r3, r4, r5, lr}
 80099fe:	4604      	mov	r4, r0
 8009a00:	4608      	mov	r0, r1
 8009a02:	4611      	mov	r1, r2
 8009a04:	2200      	movs	r2, #0
 8009a06:	4d05      	ldr	r5, [pc, #20]	; (8009a1c <_lseek_r+0x20>)
 8009a08:	602a      	str	r2, [r5, #0]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	f7f8 fb5a 	bl	80020c4 <_lseek>
 8009a10:	1c43      	adds	r3, r0, #1
 8009a12:	d102      	bne.n	8009a1a <_lseek_r+0x1e>
 8009a14:	682b      	ldr	r3, [r5, #0]
 8009a16:	b103      	cbz	r3, 8009a1a <_lseek_r+0x1e>
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	bd38      	pop	{r3, r4, r5, pc}
 8009a1c:	20000498 	.word	0x20000498

08009a20 <_read_r>:
 8009a20:	b538      	push	{r3, r4, r5, lr}
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	4611      	mov	r1, r2
 8009a28:	2200      	movs	r2, #0
 8009a2a:	4d05      	ldr	r5, [pc, #20]	; (8009a40 <_read_r+0x20>)
 8009a2c:	602a      	str	r2, [r5, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	f7f8 faeb 	bl	800200a <_read>
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	d102      	bne.n	8009a3e <_read_r+0x1e>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	b103      	cbz	r3, 8009a3e <_read_r+0x1e>
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	bd38      	pop	{r3, r4, r5, pc}
 8009a40:	20000498 	.word	0x20000498

08009a44 <_init>:
 8009a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a46:	bf00      	nop
 8009a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a4a:	bc08      	pop	{r3}
 8009a4c:	469e      	mov	lr, r3
 8009a4e:	4770      	bx	lr

08009a50 <_fini>:
 8009a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a52:	bf00      	nop
 8009a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a56:	bc08      	pop	{r3}
 8009a58:	469e      	mov	lr, r3
 8009a5a:	4770      	bx	lr
