// Seed: 2144161544
`default_nettype id_1
module module_0 (
    input id_1,
    input reg id_2,
    output logic id_3
);
  always @(posedge !id_2) begin
    id_1 <= id_2;
  end
endmodule
