{
  "module_name": "pipeline.json",
  "hash_id": "bf8147126fa4dd2a7158077cf85765031b67c7fcf9a3720c4bce987e4b65c564",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pipeline.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"STALL_FRONTEND\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL_BACKEND\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL_SLOT_BACKEND\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL_SLOT_FRONTEND\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL_SLOT\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the frontend, cache miss. This event counts every cycle that the Data Processing Unit (DPU) instruction queue is empty and there is an instruction cache miss being processed\",\n        \"EventCode\": \"0xE1\",\n        \"EventName\": \"STALL_FRONTEND_CACHE\",\n        \"BriefDescription\": \"No operation issued due to the frontend, cache miss. This event counts every cycle that the Data Processing Unit (DPU) instruction queue is empty and there is an instruction cache miss being processed\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the frontend, TLB miss. This event counts every cycle that the DPU instruction queue is empty and there is an instruction L1 TLB miss being processed\",\n        \"EventCode\": \"0xE2\",\n        \"EventName\": \"STALL_FRONTEND_TLB\",\n        \"BriefDescription\": \"No operation issued due to the frontend, TLB miss. This event counts every cycle that the DPU instruction queue is empty and there is an instruction L1 TLB miss being processed\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the frontend, pre-decode error\",\n        \"EventCode\": \"0xE3\",\n        \"EventName\": \"STALL_FRONTEND_PDERR\",\n        \"BriefDescription\": \"No operation issued due to the frontend, pre-decode error\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend interlock. This event counts every cycle where the issue of an operation is stalled and there is an interlock. Stall cycles due to a stall in the Wr stage are excluded\",\n        \"EventCode\": \"0xE4\",\n        \"EventName\": \"STALL_BACKEND_ILOCK\",\n        \"BriefDescription\": \"No operation issued due to the backend interlock. This event counts every cycle where the issue of an operation is stalled and there is an interlock. Stall cycles due to a stall in the Wr stage are excluded\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, address interlock. This event counts every cycle where the issue of an operation is stalled and there is an interlock on an address operand. This type of interlock is caused by a load/store instruction waiting for data to calculate the address. Stall cycles due to a stall in the Wr stage are excluded\",\n        \"EventCode\": \"0xE5\",\n        \"EventName\": \"STALL_BACKEND_ILOCK_ADDR\",\n        \"BriefDescription\": \"No operation issued due to the backend, address interlock. This event counts every cycle where the issue of an operation is stalled and there is an interlock on an address operand. This type of interlock is caused by a load/store instruction waiting for data to calculate the address. Stall cycles due to a stall in the Wr stage are excluded\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, interlock, or the Vector Processing Unit (VPU). This event counts every cycle where there is a stall or an interlock that is caused by a VPU instruction. Stall cycles due to a stall in the Wr stage are excluded\",\n        \"EventCode\": \"0xE6\",\n        \"EventName\": \"STALL_BACKEND_ILOCK_VPU\",\n        \"BriefDescription\": \"No operation issued due to the backend, interlock, or the Vector Processing Unit (VPU). This event counts every cycle where there is a stall or an interlock that is caused by a VPU instruction. Stall cycles due to a stall in the Wr stage are excluded\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, load. This event counts every cycle where there is a stall in the Wr stage due to a load\",\n        \"EventCode\": \"0xE7\",\n        \"EventName\": \"STALL_BACKEND_LD\",\n        \"BriefDescription\": \"No operation issued due to the backend, load. This event counts every cycle where there is a stall in the Wr stage due to a load\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, store. This event counts every cycle where there is a stall in the Wr stage due to a store\",\n        \"EventCode\": \"0xE8\",\n        \"EventName\": \"STALL_BACKEND_ST\",\n        \"BriefDescription\": \"No operation issued due to the backend, store. This event counts every cycle where there is a stall in the Wr stage due to a store\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, load, cache miss. This event counts every cycle where there is a stall in the Wr stage due to a load that is waiting on data. The event counts for stalls that are caused by missing the cache or where the data is Non-cacheable\",\n        \"EventCode\": \"0xE9\",\n        \"EventName\": \"STALL_BACKEND_LD_CACHE\",\n        \"BriefDescription\": \"No operation issued due to the backend, load, cache miss. This event counts every cycle where there is a stall in the Wr stage due to a load that is waiting on data. The event counts for stalls that are caused by missing the cache or where the data is Non-cacheable\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, load, TLB miss. This event counts every cycle where there is a stall in the Wr stage due to a load that misses in the L1 TLB\",\n        \"EventCode\": \"0xEA\",\n        \"EventName\": \"STALL_BACKEND_LD_TLB\",\n        \"BriefDescription\": \"No operation issued due to the backend, load, TLB miss. This event counts every cycle where there is a stall in the Wr stage due to a load that misses in the L1 TLB\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, store, Store Buffer (STB) full. This event counts every cycle where there is a stall in the Wr stage because of a store operation that is waiting due to the STB being full\",\n        \"EventCode\": \"0xEB\",\n        \"EventName\": \"STALL_BACKEND_ST_STB\",\n        \"BriefDescription\": \"No operation issued due to the backend, store, Store Buffer (STB) full. This event counts every cycle where there is a stall in the Wr stage because of a store operation that is waiting due to the STB being full\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, store, TLB miss. This event counts every cycle where there is a stall in the Wr stage because of a store operation that has missed in the L1 TLB\",\n        \"EventCode\": \"0xEC\",\n        \"EventName\": \"STALL_BACKEND_ST_TLB\",\n        \"BriefDescription\": \"No operation issued due to the backend, store, TLB miss. This event counts every cycle where there is a stall in the Wr stage because of a store operation that has missed in the L1 TLB\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend, VPU hazard. This event counts every cycle where the core stalls due to contention for the VPU with the other core\",\n        \"EventCode\": \"0xED\",\n        \"EventName\": \"STALL_BACKEND_VPU_HAZARD\",\n        \"BriefDescription\": \"No operation issued due to the backend, VPU hazard. This event counts every cycle where the core stalls due to contention for the VPU with the other core\"\n    },\n    {\n        \"PublicDescription\": \"Issue slot not issued due to interlock. For each cycle, this event counts each dispatch slot that does not issue due to an interlock\",\n        \"EventCode\": \"0xEE\",\n        \"EventName\": \"STALL_SLOT_BACKEND_ILOCK\",\n        \"BriefDescription\": \"Issue slot not issued due to interlock. For each cycle, this event counts each dispatch slot that does not issue due to an interlock\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL_BACKEND_MEM\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}