// Seed: 393804417
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output wire id_8,
    input tri id_9,
    input wire id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wire id_15
);
  assign id_8 = 1;
  wire id_17;
  integer id_18 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4
);
  wire module_1;
  module_0(
      id_2, id_2, id_4, id_2, id_2, id_1, id_0, id_4, id_2, id_4, id_4, id_1, id_3, id_0, id_3, id_2
  );
endmodule
