
# ðŸ“˜ Full Adder â€“ SystemVerilog (Design + Testbench)

## 1. Overview

This project implements a **1-bit Full Adder** in SystemVerilog along with a simple directed testbench.  
A full adder adds three single-bit inputs:

-   **a** â€“ first input bit
    
-   **b** â€“ second input bit
    
-   **c** â€“ carry-in
    

and produces:

-   **sum** â€“ 1-bit sum output
    
-   **cout** â€“ carry-out
    

This design uses basic combinational logic and verifies all **8 possible input combinations**.

![full adder](../Images/full_adder_concept.png)

----------

## 2. Design File â€“ `full_adder.sv`

The full adder outputs:

```
um = a ^ b ^ c 
cout = (a & b) | (b & c) | (c & a)
``` 

These are the standard Boolean equations for a 1-bit full adder.

```
module full_adder(
  input logic a,b, c,
  output logic sum,cout
);
  assign sum=a^b^c;
  assign cout=a&b | b&c | c&a;
  
endmodule
```


----------

## 3. Testbench â€“ `tb_full_adder.sv`

```
`timescale 1ns/1ps


module tb_full_adder();
  logic a,b,c,sum,cout;
  full_adder dut (
    .a(a),
    .b(b),
    .c(c),
    .sum(sum),
    .cout(cout)
  );  
  initial begin
    $dumpfile("dump.vcd");
	$dumpvars(0, tb_full_adder);
    $monitor("At time= %0t,a=%0b,b=%0b,c=%0b,sum=%0b,cout=%0b",$time,a,b,c,sum,cout);
  a=0;b=0;c=0;
  #5
  a=1'b0;b=1'b0;c=1'b1;
  #5 a=1'b0;b=1'b1;c=1'b0;
  #5 a=1'b0;b=1'b1;c=1'b1;
  #5 a=1'b1;b=1'b0;c=1'b0;
  #5 a=1'b1;b=1'b0;c=1'b1;
  #5 a=1'b1;b=1'b1;c=1'b0;
  #5 a=1'b1;b=1'b1;c=1'b1;
  $finish;
  end
endmodule  
```

The testbench does the following:

1.  Instantiates the DUT (`full_adder`)
    
2.  Applies all 8 input combinations with equal timing
    
3.  Uses:
    
    -   `$monitor` for continuous output printing
        
    -   `$dumpfile` and `$dumpvars` to generate a VCD waveform
        
4.  Ends simulation with `$finish`
    

The testbench uses `#5` delays so each vector is visible separately in the waveform.

----------


## **4. Running on EDA Playground**


1.  Go to  **[https://edaplayground.com](https://edaplayground.com/)**
    
2.  Select:
    
    -   **Icarus Verilog (vvp)**  as the simulator
        
    -   **EPWave**  as the waveform viewer
        
3.  Add two files:
    
    -   `design.sv`
        
    -   `testbench.sv`
        
4.  Click  **Run**
    
5.  Open the waveform to view input/output transitions

----------

## 5. Expected Console Output

When the testbench runs, `$monitor` prints:

![full adder](../Images/full_adder_output.png)


This table corresponds exactly to the expected truth table of a full adder.

----------

## 6. Expected Waveform (dump.vcd)

You will see:

-   **Inputs a, b, c** toggling through all 8 patterns
    
-   **sum** correctly following XOR logic
    
-   **cout** asserted when any two inputs are 1
    

 ![full adder](../Images/full_adder_waveform.png)   

The waveform clearly shows the correctness of the design.
