// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1666\sampleModel1666_5_sub\Mysubsystem_26.v
// Created: 2024-08-13 10:56:03
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_26
// Source Path: sampleModel1666_5_sub/Subsystem/Mysubsystem_26
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_26
          (clk,
           reset,
           enb,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk138_out1;  // uint16
  wire [15:0] dtc_out;  // ufix16
  wire [15:0] cfblk127_out1;  // uint16
  wire [15:0] dtc_out_1;  // ufix16
  wire [15:0] cfblk22_out1;  // uint16


  cfblk138 u_cfblk138 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk138_out1)  // uint16
                       );

  assign dtc_out = cfblk138_out1;



  assign cfblk127_out1 = dtc_out;



  assign dtc_out_1 = cfblk127_out1;



  assign cfblk22_out1 = dtc_out_1;



  assign Out1 = cfblk22_out1;

endmodule  // Mysubsystem_26

