<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_tx_fifo_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_tx_fifo_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_tx_fifo_if')">gem_tx_fifo_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.79</td>
<td class="s9 cl rt"><a href="mod6.html#Line" > 93.75</a></td>
<td class="s3 cl rt"><a href="mod6.html#Cond" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod6.html#Toggle" >  2.36</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod6.html#Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_tx_fifo_if.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_tx_fifo_if.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_23"  onclick="showContent('inst_tag_23')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_tx_fifo_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod6.html" >gem_tx_fifo_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>30</td><td>93.75</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>183</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>355</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>380</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
182                         begin
183        1/1                casex ({tsu_timer_cnt_txclk[31:30],launch_time_local[31:30]})
184        <font color = "red">0/1     ==>          4'b0001,4'b0110,4'b1011,4'b1100   : pkts_in_q[g1]      = !tx_r_launch_time_vld[g1] &amp;&amp; pkts_in_q_pre;</font>
185        1/1                  4'b0000,4'b0101,4'b1010,4'b1111   : pkts_in_q[g1]      = pkts_in_q_pre &amp;&amp; (!tx_r_launch_time_vld[g1] || (tsu_timer_cnt_txclk[29:0] &gt;= launch_time_local[29:0]));
186        <font color = "red">0/1     ==>          default                           : pkts_in_q[g1]      = pkts_in_q_pre;</font>
187                           endcase
188                         end
189                       end
190                       endgenerate
191                     
192                     
193                       // The choice of queue can be made on the last read of the packet.
194                       // Or if there is nothing currently being transmitted ...
195                       always@(posedge tx_r_clk or negedge tx_r_rst_n)
196                       begin
197        1/1              if (~tx_r_rst_n)
198                         begin
199        1/1                transmitter_idle     &lt;= 1'b1;
200        1/1                current_tx_queue     &lt;= 4'h0;
201        1/1                current_tx_queue_int &lt;= 4'h0;
202        1/1                dma_is_busy_r        &lt;= 1'b0;
203                         end
204                         else
205                         begin
206        1/1                if (!tx_enable)
207                           begin
208        1/1                  transmitter_idle     &lt;= 1'b1;
209        1/1                  current_tx_queue     &lt;= 4'h0;
210        1/1                  current_tx_queue_int &lt;= 4'h0;
211        1/1                  dma_is_busy_r        &lt;= 1'b0;
212                           end
213                           else
214                           begin
215        1/1                  if (reschedule_now)
216        1/1                    current_tx_queue_int &lt;= scheduled_queue;
                        MISSING_ELSE
217        1/1                  current_tx_queue       &lt;= current_tx_queue_int;
218        1/1                  dma_is_busy_r          &lt;= dma_is_busy;
219                     
220        1/1                  if ((tx_r_valid &amp; tx_r_eop) | tx_r_err)
221                             begin
222        1/1                    transmitter_idle  &lt;= 1'b1;
223                             end
224        1/1                  else if (tx_r_rd_mac)
225                             begin
226        1/1                    transmitter_idle  &lt;= 1'b0;
227                             end
                        MISSING_ELSE
228                           end
229                         end
230                       end
231                     
232                       // Toggle detect ets_upd_tog
233                       wire ets_credits_upd_tog;
234                       edma_sync_toggle_detect i_tog_det_ets_upd (
235                         .clk(tx_r_clk),
236                         .reset_n(tx_r_rst_n),
237                         .din(ets_upd_tog),
238                         .rise_edge(),
239                         .fall_edge(),
240                         .any_edge(ets_credits_upd_tog)
241                       );
242                     
243                     // instantiate the Traffic Based Shaper ...
244                       wire                      cbs_enable_q_a;
245                       wire                      cbs_enable_q_b;
246                     
247                       generate if (p_edma_exclude_cbs == 1'b0 &amp;&amp; p_edma_queues &gt; 32'd1) begin : gen_instance_shaper
248                     
249                       cdnsdru_datasync_v1 #(.CDNSDRU_DATASYNC_DIN_W(2)) i_cdnsdru_datasync_v1_cbs_enable (
250                         .clk                       (tx_r_clk),
251                         .reset_n                   (tx_r_rst_n),
252                         .din                       (cbs_enable),
253                         .dout                      ({cbs_enable_q_b,cbs_enable_q_a})
254                       );
255                     
256                       end else begin : gen_no_cbs
257                         assign cbs_enable_q_a = 1'b0;
258                         assign cbs_enable_q_b = 1'b0;
259                       end
260                       endgenerate
261                       
262                       assign reschedule_now = !nothing_to_xmit &amp; tx_r_rd_int &amp; transmitter_idle;
263                       edma_tx_sched #(.p_edma_exclude_cbs (p_edma_exclude_cbs),
264                                       .p_edma_queues      (p_edma_queues)
265                                           ) i_edma_tx_sched (
266                     
267                              .tx_r_clk            (tx_r_clk),
268                              .tx_r_rst_n          (tx_r_rst_n),
269                              .complete_flush      (!tx_enable),
270                     
271                              .packets_in_q_nxt    (tx_r_data_rdy_dma),  // Can be set even if there is no frame size (used by CBS function)
272                              .packets_in_q        (pkts_in_q),
273                              .byte_count          (byte_count_to_sched),
274                              .gatestate           (gatestate_to_sched),
275                              .nxt_frame_size_bus  (tx_r_frame_size),
276                              .reschedule_now      (reschedule_now),
277                              .cbs_dma_q_a         (cbs_dma_q_a),
278                              .cbs_dma_q_b         (cbs_dma_q_b),
279                              .mac_txing_dma_frame (mac_txing_dma_frame),
280                     
281                              .cbs_q_a_id          (cbs_q_a_id),
282                              .cbs_q_b_id          (cbs_q_b_id),
283                              .idleslope_q_a       (idleslope_q_a),
284                              .idleslope_q_b       (idleslope_q_b),
285                              .port_tx_rate        (port_tx_rate),
286                              .dwrr_ets_control    (dwrr_ets_control),
287                              .bw_rate_limit       (bw_rate_limit),
288                              .cbs_enable_q_a      (cbs_enable_q_a),
289                              .cbs_enable_q_b      (cbs_enable_q_b),
290                              .ets_credits_upd_tog (ets_credits_upd_tog),
291                              .any_ets_en          (any_ets_en),
292                              .scheduled_queue     (scheduled_queue),
293                              .nothing_to_xmit     (nothing_to_xmit)
294                       );
295                     
296                     
297                       //------------------------------------------------------------------------------
298                       // ASF - instantiate edma_tx_sched
299                       // Duplication Protection of Transmit Scheduler
300                       //------------------------------------------------------------------------------
301                       generate if (p_edma_asf_prot_tx_sched == 1'b1) begin : gen_edma_tx_sched_protect
302                     
303                              wire       any_ets_en_dplc;
304                              wire [3:0] scheduled_queue_dplc;
305                              wire       nothing_to_xmit_dplc;
306                     
307                              edma_tx_sched #(.p_edma_exclude_cbs (p_edma_exclude_cbs),
308                                              .p_edma_queues      (p_edma_queues)
309                                                   ) i_edma_tx_sched_asf_duplc (
310                     
311                                      .tx_r_clk            (tx_r_clk),
312                                      .tx_r_rst_n          (tx_r_rst_n),
313                                      .complete_flush      (!tx_enable),
314                     
315                                      .packets_in_q_nxt    (tx_r_data_rdy_dma),  // Can be set even if there is no frame size (used by CBS function)
316                                      .packets_in_q        (pkts_in_q),
317                                      .byte_count          (byte_count_to_sched),
318                                      .gatestate           (gatestate_to_sched),
319                                      .nxt_frame_size_bus  (tx_r_frame_size),
320                                      .reschedule_now      (reschedule_now),
321                                      .cbs_dma_q_a         (cbs_dma_q_a),
322                                      .cbs_dma_q_b         (cbs_dma_q_b),
323                                      .mac_txing_dma_frame (mac_txing_dma_frame),
324                     
325                                      .cbs_q_a_id          (cbs_q_a_id),
326                                      .cbs_q_b_id          (cbs_q_b_id),
327                                      .idleslope_q_a       (idleslope_q_a),
328                                      .idleslope_q_b       (idleslope_q_b),
329                                      .port_tx_rate        (port_tx_rate),
330                                      .dwrr_ets_control    (dwrr_ets_control),
331                                      .bw_rate_limit       (bw_rate_limit),
332                                      .cbs_enable_q_a      (cbs_enable_q_a),
333                                      .cbs_enable_q_b      (cbs_enable_q_b),
334                                      .ets_credits_upd_tog (ets_credits_upd_tog),
335                                      .any_ets_en          (any_ets_en_dplc),
336                                      .scheduled_queue     (scheduled_queue_dplc),
337                                      .nothing_to_xmit     (nothing_to_xmit_dplc)
338                                 );
339                     
340                              assign asf_integrity_edma_tx_sched_err = ({any_ets_en,
341                                                                          scheduled_queue,
342                                                                          nothing_to_xmit}) != ({any_ets_en_dplc,
343                                                                                                  scheduled_queue_dplc,
344                                                                                                  nothing_to_xmit_dplc});
345                     
346                       end else begin : gen_no_edma_tx_sched_protect
347                         assign asf_integrity_edma_tx_sched_err = 1'b0;
348                       end
349                       endgenerate
350                     
351                       // There is considerable combinatorial logic behind tx_r_rd_int, and since
352                       // there is a lot of combi logic following it also, it needs to be registered ...
353                         always@(posedge tx_r_clk or negedge tx_r_rst_n)
354                         begin
355        1/1                if (~tx_r_rst_n)
356                           begin
357        1/1                  tx_r_rd_mac             &lt;= 1'b0;
358                           end
359        1/1                else if (!tx_enable)
360                           begin
361        1/1                  tx_r_rd_mac             &lt;= 1'b0;
362                           end
363                           else
364                           begin
365        1/1                  tx_r_rd_mac             &lt;= tx_r_rd_int;
366                           end
367                         end
368                     
369                       assign tx_r_frame_size_mac = tx_r_frame_size;
370                     
371                       genvar g2;
372                       generate for (g1=0; g1&lt;p_edma_queues[4:0]; g1=g1+1) begin : gen_tx_r_rd_int_dma
373                       assign tx_r_rd_int_dma[g1]  =  (tx_r_rd_mac &amp; current_tx_queue_int == g1[3:0]);
374                     
375                       end
376                       endgenerate
377                     
378                       always@(posedge tx_r_clk or negedge tx_r_rst_n)
379                       begin
380        1/1              if (~tx_r_rst_n)
381                         begin
382        1/1                tx_r_rd_dma       &lt;= {p_edma_queues{1'b0}};
383                         end
384                         else
385                         begin
386        1/1                if (!tx_enable)
387        1/1                  tx_r_rd_dma     &lt;= {p_edma_queues{1'b0}};
388                           else
389        1/1                  tx_r_rd_dma     &lt;= tx_r_rd_int_dma;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod6.html" >gem_tx_fifo_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>14</td><td>5</td><td>35.71</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>14</td><td>5</td><td>35.71</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (dwrr_ets_control[((0 * 2) + 1)] ? ((tx_r_data_rdy_dma[0] &amp; tx_r_frame_size_vld[0])) : tx_r_data_rdy_dma[0])
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       184
 EXPRESSION (((!tx_r_launch_time_vld[0])) &amp;&amp; gen_current_pkt_len[0].pkts_in_q_pre)
             --------------1-------------    ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       185
 EXPRESSION 
 Number  Term
      1  gen_current_pkt_len[0].pkts_in_q_pre &amp;&amp; 
      2  (((!tx_r_launch_time_vld[0])) || (tsu_timer_cnt_txclk[29:0] &gt;= gen_current_pkt_len[0].launch_time_local[29:0])))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       185
 SUB-EXPRESSION (((!tx_r_launch_time_vld[0])) || (tsu_timer_cnt_txclk[29:0] &gt;= gen_current_pkt_len[0].launch_time_local[29:0]))
                 --------------1-------------    --------------------------------------2--------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       402
 EXPRESSION (((!nothing_to_xmit)) &amp;&amp; ((!dma_is_busy_r)))
             ----------1---------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod6.html" >gem_tx_fifo_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">45</td>
<td class="rt">13</td>
<td class="rt">28.89 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1952</td>
<td class="rt">46</td>
<td class="rt">2.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">976</td>
<td class="rt">29</td>
<td class="rt">2.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">976</td>
<td class="rt">17</td>
<td class="rt">1.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">45</td>
<td class="rt">13</td>
<td class="rt">28.89 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1952</td>
<td class="rt">46</td>
<td class="rt">2.36  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">976</td>
<td class="rt">29</td>
<td class="rt">2.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">976</td>
<td class="rt">17</td>
<td class="rt">1.74  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tx_r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_txreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_rd_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_data_rdy_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_is_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_frame_size[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_launch_time_vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_launch_time[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_r_data_rdy_mac</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_frame_size_mac[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_frame_size_mac[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_frame_size_mac[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_frame_size_mac[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_frame_size_mac[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_frame_size_mac[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_rd_int_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_rd_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_queue_int[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_r_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cbs_enable[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cbs_q_a_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cbs_q_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gigabit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bit_rate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>two_pt_five_gig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>idleslope_q_a[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>idleslope_q_b[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>port_tx_rate[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mac_txing_dma_frame</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dwrr_ets_control[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bw_rate_limit[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ets_upd_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>any_ets_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_tsureset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enst_en[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt[93:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>start_time[255:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>on_time[135:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>off_time[135:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>add_frag_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_integrity_tx_sched_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod6.html" >gem_tx_fifo_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">15</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">380</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">183</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177            assign pkts_in_q_pre      = dwrr_ets_control[g1*2+1] ? tx_r_data_rdy_dma[g1] & tx_r_frame_size_vld[g1]
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197            if (~tx_r_rst_n)
               <font color = "green">-1-</font>  
198            begin
199              transmitter_idle     <= 1'b1;
           <font color = "green">      ==></font>
200              current_tx_queue     <= 4'h0;
201              current_tx_queue_int <= 4'h0;
202              dma_is_busy_r        <= 1'b0;
203            end
204            else
205            begin
206              if (!tx_enable)
                 <font color = "green">-2-</font>  
207              begin
208                transmitter_idle     <= 1'b1;
           <font color = "green">        ==></font>
209                current_tx_queue     <= 4'h0;
210                current_tx_queue_int <= 4'h0;
211                dma_is_busy_r        <= 1'b0;
212              end
213              else
214              begin
215                if (reschedule_now)
                   <font color = "green">-3-</font>  
216                  current_tx_queue_int <= scheduled_queue;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
217                current_tx_queue       <= current_tx_queue_int;
218                dma_is_busy_r          <= dma_is_busy;
219        
220                if ((tx_r_valid & tx_r_eop) | tx_r_err)
                   <font color = "green">-4-</font>  
221                begin
222                  transmitter_idle  <= 1'b1;
           <font color = "green">          ==></font>
223                end
224                else if (tx_r_rd_mac)
                        <font color = "green">-5-</font>  
225                begin
226                  transmitter_idle  <= 1'b0;
           <font color = "green">          ==></font>
227                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
355              if (~tx_r_rst_n)
                 <font color = "green">-1-</font>  
356              begin
357                tx_r_rd_mac             <= 1'b0;
           <font color = "green">        ==></font>
358              end
359              else if (!tx_enable)
                      <font color = "green">-2-</font>  
360              begin
361                tx_r_rd_mac             <= 1'b0;
           <font color = "green">        ==></font>
362              end
363              else
364              begin
365                tx_r_rd_mac             <= tx_r_rd_int;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
380            if (~tx_r_rst_n)
               <font color = "green">-1-</font>  
381            begin
382              tx_r_rd_dma       <= {p_edma_queues{1'b0}};
           <font color = "green">      ==></font>
383            end
384            else
385            begin
386              if (!tx_enable)
                 <font color = "green">-2-</font>  
387                tx_r_rd_dma     <= {p_edma_queues{1'b0}};
           <font color = "green">        ==></font>
388              else
389                tx_r_rd_dma     <= tx_r_rd_int_dma;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
183              casex ({tsu_timer_cnt_txclk[31:30],launch_time_local[31:30]})
                 <font color = "red">-1-</font>  
184                4'b0001,4'b0110,4'b1011,4'b1100   : pkts_in_q[g1]      = !tx_r_launch_time_vld[g1] && pkts_in_q_pre;
           <font color = "red">        ==></font>
185                4'b0000,4'b0101,4'b1010,4'b1111   : pkts_in_q[g1]      = pkts_in_q_pre && (!tx_r_launch_time_vld[g1] || (tsu_timer_cnt_txclk[29:0] >= launch_time_local[29:0]));
           <font color = "green">        ==></font>
186                default                           : pkts_in_q[g1]      = pkts_in_q_pre;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b1 4'b0110 4'b1011 4'b1100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0 4'b0101 4'b1010 4'b1111 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_tx_fifo_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
