

================================================================
== Vitis HLS Report for 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2'
================================================================
* Date:           Sun Jun 16 22:34:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.37 ns|  2.423 ns|     0.91 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |        6|    65541|  20.202 ns|  0.221 ms|    2|  65537|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1101_2  |        4|    65539|         5|          1|          1|  1 ~ 65536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0483_1662 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0483_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0482_1663 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0482_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0481_1665 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0481_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0480_1667 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0480_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1085_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1085"   --->   Operation 13 'read' 'zext_ln1085_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loopWidth_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %loopWidth"   --->   Operation 14 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv2_i_i_lcssa687_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %conv2_i_i_lcssa687"   --->   Operation 15 'read' 'conv2_i_i_lcssa687_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_0479657_lcssa664689_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0479657_lcssa664689"   --->   Operation 16 'read' 'p_0_0_0479657_lcssa664689_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_0478653_lcssa666691_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0478653_lcssa666691"   --->   Operation 17 'read' 'p_0_0_0478653_lcssa666691_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_0477655_lcssa668693_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0477655_lcssa668693"   --->   Operation 18 'read' 'p_0_0_0477655_lcssa668693_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1085_cast = zext i16 %zext_ln1085_read"   --->   Operation 19 'zext' 'zext_ln1085_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgUnzip, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0477655_lcssa668693_read, i10 %p_0_0_0480_1667"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0478653_lcssa666691_read, i10 %p_0_0_0481_1665"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0479657_lcssa664689_read, i10 %p_0_0_0482_1663"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %conv2_i_i_lcssa687_read, i7 %p_0_0_0483_1662"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln1083 = store i17 0, i17 %x" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 26 'store' 'store_ln1083' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %phi_ln1132_out"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1101 = br void %for.body25" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 28 'br' 'br_ln1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_1 = load i17 %x" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 29 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln1101 = icmp_eq  i17 %x_1, i17 %loopWidth_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 30 'icmp' 'icmp_ln1101' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%x_2 = add i17 %x_1, i17 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 31 'add' 'x_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1101 = br i1 %icmp_ln1101, void %for.body25.split, void %for.inc226.exitStub" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 32 'br' 'br_ln1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln1107 = icmp_ult  i17 %x_1, i17 %zext_ln1085_cast" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1107]   --->   Operation 33 'icmp' 'icmp_ln1107' <Predicate = (!icmp_ln1101)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1107 = br i1 %icmp_ln1107, void %for.inc_ifconv, void %if.then" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1107]   --->   Operation 34 'br' 'br_ln1107' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%icmp_ln1159 = icmp_eq  i17 %x_1, i17 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1159]   --->   Operation 35 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1101)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1159 = br i1 %icmp_ln1159, void %if.then221, void %for.inc223" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1159]   --->   Operation 36 'br' 'br_ln1159' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln1083 = store i17 %x_2, i17 %x" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 37 'store' 'store_ln1083' <Predicate = (!icmp_ln1101)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_0482_1663_load = load i10 %p_0_0_0482_1663"   --->   Operation 38 'load' 'p_0_0_0482_1663_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_0_0_0480_1667_load = load i10 %p_0_0_0480_1667"   --->   Operation 39 'load' 'p_0_0_0480_1667_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.22ns)   --->   "%imgRgb_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %imgRgb" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 40 'read' 'imgRgb_read' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1109 = trunc i30 %imgRgb_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 41 'trunc' 'trunc_ln1109' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1109_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %imgRgb_read, i32 10, i32 19" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 42 'partselect' 'trunc_ln1109_1' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1109_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %imgRgb_read, i32 20, i32 29" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 43 'partselect' 'trunc_ln1109_2' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln1109 = store i10 %trunc_ln1109_1, i10 %p_0_0_0480_1667" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 44 'store' 'store_ln1109' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln1109 = store i10 %trunc_ln1109_2, i10 %p_0_0_0482_1663" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 45 'store' 'store_ln1109' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_0481_1665_load = load i10 %p_0_0_0481_1665"   --->   Operation 46 'load' 'p_0_0_0481_1665_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln1109 = store i10 %trunc_ln1109, i10 %p_0_0_0481_1665" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109]   --->   Operation 47 'store' 'store_ln1109' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1110 = br void %for.inc_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1110]   --->   Operation 48 'br' 'br_ln1110' <Predicate = (!icmp_ln1101 & icmp_ln1107)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_0_0482_1659_out_load = load i10 %p_0_0_0482_1659_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 49 'load' 'p_0_0_0482_1659_out_load' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_0482_1663_load_1 = load i10 %p_0_0_0482_1663" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 50 'load' 'p_0_0_0482_1663_load_1' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_0480_1667_load_1 = load i10 %p_0_0_0480_1667" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 51 'load' 'p_0_0_0480_1667_load_1' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0482_1663_load_1, i32 2, i32 9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1129_1 = zext i8 %tmp" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 53 'zext' 'zext_ln1129_1' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %p_0_0_0480_1667_load_1, i32 3, i32 9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1129_4 = zext i7 %tmp_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 55 'zext' 'zext_ln1129_4' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.76ns)   --->   "%add_ln1129 = add i9 %zext_ln1129_4, i9 %zext_ln1129_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 56 'add' 'add_ln1129' <Predicate = (!icmp_ln1101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %p_0_0_0482_1663_load, i1 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i10 %p_0_0_0482_1663_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 58 'zext' 'zext_ln1147' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i11 %shl_ln" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 59 'zext' 'zext_ln1147_1' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i10 %p_0_0_0482_1659_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 60 'zext' 'zext_ln1147_2' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln1147 = add i11 %zext_ln1147, i11 %zext_ln1147_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 61 'add' 'add_ln1147' <Predicate = (!icmp_ln1101)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i11 %add_ln1147" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 62 'zext' 'zext_ln1147_3' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln1147_1 = add i12 %zext_ln1147_3, i12 %zext_ln1147_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 63 'add' 'add_ln1147_1' <Predicate = (!icmp_ln1101)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%r_s = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1147_1, i32 2, i32 11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147]   --->   Operation 64 'partselect' 'r_s' <Predicate = (!icmp_ln1101)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0482_1663_load, i10 %p_0_0_0482_1659_out"   --->   Operation 65 'store' 'store_ln0' <Predicate = (!icmp_ln1101)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_0483_1662_load_1 = load i7 %p_0_0_0483_1662" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 66 'load' 'p_0_0_0483_1662_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1101 = zext i7 %p_0_0_0483_1662_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 67 'zext' 'zext_ln1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln1104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1104]   --->   Operation 68 'specpipeline' 'specpipeline_ln1104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1083 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65536, i64 32768" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln1083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln1101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 70 'specloopname' 'specloopname_ln1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_0_0_0483_1658_out_load = load i10 %p_0_0_0483_1658_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 71 'load' 'p_0_0_0483_1658_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_0_0_0481_1660_out_load = load i10 %p_0_0_0481_1660_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 72 'load' 'p_0_0_0481_1660_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0_0_0480_1661_out_load = load i10 %p_0_0_0480_1661_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 73 'load' 'p_0_0_0480_1661_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0_0_0483_1662_load = load i7 %p_0_0_0483_1662" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 74 'load' 'p_0_0_0483_1662_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%p_0_0_0481_1665_load_1 = load i10 %p_0_0_0481_1665" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 75 'load' 'p_0_0_0481_1665_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln1129_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %p_0_0_0481_1665_load_1, i32 1, i32 9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 76 'partselect' 'lshr_ln1129_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1129_2 = zext i9 %lshr_ln1129_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 77 'zext' 'zext_ln1129_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln1129_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %p_0_0_0481_1665_load_1, i32 3, i32 9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 78 'partselect' 'lshr_ln1129_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1129_3 = zext i7 %lshr_ln1129_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 79 'zext' 'zext_ln1129_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1129 = zext i9 %add_ln1129" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 80 'zext' 'zext_ln1129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1129_1 = add i10 %zext_ln1129, i10 %zext_ln1129_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 81 'add' 'add_ln1129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%lum = add i10 %add_ln1129_1, i10 %zext_ln1129_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129]   --->   Operation 82 'add' 'lum' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %lum, i32 3, i32 9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 83 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln1144 = icmp_ult  i10 %p_0_0_0483_1658_out_load, i10 %zext_ln1101" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 84 'icmp' 'icmp_ln1144' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.77ns)   --->   "%icmp_ln1144_1 = icmp_ult  i7 %p_0_0_0483_1662_load, i7 %trunc_ln1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 85 'icmp' 'icmp_ln1144_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln1144)   --->   "%xor_ln1144 = xor i1 %icmp_ln1144_1, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 86 'xor' 'xor_ln1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln1144)   --->   "%and_ln1144 = and i1 %icmp_ln1144, i1 %xor_ln1144" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 87 'and' 'and_ln1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln1144_2 = icmp_ult  i10 %p_0_0_0483_1658_out_load, i10 %zext_ln1101" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 88 'icmp' 'icmp_ln1144_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln1144)   --->   "%xor_ln1144_1 = xor i1 %icmp_ln1144_2, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 89 'xor' 'xor_ln1144_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.77ns)   --->   "%icmp_ln1144_3 = icmp_ult  i7 %p_0_0_0483_1662_load, i7 %trunc_ln1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 90 'icmp' 'icmp_ln1144_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln1144)   --->   "%and_ln1144_1 = and i1 %xor_ln1144_1, i1 %icmp_ln1144_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 91 'and' 'and_ln1144_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %p_0_0_0481_1665_load, i1 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 92 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i10 %p_0_0_0481_1665_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 93 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i11 %shl_ln1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 94 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i10 %p_0_0_0481_1660_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 95 'zext' 'zext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln1148 = add i11 %zext_ln1148, i11 %zext_ln1148_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 96 'add' 'add_ln1148' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1148_3 = zext i11 %add_ln1148" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 97 'zext' 'zext_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.79ns)   --->   "%add_ln1148_1 = add i12 %zext_ln1148_3, i12 %zext_ln1148_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 98 'add' 'add_ln1148_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%g_s = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1148_1, i32 2, i32 11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148]   --->   Operation 99 'partselect' 'g_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %p_0_0_0480_1667_load, i1 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 100 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1149 = zext i10 %p_0_0_0480_1667_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 101 'zext' 'zext_ln1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1149_1 = zext i11 %shl_ln2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 102 'zext' 'zext_ln1149_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1149_2 = zext i10 %p_0_0_0480_1661_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 103 'zext' 'zext_ln1149_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln1149 = add i11 %zext_ln1149, i11 %zext_ln1149_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 104 'add' 'add_ln1149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1149_3 = zext i11 %add_ln1149" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 105 'zext' 'zext_ln1149_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln1149_1 = add i12 %zext_ln1149_3, i12 %zext_ln1149_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 106 'add' 'add_ln1149_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%b_s = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1149_1, i32 2, i32 11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149]   --->   Operation 107 'partselect' 'b_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln1144 = or i1 %and_ln1144, i1 %and_ln1144_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 108 'or' 'or_ln1144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.40ns)   --->   "%conv3_i_i671 = select i1 %or_ln1144, i10 %b_s, i10 %p_0_0_0480_1667_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 109 'select' 'conv3_i_i671' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.40ns)   --->   "%conv3_i_i79670 = select i1 %or_ln1144, i10 %g_s, i10 %p_0_0_0481_1665_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 110 'select' 'conv3_i_i79670' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.40ns)   --->   "%conv3_i_i188669 = select i1 %or_ln1144, i10 %r_s, i10 %p_0_0_0482_1663_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 111 'select' 'conv3_i_i188669' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln1144 = store i7 %trunc_ln1, i7 %p_0_0_0483_1662" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 112 'store' 'store_ln1144' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0480_1667_load, i10 %p_0_0_0480_1661_out"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0481_1665_load, i10 %p_0_0_0481_1660_out"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln1101 = store i10 %zext_ln1101, i10 %p_0_0_0483_1658_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 115 'store' 'store_ln1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln1144 = store i7 %trunc_ln1, i7 %phi_ln1132_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144]   --->   Operation 116 'store' 'store_ln1144' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln1101 = br void %for.body25" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101]   --->   Operation 117 'br' 'br_ln1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0480_1667_load, i10 %p_0_0_0480_1667_out"   --->   Operation 121 'store' 'store_ln0' <Predicate = (icmp_ln1101)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0481_1665_load, i10 %p_0_0_0481_1665_out"   --->   Operation 122 'store' 'store_ln0' <Predicate = (icmp_ln1101)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0482_1663_load, i10 %p_0_0_0482_1663_out"   --->   Operation 123 'store' 'store_ln0' <Predicate = (icmp_ln1101)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln1101)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln1161_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %conv3_i_i188669, i10 %conv3_i_i671, i10 %conv3_i_i79670" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1161]   --->   Operation 118 'bitconcatenate' 'or_ln1161_3' <Predicate = (!icmp_ln1159)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.22ns)   --->   "%write_ln1161 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %imgUnzip, i30 %or_ln1161_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1161]   --->   Operation 119 'write' 'write_ln1161' <Predicate = (!icmp_ln1159)> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1162 = br void %for.inc223" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1162]   --->   Operation 120 'br' 'br_ln1162' <Predicate = (!icmp_ln1159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.367ns, clock uncertainty: 0.909ns.

 <State 1>: 1.717ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1083', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083) of constant 0 on local variable 'x', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083 [35]  (0.427 ns)
	'load' operation 17 bit ('x', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101) on local variable 'x', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1101', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101) [43]  (0.863 ns)
	'store' operation 0 bit ('store_ln1083', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083) of variable 'x', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101 on local variable 'x', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083 [133]  (0.427 ns)

 <State 2>: 1.656ns
The critical path consists of the following:
	fifo read operation ('imgRgb_read', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109) on port 'imgRgb' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109) [55]  (1.229 ns)
	'store' operation 0 bit ('store_ln1109', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109) of variable 'trunc_ln1109_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1109 on local variable 'p_0_0_0480_1667' [59]  (0.427 ns)

 <State 3>: 1.585ns
The critical path consists of the following:
	'load' operation 10 bit ('p_0_0_0482_1659_out_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147) on local variable 'p_0_0_0482_1659_out' [65]  (0.000 ns)
	'add' operation 11 bit ('add_ln1147', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147) [97]  (0.787 ns)
	'add' operation 12 bit ('add_ln1147_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147) [99]  (0.798 ns)

 <State 4>: 2.423ns
The critical path consists of the following:
	'load' operation 10 bit ('p_0_0_0481_1665_load_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148) on local variable 'p_0_0_0481_1665' [70]  (0.000 ns)
	'add' operation 10 bit ('lum', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129) [83]  (0.960 ns)
	'icmp' operation 1 bit ('icmp_ln1144_3', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144) [91]  (0.773 ns)
	'and' operation 1 bit ('and_ln1144_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln1144', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144) [117]  (0.287 ns)
	'select' operation 10 bit ('conv3_i_i671', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144) [118]  (0.403 ns)

 <State 5>: 1.229ns
The critical path consists of the following:
	fifo write operation ('write_ln1161', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1161) on port 'imgUnzip' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1161) [125]  (1.229 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
