$date
	Sat Oct 22 22:19:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#184464
b1011 !
1"
#184466
b1011 &
b1011 %
1$
#184467
0"
#184470
b100010 &
b100010 %
#184474
b10001 &
b10001 %
#184478
b110100 &
b110100 %
#184482
b11010 &
b11010 %
#184486
b1101 &
b1101 %
#184490
b101000 &
b101000 %
#184494
b10100 &
b10100 %
#184498
b1010 &
b1010 %
#184502
b101 &
b101 %
#184506
b10000 &
b10000 %
#184510
b1000 &
b1000 %
#184514
b100 &
b100 %
#184518
b10 &
b10 %
#184522
b1 &
b1 %
1#
#184526
b0 &
0#
b0 %
0$
#1240310
b10001 &
b10001 %
1$
b10001 !
1"
#1240311
0"
#1240314
b110100 &
b110100 %
#1240318
b11010 &
b11010 %
#1240322
b1101 &
b1101 %
#1240326
b101000 &
b101000 %
#1240330
b10100 &
b10100 %
#1240334
b1010 &
b1010 %
#1240338
b101 &
b101 %
#1240342
b10000 &
b10000 %
#1240346
b1000 &
b1000 %
#1240350
b100 &
b100 %
#1240354
b10 &
b10 %
#1240358
b1 &
1#
b1 %
#1240362
b0 &
b0 %
0#
0$
#2206920
b10101 !
1"
#2206922
b10101 &
b10101 %
1$
#2206923
0"
#2206926
b1000000 &
b1000000 %
#2206930
b100000 &
b100000 %
#2206934
b10000 &
b10000 %
#2206938
b1000 &
b1000 %
#2206942
b100 &
b100 %
#2206946
b10 &
b10 %
#2206950
b1 &
1#
b1 %
#2206954
b0 &
b0 %
0#
0$
#4500012
