Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul  1 22:27:56 2022
| Host         : DESKTOP-TV2T1SG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_v3_timing_summary_routed.rpt -pb lab2_top_v3_timing_summary_routed.pb -rpx lab2_top_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top_v3
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.567        0.000                      0                  391        0.114        0.000                      0                  391        3.750        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.567        0.000                      0                  269        0.114        0.000                      0                  269        3.750        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    7.263        0.000                      0                  122        0.331        0.000                      0                  122  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 COMP_N9_RAM_A/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N3_FSM/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.916ns (26.484%)  route 2.543ns (73.516%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.800     5.562    COMP_N9_RAM_A/clock_IBUF_BUFG
    SLICE_X104Y46        FDRE                                         r  COMP_N9_RAM_A/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDRE (Prop_fdre_C_Q)         0.518     6.080 r  COMP_N9_RAM_A/q_reg[2]/Q
                         net (fo=1, routed)           1.016     7.097    COMP_N9_RAM_A/q[2]
    SLICE_X109Y46        LUT4 (Prop_lut4_I0_O)        0.124     7.221 r  COMP_N9_RAM_A/hay_error_salida_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.793     8.013    COMP_N9_RAM_A/hay_error_salida_OBUF_inst_i_2_n_0
    SLICE_X109Y47        LUT6 (Prop_lut6_I0_O)        0.124     8.137 r  COMP_N9_RAM_A/hay_error_salida_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.734     8.871    COMP_N3_FSM/hay_error_salida_OBUF
    SLICE_X110Y45        LUT5 (Prop_lut5_I1_O)        0.150     9.021 r  COMP_N3_FSM/FSM_onehot_current_state[11]_i_1/O
                         net (fo=1, routed)           0.000     9.021    COMP_N3_FSM/FSM_onehot_current_state[11]_i_1_n_0
    SLICE_X110Y45        FDCE                                         r  COMP_N3_FSM/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.699    15.182    COMP_N3_FSM/clock_IBUF_BUFG
    SLICE_X110Y45        FDCE                                         r  COMP_N3_FSM/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X110Y45        FDCE (Setup_fdce_C_D)        0.047    15.588    COMP_N3_FSM/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 2.014ns (58.132%)  route 1.451ns (41.868%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.888 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.888    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.107 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.107    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]_i_1_n_7
    SLICE_X112Y49        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_D)        0.109    15.691    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 2.001ns (57.974%)  route 1.451ns (42.026%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.094 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.094    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1_n_6
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.993ns (57.877%)  route 1.451ns (42.123%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.086 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.086    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1_n_4
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.917ns (56.926%)  route 1.451ns (43.074%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.010 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.010    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1_n_5
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.897ns (56.669%)  route 1.451ns (43.331%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.990 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.990    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]_i_1_n_7
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.884ns (56.500%)  route 1.451ns (43.500%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.977 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.977    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_6
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.109    15.694    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.876ns (56.395%)  route 1.451ns (43.605%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.969    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_4
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.109    15.694    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.800ns (55.376%)  route 1.451ns (44.624%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.880     5.642    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/internal_pre_load_data_reg/Q
                         net (fo=59, routed)          1.451     7.549    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/load_data
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     7.673    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter[0]_i_9_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.186 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.186    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[0]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.303 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.303    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[4]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.420    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[8]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[12]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.893 r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.893    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]_i_1_n_5
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.700    15.183    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.109    15.694    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 COMP_N3_FSM/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N1_counter3bits/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.257ns (38.998%)  route 1.966ns (61.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.878     5.640    COMP_N3_FSM/clock_IBUF_BUFG
    SLICE_X108Y43        FDCE                                         r  COMP_N3_FSM/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.478     6.118 f  COMP_N3_FSM/FSM_onehot_current_state_reg[7]/Q
                         net (fo=6, routed)           0.787     6.905    COMP_N3_FSM/Q[2]
    SLICE_X108Y45        LUT3 (Prop_lut3_I0_O)        0.327     7.232 f  COMP_N3_FSM/carry_out_i_3/O
                         net (fo=2, routed)           0.744     7.976    COMP_N3_FSM/FSM_onehot_current_state_reg[7]_0
    SLICE_X108Y43        LUT6 (Prop_lut6_I5_O)        0.328     8.304 r  COMP_N3_FSM/counter[2]_i_2/O
                         net (fo=3, routed)           0.436     8.740    COMP_N1_counter3bits/counter_reg[2]_2
    SLICE_X108Y43        LUT4 (Prop_lut4_I2_O)        0.124     8.864 r  COMP_N1_counter3bits/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.864    COMP_N1_counter3bits/counter[0]_i_1_n_0
    SLICE_X108Y43        FDCE                                         r  COMP_N1_counter3bits/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.697    15.180    COMP_N1_counter3bits/clock_IBUF_BUFG
    SLICE_X108Y43        FDCE                                         r  COMP_N1_counter3bits/counter_reg[0]/C
                         clock pessimism              0.460    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X108Y43        FDCE (Setup_fdce_C_D)        0.077    15.682    COMP_N1_counter3bits/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  6.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 COMP_N7_ROM_D/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N10_RAM_B/bram_reg_0_7_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.639     1.586    COMP_N7_ROM_D/clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  COMP_N7_ROM_D/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.128     1.714 r  COMP_N7_ROM_D/data_out_reg[3]/Q
                         net (fo=1, routed)           0.059     1.773    COMP_N10_RAM_B/bram_reg_0_7_3_3/D
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.910     2.104    COMP_N10_RAM_B/bram_reg_0_7_3_3/WCLK
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y46        RAMS32 (Hold_rams32_CLK_I)
                                                      0.060     1.659    COMP_N10_RAM_B/bram_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 COMP_N7_ROM_D/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N10_RAM_B/bram_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.639     1.586    COMP_N7_ROM_D/clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  COMP_N7_ROM_D/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  COMP_N7_ROM_D/data_out_reg[1]/Q
                         net (fo=1, routed)           0.116     1.843    COMP_N10_RAM_B/bram_reg_0_7_1_1/D
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.910     2.104    COMP_N10_RAM_B/bram_reg_0_7_1_1/WCLK
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y46        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.719    COMP_N10_RAM_B/bram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 COMP_N4_bloque_sumador/dato_salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N9_RAM_A/bram_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.612     1.559    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y45        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y45        FDCE (Prop_fdce_C_Q)         0.141     1.700 r  COMP_N4_bloque_sumador/dato_salida_reg[2]/Q
                         net (fo=1, routed)           0.145     1.845    COMP_N9_RAM_A/bram_reg_0_7_2_2/D
    SLICE_X104Y46        RAMS32                                       r  COMP_N9_RAM_A/bram_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.882     2.076    COMP_N9_RAM_A/bram_reg_0_7_2_2/WCLK
    SLICE_X104Y46        RAMS32                                       r  COMP_N9_RAM_A/bram_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.501     1.575    
    SLICE_X104Y46        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.696    COMP_N9_RAM_A/bram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 COMP_N7_ROM_D/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N10_RAM_B/bram_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.639     1.586    COMP_N7_ROM_D/clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  COMP_N7_ROM_D/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  COMP_N7_ROM_D/data_out_reg[0]/Q
                         net (fo=1, routed)           0.144     1.871    COMP_N10_RAM_B/bram_reg_0_7_0_0/D
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.910     2.104    COMP_N10_RAM_B/bram_reg_0_7_0_0/WCLK
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y46        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.720    COMP_N10_RAM_B/bram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 COMP_N7_ROM_D/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N10_RAM_B/bram_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.639     1.586    COMP_N7_ROM_D/clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  COMP_N7_ROM_D/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.128     1.714 r  COMP_N7_ROM_D/data_out_reg[2]/Q
                         net (fo=1, routed)           0.116     1.830    COMP_N10_RAM_B/bram_reg_0_7_2_2/D
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.910     2.104    COMP_N10_RAM_B/bram_reg_0_7_2_2/WCLK
    SLICE_X108Y46        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y46        RAMS32 (Hold_rams32_CLK_I)
                                                      0.071     1.670    COMP_N10_RAM_B/bram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 COMP_N5_ROM_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N12_REG_A_ROM_A/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.613     1.560    COMP_N5_ROM_A/clock_IBUF_BUFG
    SLICE_X105Y48        FDRE                                         r  COMP_N5_ROM_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  COMP_N5_ROM_A/data_out_reg[2]/Q
                         net (fo=1, routed)           0.110     1.811    COMP_N12_REG_A_ROM_A/q_reg[3]_0[2]
    SLICE_X105Y47        FDCE                                         r  COMP_N12_REG_A_ROM_A/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.883     2.077    COMP_N12_REG_A_ROM_A/clock_IBUF_BUFG
    SLICE_X105Y47        FDCE                                         r  COMP_N12_REG_A_ROM_A/q_reg[2]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X105Y47        FDCE (Hold_fdce_C_D)         0.070     1.646    COMP_N12_REG_A_ROM_A/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 COMP_N5_ROM_A/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N12_REG_A_ROM_A/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.639     1.586    COMP_N5_ROM_A/clock_IBUF_BUFG
    SLICE_X107Y46        FDRE                                         r  COMP_N5_ROM_A/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  COMP_N5_ROM_A/data_out_reg[1]/Q
                         net (fo=1, routed)           0.112     1.839    COMP_N12_REG_A_ROM_A/q_reg[3]_0[1]
    SLICE_X107Y45        FDCE                                         r  COMP_N12_REG_A_ROM_A/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.910     2.104    COMP_N12_REG_A_ROM_A/clock_IBUF_BUFG
    SLICE_X107Y45        FDCE                                         r  COMP_N12_REG_A_ROM_A/q_reg[1]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X107Y45        FDCE (Hold_fdce_C_D)         0.066     1.668    COMP_N12_REG_A_ROM_A/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 COMP_N4_bloque_sumador/dato_salida_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N9_RAM_A/bram_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.612     1.559    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y46        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y46        FDCE (Prop_fdce_C_Q)         0.141     1.700 r  COMP_N4_bloque_sumador/dato_salida_reg[7]/Q
                         net (fo=1, routed)           0.170     1.870    COMP_N9_RAM_A/bram_reg_0_7_7_7/D
    SLICE_X104Y47        RAMS32                                       r  COMP_N9_RAM_A/bram_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.883     2.077    COMP_N9_RAM_A/bram_reg_0_7_7_7/WCLK
    SLICE_X104Y47        RAMS32                                       r  COMP_N9_RAM_A/bram_reg_0_7_7_7/SP/CLK
                         clock pessimism             -0.501     1.576    
    SLICE_X104Y47        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.696    COMP_N9_RAM_A/bram_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 COMP_N4_bloque_sumador/dato_salida_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N9_RAM_A/bram_reg_0_7_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.885%)  route 0.173ns (55.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.612     1.559    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y46        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y46        FDCE (Prop_fdce_C_Q)         0.141     1.700 r  COMP_N4_bloque_sumador/dato_salida_reg[6]/Q
                         net (fo=1, routed)           0.173     1.873    COMP_N9_RAM_A/bram_reg_0_7_6_6/D
    SLICE_X104Y47        RAMS32                                       r  COMP_N9_RAM_A/bram_reg_0_7_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.883     2.077    COMP_N9_RAM_A/bram_reg_0_7_6_6/WCLK
    SLICE_X104Y47        RAMS32                                       r  COMP_N9_RAM_A/bram_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.501     1.576    
    SLICE_X104Y47        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.697    COMP_N9_RAM_A/bram_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 COMP_N7_ROM_D/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N10_RAM_B/bram_reg_0_7_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.543%)  route 0.176ns (55.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.639     1.586    COMP_N7_ROM_D/clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  COMP_N7_ROM_D/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  COMP_N7_ROM_D/data_out_reg[4]/Q
                         net (fo=1, routed)           0.176     1.902    COMP_N10_RAM_B/bram_reg_0_7_4_4/D
    SLICE_X108Y47        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.911     2.105    COMP_N10_RAM_B/bram_reg_0_7_4_4/WCLK
    SLICE_X108Y47        RAMS32                                       r  COMP_N10_RAM_B/bram_reg_0_7_4_4/SP/CLK
                         clock pessimism             -0.502     1.603    
    SLICE_X108Y47        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.724    COMP_N10_RAM_B/bram_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y18   COMP_N8_ROM_B/ROM_B_GEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y18   COMP_N8_ROM_B/ROM_B_GEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y46  COMP_N10_RAM_B/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y46  COMP_N10_RAM_B/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y46  COMP_N10_RAM_B/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y46  COMP_N10_RAM_B/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y47  COMP_N10_RAM_B/q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y46  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y46  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y47  COMP_N9_RAM_A/bram_reg_0_7_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y47  COMP_N9_RAM_A/bram_reg_0_7_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y47  COMP_N10_RAM_B/bram_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y47  COMP_N10_RAM_B/bram_reg_0_7_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y47  COMP_N9_RAM_A/bram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y47  COMP_N9_RAM_A/bram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y46  COMP_N9_RAM_A/bram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y46  COMP_N9_RAM_A/bram_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y46  COMP_N9_RAM_A/bram_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y46  COMP_N9_RAM_A/bram_reg_0_7_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y46  COMP_N10_RAM_B/bram_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y47  COMP_N10_RAM_B/bram_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y47  COMP_N10_RAM_B/bram_reg_0_7_5_5/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.518ns (22.811%)  route 1.753ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.753     7.912    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[20]_0[0]
    SLICE_X106Y44        FDCE                                         f  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.697    15.180    COMP_N14_DEBOUNCE_START/counter1_22bits/clock_IBUF_BUFG
    SLICE_X106Y44        FDCE                                         r  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[4]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y44        FDCE (Recov_fdce_C_CLR)     -0.405    15.175    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.518ns (22.811%)  route 1.753ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.753     7.912    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[20]_0[0]
    SLICE_X106Y44        FDCE                                         f  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.697    15.180    COMP_N14_DEBOUNCE_START/counter1_22bits/clock_IBUF_BUFG
    SLICE_X106Y44        FDCE                                         r  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[5]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y44        FDCE (Recov_fdce_C_CLR)     -0.405    15.175    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.518ns (22.811%)  route 1.753ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.753     7.912    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[20]_0[0]
    SLICE_X106Y44        FDCE                                         f  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.697    15.180    COMP_N14_DEBOUNCE_START/counter1_22bits/clock_IBUF_BUFG
    SLICE_X106Y44        FDCE                                         r  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[6]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y44        FDCE (Recov_fdce_C_CLR)     -0.405    15.175    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.518ns (22.811%)  route 1.753ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.753     7.912    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[20]_0[0]
    SLICE_X106Y44        FDCE                                         f  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.697    15.180    COMP_N14_DEBOUNCE_START/counter1_22bits/clock_IBUF_BUFG
    SLICE_X106Y44        FDCE                                         r  COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[7]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y44        FDCE (Recov_fdce_C_CLR)     -0.405    15.175    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N14_DEBOUNCE_START/counter1_22bits/carry_out_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.518ns (22.855%)  route 1.748ns (77.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.748     7.908    COMP_N14_DEBOUNCE_START/counter1_22bits/counter_reg[20]_0[0]
    SLICE_X107Y44        FDCE                                         f  COMP_N14_DEBOUNCE_START/counter1_22bits/carry_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.697    15.180    COMP_N14_DEBOUNCE_START/counter1_22bits/clock_IBUF_BUFG
    SLICE_X107Y44        FDCE                                         r  COMP_N14_DEBOUNCE_START/counter1_22bits/carry_out_reg/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X107Y44        FDCE (Recov_fdce_C_CLR)     -0.405    15.175    COMP_N14_DEBOUNCE_START/counter1_22bits/carry_out_reg
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N4_bloque_sumador/internal_dato_B_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.518ns (26.973%)  route 1.402ns (73.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.402     7.562    COMP_N4_bloque_sumador/Q[0]
    SLICE_X105Y44        FDCE                                         f  COMP_N4_bloque_sumador/internal_dato_B_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623    15.106    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  COMP_N4_bloque_sumador/internal_dato_B_reg[3]/C
                         clock pessimism              0.394    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X105Y44        FDCE (Recov_fdce_C_CLR)     -0.405    15.060    COMP_N4_bloque_sumador/internal_dato_B_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N4_bloque_sumador/dato_salida_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.518ns (27.570%)  route 1.361ns (72.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.361     7.520    COMP_N4_bloque_sumador/Q[0]
    SLICE_X105Y45        FDCE                                         f  COMP_N4_bloque_sumador/dato_salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623    15.106    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y45        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[0]/C
                         clock pessimism              0.394    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X105Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.060    COMP_N4_bloque_sumador/dato_salida_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N4_bloque_sumador/dato_salida_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.518ns (27.570%)  route 1.361ns (72.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.361     7.520    COMP_N4_bloque_sumador/Q[0]
    SLICE_X105Y45        FDCE                                         f  COMP_N4_bloque_sumador/dato_salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623    15.106    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y45        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[1]/C
                         clock pessimism              0.394    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X105Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.060    COMP_N4_bloque_sumador/dato_salida_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N4_bloque_sumador/dato_salida_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.518ns (27.570%)  route 1.361ns (72.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.361     7.520    COMP_N4_bloque_sumador/Q[0]
    SLICE_X105Y45        FDCE                                         f  COMP_N4_bloque_sumador/dato_salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623    15.106    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y45        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[2]/C
                         clock pessimism              0.394    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X105Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.060    COMP_N4_bloque_sumador/dato_salida_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N4_bloque_sumador/dato_salida_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.518ns (27.570%)  route 1.361ns (72.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.879     5.641    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          1.361     7.520    COMP_N4_bloque_sumador/Q[0]
    SLICE_X105Y45        FDCE                                         f  COMP_N4_bloque_sumador/dato_salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623    15.106    COMP_N4_bloque_sumador/clock_IBUF_BUFG
    SLICE_X105Y45        FDCE                                         r  COMP_N4_bloque_sumador/dato_salida_reg[3]/C
                         clock pessimism              0.394    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X105Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.060    COMP_N4_bloque_sumador/dato_salida_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.311%)  route 0.139ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.139     1.868    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y48        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.311%)  route 0.139ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.139     1.868    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y48        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.311%)  route 0.139ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.139     1.868    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y48        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.311%)  route 0.139ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.139     1.868    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y48        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y48        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.484%)  route 0.183ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.183     1.912    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y47        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.484%)  route 0.183ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.183     1.912    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y47        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.484%)  route 0.183ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.183     1.912    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y47        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.484%)  route 0.183ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.183     1.912    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y47        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y47        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N15_DEBOUNCE_ACUSE_ERR/counter1_22bits/counter_reg[20]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.894%)  route 0.165ns (50.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.640     1.587    COMP_N2_PowerOnRst/clock_IBUF_BUFG
    SLICE_X108Y48        FDPE                                         r  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.164     1.751 f  COMP_N2_PowerOnRst/sys_rst_i_reg[1]/Q
                         net (fo=91, routed)          0.165     1.916    COMP_N15_DEBOUNCE_ACUSE_ERR/counter1_22bits/counter_reg[0]_0[0]
    SLICE_X111Y48        FDCE                                         f  COMP_N15_DEBOUNCE_ACUSE_ERR/counter1_22bits/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N15_DEBOUNCE_ACUSE_ERR/counter1_22bits/clock_IBUF_BUFG
    SLICE_X111Y48        FDCE                                         r  COMP_N15_DEBOUNCE_ACUSE_ERR/counter1_22bits/counter_reg[20]/C
                         clock pessimism             -0.480     1.626    
    SLICE_X111Y48        FDCE (Remov_fdce_C_CLR)     -0.092     1.534    COMP_N15_DEBOUNCE_ACUSE_ERR/counter1_22bits/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.257%)  route 0.193ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.641     1.588    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/clock_IBUF_BUFG
    SLICE_X110Y48        FDPE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.729 f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/sys_rst_i_reg[1]/Q
                         net (fo=32, routed)          0.193     1.922    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/Q[0]
    SLICE_X112Y49        FDCE                                         f  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.912     2.106    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/clock_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y49        FDCE (Remov_fdce_C_CLR)     -0.067     1.537    COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/counter1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.385    





