
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1142 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source E:/Universidad/Telematica/4o/SOCS-FPGAS/lab3/pa.fromNetlist.tcl
# create_project -name lab3 -dir "E:/Universidad/Telematica/4o/SOCS-FPGAS/lab3/planAhead_run_2" -part xc7z020clg484-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Universidad/Telematica/4o/SOCS-FPGAS/lab3/lab3a.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Universidad/Telematica/4o/SOCS-FPGAS/lab3} }
# set_property target_constrs_file "lab0.ucf" [current_fileset -constrset]
Adding file 'E:/Universidad/Telematica/4o/SOCS-FPGAS/lab3/lab0.ucf' to fileset 'constrs_1'
# add_files [list {lab0.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7z020clg484-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab3a.ngc ...
WARNING:NetListWriters:298 - No output is written to lab3a.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab3a.edif ...
ngc2edif: Total memory usage is 4311624 kilobytes

Parsing EDIF File [./planAhead_run_2/lab3.data/cache/lab3a_ngc_zx.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Mar 18 12:42:12 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
