0.6
2018.2
Jun 14 2018
20:41:02
E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,1722574095,verilog,,,,full_adder_tb,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1722109938,verilog,,E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,,full_adder,,,,,,,,
