# 10.25. Special Registers: %pm0 … %pm7

## 10.25. [Special Registers: `%pm0` … `%pm7`](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-pm0-pm7)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-pm0-pm7 "Permalink to this headline")

`%pm0` … `%pm7`

Performance monitoring counters.

Syntax (predefined)

```
.sreg .u32 %pm<8>;
```

Copy to clipboard

Description

Special registers `%pm0` … `%pm7` are unsigned 32-bit read-only performance monitor counters. Their
behavior is currently undefined.

PTX ISA Notes

`%pm0` … `%pm3` introduced in PTX ISA version 1.3.

`%pm4` … `%pm7` introduced in PTX ISA version 3.0.

Target ISA Notes

`%pm0` … `%pm3` supported on all target architectures.

`%pm4` … `%pm7` require `sm_20` or higher.

Examples

```
mov.u32  r1,%pm0;
mov.u32  r1,%pm7;
```

Copy to clipboard