Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_level_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at dphy_tx_lanes_controller.sv(210): always construct contains both blocking and non-blocking assignments File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv Line: 210
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(70): object "STATE_SEND_LP_CMD" differs only in case from object "state_send_lp_cmd" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 70
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(71): object "STATE_SEND_VSS_VSA" differs only in case from object "state_send_vss_vsa" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 71
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(72): object "STATE_WAIT_H_BLANK_VSS_VSA" differs only in case from object "state_wait_h_blank_vss_vsa" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 72
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(73): object "STATE_SEND_HSS_VSA" differs only in case from object "state_send_hss_vsa" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 73
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(74): object "STATE_WAIT_H_BLANK_VSA" differs only in case from object "state_wait_h_blank_vsa" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 74
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(75): object "STATE_SEND_HSS_VBP" differs only in case from object "state_send_hss_vbp" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 75
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(76): object "STATE_WAIT_H_BLANK_VBP" differs only in case from object "state_wait_h_blank_vbp" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 76
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(77): object "STATE_SEND_HSS_ACT" differs only in case from object "state_send_hss_act" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 77
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(78): object "STATE_WAIT_H_BLANK_ACT_HBP" differs only in case from object "state_wait_h_blank_act_hbp" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 78
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(79): object "STATE_SEND_DATA_HEADER" differs only in case from object "state_send_data_header" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 79
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(80): object "STATE_SEND_DATA" differs only in case from object "state_send_data" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 80
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(81): object "STATE_SEND_DATA_CRC" differs only in case from object "state_send_data_crc" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 81
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(82): object "STATE_WAIT_H_BLANK_ACT_HFP" differs only in case from object "state_wait_h_blank_act_hfp" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 82
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(83): object "STATE_SEND_HSS_VFP" differs only in case from object "state_send_hss_vfp" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 83
Info (10281): Verilog HDL Declaration information at dsi_tx_packets_assembler.v(84): object "STATE_WAIT_H_BLANK_VFP" differs only in case from object "state_wait_h_blank_vfp" in the same scope File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 84
