Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Dec 14 04:00:18 2018
| Host         : Jonie4-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file synth_top_timing_summary_routed.rpt -rpx synth_top_timing_summary_routed.rpx
| Design       : synth_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clkdiv_i/mclk_count_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.717        0.000                      0                   85        0.254        0.000                      0                   85        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfb      {0.000 5.000}      10.000          100.000         
  mclk       {0.000 40.714}     81.429          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  mclk             76.717        0.000                      0                   85        0.254        0.000                      0                   85       40.214        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdiv_i/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack       76.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.717ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.369ns (29.799%)  route 3.225ns (70.201%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 87.239 - 81.429 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.618     6.155    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     6.611 f  i2stx/bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.992     7.603    i2stx/bit_cnt_reg_n_0_[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.727 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.436     9.164    i2stx/left[13]_i_2_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  i2stx/sdata_i_21/O
                         net (fo=1, routed)           0.000     9.288    i2stx/sdata_i_21_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I1_O)      0.245     9.533 r  i2stx/sdata_reg_i_11/O
                         net (fo=1, routed)           0.000     9.533    i2stx/sdata_reg_i_11_n_0
    SLICE_X4Y25          MUXF8 (Prop_muxf8_I0_O)      0.104     9.637 r  i2stx/sdata_reg_i_4/O
                         net (fo=1, routed)           0.797    10.433    i2stx/sdata_reg_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.316    10.749 r  i2stx/sdata_i_1/O
                         net (fo=1, routed)           0.000    10.749    i2stx/sdata_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  i2stx/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.505    87.239    i2stx/mclk_BUFG
    SLICE_X3Y27          FDRE                                         r  i2stx/sdata_reg/C
                         clock pessimism              0.312    87.551    
                         clock uncertainty           -0.116    87.435    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.031    87.466    i2stx/sdata_reg
  -------------------------------------------------------------------
                         required time                         87.466    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                 76.717    

Slack (MET) :             77.885ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.842ns (28.329%)  route 2.130ns (71.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 87.237 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.725     8.490    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.614 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.518     9.132    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.503    87.237    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[1]/C
                         clock pessimism              0.325    87.562    
                         clock uncertainty           -0.116    87.446    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    87.017    i2stx/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.017    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 77.885    

Slack (MET) :             77.885ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.842ns (28.329%)  route 2.130ns (71.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 87.237 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.725     8.490    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.614 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.518     9.132    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.503    87.237    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[2]/C
                         clock pessimism              0.325    87.562    
                         clock uncertainty           -0.116    87.446    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    87.017    i2stx/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.017    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 77.885    

Slack (MET) :             77.885ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.842ns (28.329%)  route 2.130ns (71.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 87.237 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.725     8.490    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.614 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.518     9.132    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.503    87.237    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/C
                         clock pessimism              0.325    87.562    
                         clock uncertainty           -0.116    87.446    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    87.017    i2stx/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.017    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 77.885    

Slack (MET) :             77.898ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.842ns (28.572%)  route 2.105ns (71.428%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 87.238 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.725     8.490    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.614 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.493     9.107    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  i2stx/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.504    87.238    i2stx/mclk_BUFG
    SLICE_X3Y26          FDRE                                         r  i2stx/bit_cnt_reg[0]/C
                         clock pessimism              0.312    87.550    
                         clock uncertainty           -0.116    87.434    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    87.005    i2stx/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.005    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 77.898    

Slack (MET) :             78.367ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.704ns (23.853%)  route 2.247ns (76.147%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 87.236 - 81.429 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.618     6.155    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     6.611 f  i2stx/bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.992     7.603    i2stx/bit_cnt_reg_n_0_[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.727 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.255     8.983    i2stx/left[13]_i_2_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.124     9.107 r  i2stx/left[3]_i_1/O
                         net (fo=1, routed)           0.000     9.107    i2stx/left[3]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  i2stx/left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.502    87.236    i2stx/mclk_BUFG
    SLICE_X4Y26          FDRE                                         r  i2stx/left_reg[3]/C
                         clock pessimism              0.325    87.561    
                         clock uncertainty           -0.116    87.445    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.029    87.474    i2stx/left_reg[3]
  -------------------------------------------------------------------
                         required time                         87.474    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 78.367    

Slack (MET) :             78.385ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.732ns (24.568%)  route 2.247ns (75.432%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 87.236 - 81.429 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.618     6.155    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     6.611 f  i2stx/bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.992     7.603    i2stx/bit_cnt_reg_n_0_[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.727 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.255     8.983    i2stx/left[13]_i_2_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.152     9.135 r  i2stx/right[3]_i_1/O
                         net (fo=1, routed)           0.000     9.135    i2stx/right[3]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  i2stx/right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.502    87.236    i2stx/mclk_BUFG
    SLICE_X4Y26          FDRE                                         r  i2stx/right_reg[3]/C
                         clock pessimism              0.325    87.561    
                         clock uncertainty           -0.116    87.445    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.075    87.520    i2stx/right_reg[3]
  -------------------------------------------------------------------
                         required time                         87.520    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 78.385    

Slack (MET) :             78.412ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.718ns (26.901%)  route 1.951ns (73.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 87.237 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          1.064     8.829    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.503    87.237    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[1]/C
                         clock pessimism              0.325    87.562    
                         clock uncertainty           -0.116    87.446    
    SLICE_X4Y27          FDRE (Setup_fdre_C_CE)      -0.205    87.241    i2stx/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.241    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 78.412    

Slack (MET) :             78.412ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.718ns (26.901%)  route 1.951ns (73.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 87.237 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          1.064     8.829    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.503    87.237    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[2]/C
                         clock pessimism              0.325    87.562    
                         clock uncertainty           -0.116    87.446    
    SLICE_X4Y27          FDRE (Setup_fdre_C_CE)      -0.205    87.241    i2stx/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.241    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 78.412    

Slack (MET) :             78.412ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.718ns (26.901%)  route 1.951ns (73.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 87.237 - 81.429 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.623     6.160    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     6.579 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           0.887     7.466    i2stx/mclk_count[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.299     7.765 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          1.064     8.829    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.503    87.237    i2stx/mclk_BUFG
    SLICE_X4Y27          FDRE                                         r  i2stx/bit_cnt_reg[3]/C
                         clock pessimism              0.325    87.562    
                         clock uncertainty           -0.116    87.446    
    SLICE_X4Y27          FDRE (Setup_fdre_C_CE)      -0.205    87.241    i2stx/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.241    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 78.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.813    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.954 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.178     2.132    i2stx/mclk_count[1]
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.042     2.174 r  i2stx/mclk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.174    i2stx/p_0_in[2]
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.854     2.359    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[2]/C
                         clock pessimism             -0.546     1.813    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.107     1.920    i2stx/mclk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.813    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.954 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.180     2.134    i2stx/mclk_count[1]
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.043     2.177 r  i2stx/mclk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.177    i2stx/p_0_in[4]
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.854     2.359    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[4]/C
                         clock pessimism             -0.546     1.813    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.107     1.920    i2stx/mclk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i2stx/left_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.811    i2stx/mclk_BUFG
    SLICE_X5Y28          FDRE                                         r  i2stx/left_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.952 r  i2stx/left_reg[12]/Q
                         net (fo=2, routed)           0.167     2.119    i2stx/left[12]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.045     2.164 r  i2stx/left[12]_i_1/O
                         net (fo=1, routed)           0.000     2.164    i2stx/left[12]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  i2stx/left_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.357    i2stx/mclk_BUFG
    SLICE_X5Y28          FDRE                                         r  i2stx/left_reg[12]/C
                         clock pessimism             -0.546     1.811    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.091     1.902    i2stx/left_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2stx/lrclk_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/lrclk_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.813    i2stx/mclk_BUFG
    SLICE_X3Y27          FDRE                                         r  i2stx/lrclk_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.954 r  i2stx/lrclk_delayed_reg/Q
                         net (fo=2, routed)           0.168     2.122    i2stx/lrclk_delayed
    SLICE_X3Y27          LUT5 (Prop_lut5_I2_O)        0.045     2.167 r  i2stx/lrclk_delayed_i_2/O
                         net (fo=2, routed)           0.000     2.167    i2stx/lrclk_delayed_i_2_n_0
    SLICE_X3Y27          FDRE                                         r  i2stx/lrclk_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.853     2.358    i2stx/mclk_BUFG
    SLICE_X3Y27          FDRE                                         r  i2stx/lrclk_delayed_reg/C
                         clock pessimism             -0.545     1.813    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091     1.904    i2stx/lrclk_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i2stx/left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.810    i2stx/mclk_BUFG
    SLICE_X2Y25          FDRE                                         r  i2stx/left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.974 r  i2stx/left_reg[0]/Q
                         net (fo=2, routed)           0.175     2.149    i2stx/left[0]
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     2.194 r  i2stx/left[0]_i_1/O
                         net (fo=1, routed)           0.000     2.194    i2stx/left[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  i2stx/left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.850     2.355    i2stx/mclk_BUFG
    SLICE_X2Y25          FDRE                                         r  i2stx/left_reg[0]/C
                         clock pessimism             -0.545     1.810    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120     1.930    i2stx/left_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i2stx/left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.811    i2stx/mclk_BUFG
    SLICE_X2Y26          FDRE                                         r  i2stx/left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.975 r  i2stx/left_reg[2]/Q
                         net (fo=2, routed)           0.175     2.150    i2stx/left[2]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.045     2.195 r  i2stx/left[2]_i_1/O
                         net (fo=1, routed)           0.000     2.195    i2stx/left[2]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  i2stx/left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.356    i2stx/mclk_BUFG
    SLICE_X2Y26          FDRE                                         r  i2stx/left_reg[2]/C
                         clock pessimism             -0.545     1.811    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     1.931    i2stx/left_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_i/mclk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            clkdiv_i/mclk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.792    clkdiv_i/mclk_BUFG
    SLICE_X36Y47         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  clkdiv_i/mclk_count_reg[6]/Q
                         net (fo=1, routed)           0.121     2.055    clkdiv_i/mclk_count_reg_n_0_[6]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.166 r  clkdiv_i/mclk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.166    clkdiv_i/mclk_count_reg[4]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.338    clkdiv_i/mclk_BUFG
    SLICE_X36Y47         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/C
                         clock pessimism             -0.546     1.792    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.897    clkdiv_i/mclk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.813    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.954 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.178     2.132    i2stx/mclk_count[1]
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.045     2.177 r  i2stx/mclk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.177    i2stx/p_0_in[1]
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.854     2.359    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[1]/C
                         clock pessimism             -0.546     1.813    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091     1.904    i2stx/mclk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.813    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.954 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.180     2.134    i2stx/mclk_count[1]
    SLICE_X5Y30          LUT5 (Prop_lut5_I3_O)        0.045     2.179 r  i2stx/mclk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.179    i2stx/p_0_in[3]
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.854     2.359    i2stx/mclk_BUFG
    SLICE_X5Y30          FDRE                                         r  i2stx/mclk_count_reg[3]/C
                         clock pessimism             -0.546     1.813    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092     1.905    i2stx/mclk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i2stx/right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.249ns (61.408%)  route 0.156ns (38.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.811    i2stx/mclk_BUFG
    SLICE_X2Y26          FDRE                                         r  i2stx/right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.148     1.959 r  i2stx/right_reg[2]/Q
                         net (fo=2, routed)           0.156     2.116    i2stx/right[2]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.101     2.217 r  i2stx/right[2]_i_1/O
                         net (fo=1, routed)           0.000     2.217    i2stx/right[2]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  i2stx/right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.356    i2stx/mclk_BUFG
    SLICE_X2Y26          FDRE                                         r  i2stx/right_reg[2]/C
                         clock pessimism             -0.545     1.811    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.131     1.942    i2stx/right_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.429
Sources:            { clkdiv_i/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.429      79.273     BUFGCTRL_X0Y1    mclk_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         81.429      79.955     OLOGIC_X0Y138    ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.429      80.180     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y47     clkdiv_i/mclk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y47     clkdiv_i/mclk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y47     clkdiv_i/mclk_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.429      131.931    MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X4Y27      i2stx/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X4Y27      i2stx/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X4Y27      i2stx/bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X5Y27      i2stx/left_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X5Y27      i2stx/left_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X5Y27      i2stx/right_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X5Y27      i2stx/right_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y46     clkdiv_i/mclk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y46     clkdiv_i/mclk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y46     clkdiv_i/mclk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y46     clkdiv_i/mclk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y47     clkdiv_i/mclk_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X3Y26      i2stx/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X4Y27      i2stx/bit_cnt_reg[1]/C



