// Seed: 2519895534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_9(
      .id_0(),
      .id_1(1),
      .id_2(),
      .id_3(id_2),
      .id_4(),
      .id_5(id_6),
      .id_6(1),
      .id_7(id_8),
      .id_8(1),
      .id_9(id_7),
      .id_10(),
      .id_11(id_3 - 1),
      .id_12(id_4)
  );
  assign #id_10 id_4 = 1;
  id_11(
      .id_0(), .id_1(), .id_2(id_8), .id_3(1), .id_4(id_1), .id_5(id_8), .id_6(1)
  );
  assign id_2 = {1, 1, 1, 1, 1'b0};
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input wor  id_2,
    input tri1 id_3
    , id_5
);
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5
  );
endmodule
