// Seed: 1411271025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd38
) (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri _id_5,
    input wor id_6,
    output tri0 id_7,
    output uwire id_8,
    output wand id_9,
    output tri1 id_10,
    output wire id_11,
    output wor id_12
);
  wire id_14;
  wire [-1 : id_5] id_15;
  always @(posedge id_14 or posedge id_1) force id_4 = "";
  module_0 modCall_1 (
      id_15,
      id_14,
      id_14,
      id_15,
      id_14,
      id_15,
      id_14
  );
  initial assume (1 == id_1);
endmodule
