$date
  Tue May 28 12:53:35 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " t1 $end
$var reg 1 # t2 $end
$var reg 1 $ t3 $end
$var reg 1 % q1 $end
$var reg 1 & q2 $end
$var reg 1 ' q3 $end
$var reg 1 ( q1b $end
$var reg 1 ) q2b $end
$var reg 1 * q3b $end
$scope module uut $end
$var reg 1 + clk $end
$var reg 1 , t1 $end
$var reg 1 - t2 $end
$var reg 1 . t3 $end
$var reg 1 / q1 $end
$var reg 1 0 q2 $end
$var reg 1 1 q3 $end
$var reg 1 2 q1b $end
$var reg 1 3 q2b $end
$var reg 1 4 q3b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
1$
U%
U&
U'
U(
U)
U*
0+
1,
1-
1.
U/
U0
U1
U2
U3
U4
#1000000
1!
1+
#2000000
0!
0+
#3000000
1!
1+
#4000000
0!
0+
#5000000
1!
1+
#6000000
0!
0+
#7000000
1!
1+
#8000000
0!
0+
#9000000
1!
1+
#10000000
0!
0+
#11000000
1!
1+
#12000000
0!
0+
#13000000
1!
1+
#14000000
0!
0+
#15000000
1!
1+
#16000000
0!
0+
#17000000
1!
1+
#18000000
0!
0+
#19000000
1!
1+
#20000000
0!
0+
#21000000
