// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        channel_out_dout,
        channel_out_empty_n,
        channel_out_read,
        noise_out_din,
        noise_out_full_n,
        noise_out_write,
        rngMT19937ICN_uniformRNG_x_k_p_0_V,
        rngMT19937ICN_uniformRNG_x_k_p_1_V,
        rngMT19937ICN_uniformRNG_x_k_p_m_V,
        rngMT19937ICN_uniformRNG_x_k_p_2_V,
        sext_ln1245,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] channel_out_dout;
input   channel_out_empty_n;
output   channel_out_read;
output  [15:0] noise_out_din;
input   noise_out_full_n;
output   noise_out_write;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_0_V;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_1_V;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_m_V;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V;
input  [15:0] sext_ln1245;
output  [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
output  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
input  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
output  [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
output  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
input  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;

reg ap_idle;
reg channel_out_read;
reg noise_out_write;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
reg[8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
reg[8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
reg    ap_block_state49_pp0_stage0_iter48;
reg    ap_block_state50_pp0_stage0_iter49;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln15_fu_650_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    channel_out_blk_n;
wire    ap_block_pp0_stage0;
reg    noise_out_blk_n;
wire  signed [23:0] sext_ln1245_cast_fu_618_p1;
reg  signed [23:0] sext_ln1245_cast_reg_1831;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln15_reg_1836;
wire   [0:0] trunc_ln229_fu_666_p1;
reg   [0:0] trunc_ln229_reg_1840;
reg   [8:0] r_12_reg_1844;
wire   [63:0] tmp_uniform_fu_1290_p3;
reg   [63:0] tmp_uniform_reg_1869;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter2_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter3_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter4_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter5_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter6_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter7_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter8_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter9_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter10_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter11_reg;
reg   [63:0] tmp_uniform_reg_1869_pp0_iter12_reg;
wire   [0:0] tmp_s_fu_598_p2;
reg   [0:0] tmp_s_reg_1879;
wire   [63:0] grp_fu_489_p2;
reg   [63:0] tmp_6_reg_1884;
wire   [0:0] or_ln443_fu_1348_p2;
reg   [0:0] or_ln443_reg_1889;
reg   [0:0] or_ln443_reg_1889_pp0_iter4_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter5_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter6_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter7_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter8_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter9_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter10_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter11_reg;
reg   [0:0] or_ln443_reg_1889_pp0_iter12_reg;
wire   [0:0] and_ln443_fu_1354_p2;
reg   [0:0] and_ln443_reg_1894;
reg   [0:0] and_ln443_reg_1894_pp0_iter4_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter5_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter6_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter7_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter8_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter9_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter10_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter11_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter12_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter13_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter14_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter15_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter16_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter17_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter18_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter19_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter20_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter21_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter22_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter23_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter24_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter25_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter26_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter27_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter28_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter29_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter30_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter31_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter32_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter33_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter34_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter35_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter36_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter37_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter38_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter39_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter40_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter41_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter42_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter43_reg;
reg   [0:0] and_ln443_reg_1894_pp0_iter44_reg;
wire   [63:0] grp_fu_613_p2;
reg   [63:0] t1_reg_1905;
wire   [63:0] grp_fu_541_p2;
reg   [63:0] t2_reg_1910;
wire   [0:0] or_ln443_4_fu_1385_p2;
reg   [0:0] or_ln443_4_reg_1920;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter14_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter15_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter16_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter17_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter18_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter19_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter20_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter21_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter22_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter23_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter24_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter25_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter26_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter27_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter28_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter29_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter30_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter31_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter32_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter33_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter34_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter35_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter36_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter37_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter38_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter39_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter40_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter41_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter42_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter43_reg;
reg   [0:0] or_ln443_4_reg_1920_pp0_iter44_reg;
wire   [63:0] grp_fu_494_p2;
reg   [63:0] z_reg_1939;
reg   [63:0] z_reg_1939_pp0_iter15_reg;
wire   [63:0] z_9_fu_1390_p3;
reg   [63:0] z_9_reg_1946;
reg   [63:0] z_9_reg_1946_pp0_iter17_reg;
reg   [63:0] z_9_reg_1946_pp0_iter18_reg;
reg   [63:0] z_9_reg_1946_pp0_iter19_reg;
reg   [63:0] z_9_reg_1946_pp0_iter20_reg;
reg   [63:0] z_9_reg_1946_pp0_iter21_reg;
reg   [63:0] z_9_reg_1946_pp0_iter22_reg;
reg   [63:0] z_9_reg_1946_pp0_iter23_reg;
reg   [63:0] z_9_reg_1946_pp0_iter24_reg;
reg   [63:0] z_9_reg_1946_pp0_iter25_reg;
reg   [63:0] z_9_reg_1946_pp0_iter26_reg;
reg   [63:0] z_9_reg_1946_pp0_iter27_reg;
reg   [63:0] z_9_reg_1946_pp0_iter28_reg;
reg   [63:0] z_9_reg_1946_pp0_iter29_reg;
reg   [63:0] z_9_reg_1946_pp0_iter30_reg;
reg   [63:0] z_9_reg_1946_pp0_iter31_reg;
reg   [63:0] z_9_reg_1946_pp0_iter32_reg;
reg   [63:0] z_9_reg_1946_pp0_iter33_reg;
reg   [63:0] z_9_reg_1946_pp0_iter34_reg;
reg   [63:0] z_9_reg_1946_pp0_iter35_reg;
reg   [63:0] z_9_reg_1946_pp0_iter36_reg;
wire   [63:0] r_16_fu_1396_p3;
reg   [63:0] r_16_reg_1951;
reg   [63:0] r_16_reg_1951_pp0_iter17_reg;
reg   [63:0] r_16_reg_1951_pp0_iter18_reg;
reg   [63:0] r_16_reg_1951_pp0_iter19_reg;
reg   [63:0] r_16_reg_1951_pp0_iter20_reg;
reg   [63:0] r_16_reg_1951_pp0_iter21_reg;
reg   [63:0] r_16_reg_1951_pp0_iter22_reg;
reg   [63:0] r_16_reg_1951_pp0_iter23_reg;
reg   [63:0] r_16_reg_1951_pp0_iter24_reg;
reg   [63:0] r_16_reg_1951_pp0_iter25_reg;
reg   [63:0] r_16_reg_1951_pp0_iter26_reg;
reg   [63:0] r_16_reg_1951_pp0_iter27_reg;
reg   [63:0] r_16_reg_1951_pp0_iter28_reg;
reg   [63:0] r_16_reg_1951_pp0_iter29_reg;
reg   [63:0] r_16_reg_1951_pp0_iter30_reg;
reg   [63:0] r_16_reg_1951_pp0_iter31_reg;
reg   [63:0] r_16_reg_1951_pp0_iter32_reg;
reg   [63:0] r_16_reg_1951_pp0_iter33_reg;
reg   [63:0] r_16_reg_1951_pp0_iter34_reg;
wire   [63:0] grp_fu_550_p2;
reg   [63:0] t4_reg_1970;
wire   [63:0] grp_fu_499_p2;
reg   [63:0] t5_reg_1985;
wire   [63:0] grp_fu_554_p2;
reg   [63:0] t13_reg_1990;
wire   [63:0] grp_fu_558_p2;
reg   [63:0] t6_reg_2000;
wire   [63:0] grp_fu_503_p2;
reg   [63:0] t14_reg_2005;
wire   [63:0] grp_fu_507_p2;
reg   [63:0] t7_reg_2015;
wire   [63:0] grp_fu_562_p2;
reg   [63:0] t15_reg_2020;
wire   [63:0] grp_fu_566_p2;
reg   [63:0] t8_reg_2030;
wire   [63:0] grp_fu_511_p2;
reg   [63:0] t16_reg_2035;
wire   [63:0] grp_fu_515_p2;
reg   [63:0] t9_reg_2045;
wire   [63:0] grp_fu_570_p2;
reg   [63:0] t17_reg_2050;
wire   [63:0] grp_fu_574_p2;
reg   [63:0] t10_reg_2060;
wire   [63:0] grp_fu_519_p2;
reg   [63:0] f2_reg_2065;
reg   [63:0] f2_reg_2065_pp0_iter31_reg;
reg   [63:0] f2_reg_2065_pp0_iter32_reg;
reg   [63:0] f2_reg_2065_pp0_iter33_reg;
wire   [63:0] grp_fu_523_p2;
reg   [63:0] t11_reg_2076;
wire   [63:0] grp_fu_578_p2;
reg   [63:0] t18_reg_2081;
wire   [63:0] grp_fu_582_p2;
reg   [63:0] t12_reg_2086;
wire   [63:0] f2_9_fu_1475_p3;
reg   [63:0] f2_9_reg_2091;
wire   [63:0] grp_fu_532_p2;
reg   [63:0] f1_1_reg_2101;
reg   [63:0] f1_1_reg_2101_pp0_iter37_reg;
wire   [63:0] grp_fu_586_p2;
reg   [63:0] t19_reg_2107;
wire   [63:0] f1_4_fu_1489_p3;
reg   [63:0] f1_4_reg_2112;
wire   [63:0] grp_fu_536_p2;
reg   [63:0] f2_10_reg_2117;
wire   [63:0] result_fu_1516_p3;
reg   [63:0] result_reg_2122;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [31:0] ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4;
wire   [31:0] ap_phi_reg_pp0_iter1_p_0_0_0976_i_reg_467;
reg   [31:0] ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4;
wire   [31:0] ap_phi_reg_pp0_iter1_p_0_0_0964_i_reg_478;
wire   [63:0] zext_ln587_fu_718_p1;
wire   [63:0] zext_ln587_6_fu_724_p1;
wire   [63:0] zext_ln587_7_fu_800_p1;
reg   [31:0] p_0_0_09758_i_fu_338;
wire    ap_loop_init;
reg   [31:0] lhs_V_fu_342;
reg   [31:0] p_Val2_s_fu_346;
reg   [7:0] j_fu_350;
wire   [7:0] j_5_fu_656_p2;
reg   [7:0] ap_sig_allocacmp_j_4;
reg   [31:0] p_Val2_150_fu_354;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] pre_result_V_10_fu_792_p2;
wire   [63:0] grp_fu_489_p1;
wire   [63:0] grp_fu_499_p1;
wire   [63:0] grp_fu_503_p1;
wire   [63:0] grp_fu_507_p1;
wire   [63:0] grp_fu_511_p1;
wire   [63:0] grp_fu_515_p1;
wire   [63:0] grp_fu_519_p1;
wire   [63:0] grp_fu_523_p1;
wire   [63:0] grp_fu_532_p1;
wire   [63:0] grp_fu_550_p0;
wire   [63:0] grp_fu_554_p0;
wire   [63:0] grp_fu_608_p1;
wire   [63:0] grp_fu_613_p1;
wire   [9:0] p_cast_i_fu_662_p1;
wire   [7:0] addr_head_p_3_V_fu_670_p2;
wire   [9:0] addr_head_p_m_p_1_V_fu_676_p2;
wire   [9:0] addr_head_p_n_V_fu_682_p2;
wire   [6:0] r_s_fu_688_p4;
wire   [8:0] r_11_fu_698_p4;
wire   [0:0] tmp_439_fu_744_p3;
wire   [29:0] tmp_136_fu_756_p4;
wire   [30:0] tmp_V_fu_766_p3;
wire   [0:0] p_Result_283_fu_752_p1;
wire   [31:0] select_ln724_fu_778_p3;
wire   [31:0] xor_ln1544_fu_786_p2;
wire   [31:0] zext_ln1043_fu_774_p1;
wire   [20:0] r_fu_808_p4;
wire   [31:0] zext_ln1691_fu_818_p1;
wire   [31:0] pre_result_V_11_fu_822_p2;
wire   [0:0] tmp_440_fu_828_p3;
wire   [2:0] tmp_137_fu_836_p4;
wire   [0:0] tmp_441_fu_846_p3;
wire   [0:0] tmp_442_fu_854_p3;
wire   [1:0] tmp_138_fu_862_p4;
wire   [0:0] tmp_443_fu_872_p3;
wire   [0:0] tmp_444_fu_880_p3;
wire   [1:0] tmp_139_fu_888_p4;
wire   [0:0] trunc_ln1542_fu_898_p1;
wire   [31:0] ret_fu_902_p19;
wire   [31:0] pre_result_V_12_fu_942_p2;
wire   [2:0] tmp_140_fu_948_p4;
wire   [5:0] tmp_141_fu_958_p4;
wire   [1:0] tmp_142_fu_968_p4;
wire   [31:0] ret_13_fu_978_p7;
wire   [31:0] pre_result_V_13_fu_994_p2;
wire   [13:0] r_13_fu_1000_p4;
wire   [31:0] zext_ln1691_4_fu_1010_p1;
wire   [31:0] pre_result_V_fu_1014_p2;
reg   [31:0] p_Result_278_fu_1026_p4;
reg   [31:0] l_fu_1036_p3;
wire   [31:0] sub_ln947_fu_1048_p2;
wire   [31:0] lsb_index_fu_1054_p2;
wire   [30:0] tmp_445_fu_1060_p4;
wire   [5:0] trunc_ln950_fu_1080_p1;
wire   [5:0] sub_ln950_fu_1084_p2;
wire   [31:0] zext_ln950_fu_1090_p1;
wire   [31:0] lshr_ln950_fu_1094_p2;
wire   [31:0] shl_ln952_fu_1100_p2;
wire   [31:0] or_ln952_5_fu_1106_p2;
wire   [31:0] and_ln952_fu_1112_p2;
wire   [0:0] tmp_446_fu_1124_p3;
wire   [0:0] p_Result_279_fu_1138_p3;
wire   [0:0] xor_ln952_fu_1132_p2;
wire   [31:0] sub_ln962_fu_1158_p2;
wire   [63:0] zext_ln960_fu_1076_p1;
wire   [63:0] zext_ln962_fu_1164_p1;
wire   [0:0] icmp_ln949_fu_1070_p2;
wire   [0:0] icmp_ln952_fu_1118_p2;
wire   [31:0] add_ln961_fu_1182_p2;
wire   [63:0] zext_ln961_fu_1188_p1;
wire   [0:0] icmp_ln961_fu_1146_p2;
wire   [0:0] select_ln949_fu_1174_p3;
wire   [0:0] and_ln952_8_fu_1152_p2;
wire   [63:0] lshr_ln961_fu_1192_p2;
wire   [63:0] shl_ln962_fu_1168_p2;
wire   [0:0] select_ln961_fu_1198_p3;
wire   [63:0] m_34_fu_1206_p3;
wire   [63:0] zext_ln964_fu_1214_p1;
wire   [63:0] m_35_fu_1218_p2;
wire   [62:0] m_fu_1224_p4;
wire   [10:0] trunc_ln946_fu_1044_p1;
wire   [10:0] sub_ln969_fu_1246_p2;
wire   [0:0] p_Result_s_fu_1238_p3;
wire   [10:0] add_ln968_fu_1252_p2;
wire   [10:0] select_ln968_fu_1258_p3;
wire   [63:0] zext_ln965_fu_1234_p1;
wire   [11:0] tmp_i_fu_1266_p3;
wire   [63:0] p_Result_280_fu_1274_p5;
wire   [0:0] icmp_ln938_fu_1020_p2;
wire   [63:0] bitcast_ln746_fu_1286_p1;
wire   [63:0] bitcast_ln443_fu_1319_p1;
wire   [10:0] tmp_fu_1322_p4;
wire   [51:0] trunc_ln443_fu_1332_p1;
wire   [0:0] icmp_ln443_4_fu_1342_p2;
wire   [0:0] icmp_ln443_fu_1336_p2;
wire   [63:0] bitcast_ln456_fu_1366_p1;
wire   [63:0] xor_ln456_fu_1369_p2;
wire   [0:0] tmp_5_fu_603_p2;
wire   [0:0] and_ln443_4_fu_1380_p2;
wire   [63:0] grp_fu_608_p2;
wire   [63:0] grp_fu_546_p2;
wire   [63:0] grp_fu_527_p2;
wire   [63:0] grp_fu_590_p2;
wire   [63:0] grp_fu_594_p2;
wire   [63:0] bitcast_ln541_fu_1495_p1;
wire   [63:0] xor_ln541_fu_1499_p2;
wire   [63:0] bitcast_ln541_4_fu_1505_p1;
wire   [63:0] select_ln540_fu_1509_p3;
wire   [63:0] ireg_fu_1523_p1;
wire   [10:0] exp_tmp_fu_1538_p4;
wire   [51:0] trunc_ln574_fu_1552_p1;
wire   [52:0] p_Result_282_fu_1556_p3;
wire   [53:0] zext_ln578_fu_1564_p1;
wire   [0:0] p_Result_281_fu_1530_p3;
wire   [53:0] man_V_496_fu_1568_p2;
wire   [62:0] trunc_ln564_fu_1526_p1;
wire   [11:0] zext_ln501_fu_1548_p1;
wire   [11:0] F2_fu_1588_p2;
wire   [0:0] icmp_ln590_fu_1594_p2;
wire   [11:0] add_ln590_fu_1600_p2;
wire   [11:0] sub_ln590_fu_1606_p2;
wire  signed [11:0] sh_amt_fu_1612_p3;
wire   [53:0] man_V_497_fu_1574_p3;
wire  signed [31:0] sext_ln590_fu_1620_p1;
wire   [53:0] zext_ln595_fu_1640_p1;
wire   [53:0] ashr_ln595_fu_1644_p2;
wire   [0:0] tmp_450_fu_1654_p3;
wire   [0:0] icmp_ln594_fu_1634_p2;
wire   [15:0] trunc_ln595_fu_1650_p1;
wire   [15:0] select_ln597_fu_1662_p3;
wire   [7:0] tmp_451_fu_1678_p4;
wire   [15:0] trunc_ln592_fu_1630_p1;
wire   [15:0] sext_ln590cast_fu_1694_p1;
wire   [0:0] icmp_ln612_fu_1688_p2;
wire   [15:0] shl_ln613_fu_1698_p2;
wire   [0:0] icmp_ln580_fu_1582_p2;
wire   [0:0] icmp_ln591_fu_1624_p2;
wire   [0:0] xor_ln580_fu_1712_p2;
wire   [0:0] and_ln591_fu_1718_p2;
wire   [15:0] select_ln612_fu_1704_p3;
wire   [0:0] or_ln591_fu_1732_p2;
wire   [0:0] xor_ln591_fu_1738_p2;
wire   [0:0] and_ln590_fu_1744_p2;
wire   [15:0] select_ln594_fu_1670_p3;
wire   [15:0] select_ln591_fu_1724_p3;
wire   [15:0] select_ln590_fu_1750_p3;
wire  signed [15:0] TEMP_V_fu_1758_p3;
wire  signed [23:0] p_0_fu_1778_p1;
wire   [23:0] grp_fu_1788_p3;
wire  signed [15:0] grp_fu_1788_p1;
wire   [23:0] grp_fu_1788_p2;
reg    grp_fu_489_ce;
reg    grp_fu_494_ce;
reg    grp_fu_499_ce;
reg    grp_fu_503_ce;
reg    grp_fu_507_ce;
reg    grp_fu_511_ce;
reg    grp_fu_515_ce;
reg    grp_fu_519_ce;
reg    grp_fu_523_ce;
reg    grp_fu_527_ce;
reg    grp_fu_532_ce;
reg    grp_fu_536_ce;
reg    grp_fu_541_ce;
reg    grp_fu_546_ce;
reg    grp_fu_550_ce;
reg    grp_fu_554_ce;
reg    grp_fu_558_ce;
reg    grp_fu_562_ce;
reg    grp_fu_566_ce;
reg    grp_fu_570_ce;
reg    grp_fu_574_ce;
reg    grp_fu_578_ce;
reg    grp_fu_582_ce;
reg    grp_fu_586_ce;
reg    grp_fu_590_ce;
reg    grp_fu_594_ce;
reg    ap_block_pp0_stage0_00001;
reg    grp_fu_608_ce;
reg    grp_fu_613_ce;
reg    grp_fu_1788_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op88_load_state1;
reg    ap_enable_operation_88;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op111_load_state2;
reg    ap_enable_operation_111;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op119_store_state2;
reg    ap_enable_operation_119;
reg    ap_predicate_op90_load_state1;
reg    ap_enable_operation_90;
reg    ap_predicate_op112_load_state2;
reg    ap_enable_operation_112;
reg    ap_predicate_op114_store_state2;
reg    ap_enable_operation_114;
reg    ap_predicate_op92_load_state1;
reg    ap_enable_operation_92;
reg    ap_predicate_op116_load_state2;
reg    ap_enable_operation_116;
reg    ap_predicate_op94_load_state1;
reg    ap_enable_operation_94;
reg    ap_predicate_op117_load_state2;
reg    ap_enable_operation_117;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1960;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_dsub_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_2_no_dsp_1_U951(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(grp_fu_489_p1),
    .ce(grp_fu_489_ce),
    .dout(grp_fu_489_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U952(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_uniform_reg_1869_pp0_iter12_reg),
    .din1(64'd13826050856027422720),
    .ce(grp_fu_494_ce),
    .dout(grp_fu_494_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U953(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t4_reg_1970),
    .din1(grp_fu_499_p1),
    .ce(grp_fu_499_ce),
    .dout(grp_fu_499_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U954(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t13_reg_1990),
    .din1(grp_fu_503_p1),
    .ce(grp_fu_503_ce),
    .dout(grp_fu_503_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U955(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t6_reg_2000),
    .din1(grp_fu_507_p1),
    .ce(grp_fu_507_ce),
    .dout(grp_fu_507_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U956(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t15_reg_2020),
    .din1(grp_fu_511_p1),
    .ce(grp_fu_511_ce),
    .dout(grp_fu_511_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U957(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t8_reg_2030),
    .din1(grp_fu_515_p1),
    .ce(grp_fu_515_ce),
    .dout(grp_fu_515_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U958(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t17_reg_2050),
    .din1(grp_fu_519_p1),
    .ce(grp_fu_519_ce),
    .dout(grp_fu_519_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U959(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t10_reg_2060),
    .din1(grp_fu_523_p1),
    .ce(grp_fu_523_ce),
    .dout(grp_fu_523_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U960(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t18_reg_2081),
    .din1(64'd13847038013971134502),
    .ce(grp_fu_527_ce),
    .dout(grp_fu_527_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U961(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t12_reg_2086),
    .din1(grp_fu_532_p1),
    .ce(grp_fu_532_ce),
    .dout(grp_fu_532_p2)
);

TOP_dadd_64ns_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_no_dsp_1_U962(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t19_reg_2107),
    .din1(64'd4607182418800017408),
    .ce(grp_fu_536_ce),
    .dout(grp_fu_536_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U963(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_reg_1905),
    .din1(64'd4611686018427387904),
    .ce(grp_fu_541_ce),
    .dout(grp_fu_541_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U964(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(z_reg_1939),
    .din1(z_reg_1939),
    .ce(grp_fu_546_ce),
    .dout(grp_fu_546_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U965(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_550_p0),
    .din1(r_16_reg_1951),
    .ce(grp_fu_550_ce),
    .dout(grp_fu_550_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U966(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_554_p0),
    .din1(r_16_reg_1951_pp0_iter18_reg),
    .ce(grp_fu_554_ce),
    .dout(grp_fu_554_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U967(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t5_reg_1985),
    .din1(r_16_reg_1951_pp0_iter20_reg),
    .ce(grp_fu_558_ce),
    .dout(grp_fu_558_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U968(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t14_reg_2005),
    .din1(r_16_reg_1951_pp0_iter22_reg),
    .ce(grp_fu_562_ce),
    .dout(grp_fu_562_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U969(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t7_reg_2015),
    .din1(r_16_reg_1951_pp0_iter24_reg),
    .ce(grp_fu_566_ce),
    .dout(grp_fu_566_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U970(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t16_reg_2035),
    .din1(r_16_reg_1951_pp0_iter26_reg),
    .ce(grp_fu_570_ce),
    .dout(grp_fu_570_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U971(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t9_reg_2045),
    .din1(r_16_reg_1951_pp0_iter28_reg),
    .ce(grp_fu_574_ce),
    .dout(grp_fu_574_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U972(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(f2_reg_2065),
    .din1(r_16_reg_1951_pp0_iter30_reg),
    .ce(grp_fu_578_ce),
    .dout(grp_fu_578_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U973(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t11_reg_2076),
    .din1(r_16_reg_1951_pp0_iter32_reg),
    .ce(grp_fu_582_ce),
    .dout(grp_fu_582_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U974(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(f2_9_reg_2091),
    .din1(r_16_reg_1951_pp0_iter34_reg),
    .ce(grp_fu_586_ce),
    .dout(grp_fu_586_p2)
);

TOP_dmul_64ns_64ns_64_2_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_2_med_dsp_1_U975(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(f1_1_reg_2101),
    .din1(z_9_reg_1946_pp0_iter36_reg),
    .ce(grp_fu_590_ce),
    .dout(grp_fu_590_p2)
);

TOP_ddiv_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_7_no_dsp_1_U976(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(f1_4_reg_2112),
    .din1(f2_10_reg_2117),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

TOP_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U977(
    .din0(tmp_uniform_reg_1869),
    .din1(64'd4582646808030102946),
    .opcode(5'd4),
    .dout(tmp_s_fu_598_p2)
);

TOP_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U978(
    .din0(tmp_uniform_reg_1869_pp0_iter12_reg),
    .din1(64'd4606963994218089939),
    .opcode(5'd2),
    .dout(tmp_5_fu_603_p2)
);

TOP_dsqrt_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_7_no_dsp_1_U979(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(grp_fu_608_p1),
    .ce(grp_fu_608_ce),
    .dout(grp_fu_608_p2)
);

TOP_dlog_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dlog_64ns_64ns_64_5_med_dsp_1_U980(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(grp_fu_613_p1),
    .ce(grp_fu_613_ce),
    .dout(grp_fu_613_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U981(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(TEMP_V_fu_1758_p3),
    .din1(grp_fu_1788_p1),
    .din2(grp_fu_1788_p2),
    .ce(grp_fu_1788_ce),
    .dout(grp_fu_1788_p3)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter48_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln15_fu_650_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            j_fu_350 <= j_5_fu_656_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_350 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            lhs_V_fu_342 <= rngMT19937ICN_uniformRNG_x_k_p_m_V;
        end else if (((icmp_ln15_reg_1836 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            lhs_V_fu_342 <= ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_0_09758_i_fu_338 <= rngMT19937ICN_uniformRNG_x_k_p_2_V;
        end else if (((icmp_ln15_reg_1836 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_0_09758_i_fu_338 <= ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_150_fu_354 <= rngMT19937ICN_uniformRNG_x_k_p_1_V;
        end else if (((icmp_ln15_reg_1836 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_150_fu_354 <= p_0_0_09758_i_fu_338;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_s_fu_346 <= rngMT19937ICN_uniformRNG_x_k_p_0_V;
        end else if (((icmp_ln15_reg_1836 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_s_fu_346 <= p_Val2_150_fu_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln443_reg_1894 <= and_ln443_fu_1354_p2;
        and_ln443_reg_1894_pp0_iter10_reg <= and_ln443_reg_1894_pp0_iter9_reg;
        and_ln443_reg_1894_pp0_iter11_reg <= and_ln443_reg_1894_pp0_iter10_reg;
        and_ln443_reg_1894_pp0_iter12_reg <= and_ln443_reg_1894_pp0_iter11_reg;
        and_ln443_reg_1894_pp0_iter13_reg <= and_ln443_reg_1894_pp0_iter12_reg;
        and_ln443_reg_1894_pp0_iter14_reg <= and_ln443_reg_1894_pp0_iter13_reg;
        and_ln443_reg_1894_pp0_iter15_reg <= and_ln443_reg_1894_pp0_iter14_reg;
        and_ln443_reg_1894_pp0_iter16_reg <= and_ln443_reg_1894_pp0_iter15_reg;
        and_ln443_reg_1894_pp0_iter17_reg <= and_ln443_reg_1894_pp0_iter16_reg;
        and_ln443_reg_1894_pp0_iter18_reg <= and_ln443_reg_1894_pp0_iter17_reg;
        and_ln443_reg_1894_pp0_iter19_reg <= and_ln443_reg_1894_pp0_iter18_reg;
        and_ln443_reg_1894_pp0_iter20_reg <= and_ln443_reg_1894_pp0_iter19_reg;
        and_ln443_reg_1894_pp0_iter21_reg <= and_ln443_reg_1894_pp0_iter20_reg;
        and_ln443_reg_1894_pp0_iter22_reg <= and_ln443_reg_1894_pp0_iter21_reg;
        and_ln443_reg_1894_pp0_iter23_reg <= and_ln443_reg_1894_pp0_iter22_reg;
        and_ln443_reg_1894_pp0_iter24_reg <= and_ln443_reg_1894_pp0_iter23_reg;
        and_ln443_reg_1894_pp0_iter25_reg <= and_ln443_reg_1894_pp0_iter24_reg;
        and_ln443_reg_1894_pp0_iter26_reg <= and_ln443_reg_1894_pp0_iter25_reg;
        and_ln443_reg_1894_pp0_iter27_reg <= and_ln443_reg_1894_pp0_iter26_reg;
        and_ln443_reg_1894_pp0_iter28_reg <= and_ln443_reg_1894_pp0_iter27_reg;
        and_ln443_reg_1894_pp0_iter29_reg <= and_ln443_reg_1894_pp0_iter28_reg;
        and_ln443_reg_1894_pp0_iter30_reg <= and_ln443_reg_1894_pp0_iter29_reg;
        and_ln443_reg_1894_pp0_iter31_reg <= and_ln443_reg_1894_pp0_iter30_reg;
        and_ln443_reg_1894_pp0_iter32_reg <= and_ln443_reg_1894_pp0_iter31_reg;
        and_ln443_reg_1894_pp0_iter33_reg <= and_ln443_reg_1894_pp0_iter32_reg;
        and_ln443_reg_1894_pp0_iter34_reg <= and_ln443_reg_1894_pp0_iter33_reg;
        and_ln443_reg_1894_pp0_iter35_reg <= and_ln443_reg_1894_pp0_iter34_reg;
        and_ln443_reg_1894_pp0_iter36_reg <= and_ln443_reg_1894_pp0_iter35_reg;
        and_ln443_reg_1894_pp0_iter37_reg <= and_ln443_reg_1894_pp0_iter36_reg;
        and_ln443_reg_1894_pp0_iter38_reg <= and_ln443_reg_1894_pp0_iter37_reg;
        and_ln443_reg_1894_pp0_iter39_reg <= and_ln443_reg_1894_pp0_iter38_reg;
        and_ln443_reg_1894_pp0_iter40_reg <= and_ln443_reg_1894_pp0_iter39_reg;
        and_ln443_reg_1894_pp0_iter41_reg <= and_ln443_reg_1894_pp0_iter40_reg;
        and_ln443_reg_1894_pp0_iter42_reg <= and_ln443_reg_1894_pp0_iter41_reg;
        and_ln443_reg_1894_pp0_iter43_reg <= and_ln443_reg_1894_pp0_iter42_reg;
        and_ln443_reg_1894_pp0_iter44_reg <= and_ln443_reg_1894_pp0_iter43_reg;
        and_ln443_reg_1894_pp0_iter4_reg <= and_ln443_reg_1894;
        and_ln443_reg_1894_pp0_iter5_reg <= and_ln443_reg_1894_pp0_iter4_reg;
        and_ln443_reg_1894_pp0_iter6_reg <= and_ln443_reg_1894_pp0_iter5_reg;
        and_ln443_reg_1894_pp0_iter7_reg <= and_ln443_reg_1894_pp0_iter6_reg;
        and_ln443_reg_1894_pp0_iter8_reg <= and_ln443_reg_1894_pp0_iter7_reg;
        and_ln443_reg_1894_pp0_iter9_reg <= and_ln443_reg_1894_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        f1_1_reg_2101 <= grp_fu_532_p2;
        f1_1_reg_2101_pp0_iter37_reg <= f1_1_reg_2101;
        f1_4_reg_2112 <= f1_4_fu_1489_p3;
        f2_10_reg_2117 <= grp_fu_536_p2;
        f2_9_reg_2091 <= f2_9_fu_1475_p3;
        f2_reg_2065 <= grp_fu_519_p2;
        f2_reg_2065_pp0_iter31_reg <= f2_reg_2065;
        f2_reg_2065_pp0_iter32_reg <= f2_reg_2065_pp0_iter31_reg;
        f2_reg_2065_pp0_iter33_reg <= f2_reg_2065_pp0_iter32_reg;
        or_ln443_4_reg_1920 <= or_ln443_4_fu_1385_p2;
        or_ln443_4_reg_1920_pp0_iter14_reg <= or_ln443_4_reg_1920;
        or_ln443_4_reg_1920_pp0_iter15_reg <= or_ln443_4_reg_1920_pp0_iter14_reg;
        or_ln443_4_reg_1920_pp0_iter16_reg <= or_ln443_4_reg_1920_pp0_iter15_reg;
        or_ln443_4_reg_1920_pp0_iter17_reg <= or_ln443_4_reg_1920_pp0_iter16_reg;
        or_ln443_4_reg_1920_pp0_iter18_reg <= or_ln443_4_reg_1920_pp0_iter17_reg;
        or_ln443_4_reg_1920_pp0_iter19_reg <= or_ln443_4_reg_1920_pp0_iter18_reg;
        or_ln443_4_reg_1920_pp0_iter20_reg <= or_ln443_4_reg_1920_pp0_iter19_reg;
        or_ln443_4_reg_1920_pp0_iter21_reg <= or_ln443_4_reg_1920_pp0_iter20_reg;
        or_ln443_4_reg_1920_pp0_iter22_reg <= or_ln443_4_reg_1920_pp0_iter21_reg;
        or_ln443_4_reg_1920_pp0_iter23_reg <= or_ln443_4_reg_1920_pp0_iter22_reg;
        or_ln443_4_reg_1920_pp0_iter24_reg <= or_ln443_4_reg_1920_pp0_iter23_reg;
        or_ln443_4_reg_1920_pp0_iter25_reg <= or_ln443_4_reg_1920_pp0_iter24_reg;
        or_ln443_4_reg_1920_pp0_iter26_reg <= or_ln443_4_reg_1920_pp0_iter25_reg;
        or_ln443_4_reg_1920_pp0_iter27_reg <= or_ln443_4_reg_1920_pp0_iter26_reg;
        or_ln443_4_reg_1920_pp0_iter28_reg <= or_ln443_4_reg_1920_pp0_iter27_reg;
        or_ln443_4_reg_1920_pp0_iter29_reg <= or_ln443_4_reg_1920_pp0_iter28_reg;
        or_ln443_4_reg_1920_pp0_iter30_reg <= or_ln443_4_reg_1920_pp0_iter29_reg;
        or_ln443_4_reg_1920_pp0_iter31_reg <= or_ln443_4_reg_1920_pp0_iter30_reg;
        or_ln443_4_reg_1920_pp0_iter32_reg <= or_ln443_4_reg_1920_pp0_iter31_reg;
        or_ln443_4_reg_1920_pp0_iter33_reg <= or_ln443_4_reg_1920_pp0_iter32_reg;
        or_ln443_4_reg_1920_pp0_iter34_reg <= or_ln443_4_reg_1920_pp0_iter33_reg;
        or_ln443_4_reg_1920_pp0_iter35_reg <= or_ln443_4_reg_1920_pp0_iter34_reg;
        or_ln443_4_reg_1920_pp0_iter36_reg <= or_ln443_4_reg_1920_pp0_iter35_reg;
        or_ln443_4_reg_1920_pp0_iter37_reg <= or_ln443_4_reg_1920_pp0_iter36_reg;
        or_ln443_4_reg_1920_pp0_iter38_reg <= or_ln443_4_reg_1920_pp0_iter37_reg;
        or_ln443_4_reg_1920_pp0_iter39_reg <= or_ln443_4_reg_1920_pp0_iter38_reg;
        or_ln443_4_reg_1920_pp0_iter40_reg <= or_ln443_4_reg_1920_pp0_iter39_reg;
        or_ln443_4_reg_1920_pp0_iter41_reg <= or_ln443_4_reg_1920_pp0_iter40_reg;
        or_ln443_4_reg_1920_pp0_iter42_reg <= or_ln443_4_reg_1920_pp0_iter41_reg;
        or_ln443_4_reg_1920_pp0_iter43_reg <= or_ln443_4_reg_1920_pp0_iter42_reg;
        or_ln443_4_reg_1920_pp0_iter44_reg <= or_ln443_4_reg_1920_pp0_iter43_reg;
        or_ln443_reg_1889 <= or_ln443_fu_1348_p2;
        or_ln443_reg_1889_pp0_iter10_reg <= or_ln443_reg_1889_pp0_iter9_reg;
        or_ln443_reg_1889_pp0_iter11_reg <= or_ln443_reg_1889_pp0_iter10_reg;
        or_ln443_reg_1889_pp0_iter12_reg <= or_ln443_reg_1889_pp0_iter11_reg;
        or_ln443_reg_1889_pp0_iter4_reg <= or_ln443_reg_1889;
        or_ln443_reg_1889_pp0_iter5_reg <= or_ln443_reg_1889_pp0_iter4_reg;
        or_ln443_reg_1889_pp0_iter6_reg <= or_ln443_reg_1889_pp0_iter5_reg;
        or_ln443_reg_1889_pp0_iter7_reg <= or_ln443_reg_1889_pp0_iter6_reg;
        or_ln443_reg_1889_pp0_iter8_reg <= or_ln443_reg_1889_pp0_iter7_reg;
        or_ln443_reg_1889_pp0_iter9_reg <= or_ln443_reg_1889_pp0_iter8_reg;
        r_16_reg_1951 <= r_16_fu_1396_p3;
        r_16_reg_1951_pp0_iter17_reg <= r_16_reg_1951;
        r_16_reg_1951_pp0_iter18_reg <= r_16_reg_1951_pp0_iter17_reg;
        r_16_reg_1951_pp0_iter19_reg <= r_16_reg_1951_pp0_iter18_reg;
        r_16_reg_1951_pp0_iter20_reg <= r_16_reg_1951_pp0_iter19_reg;
        r_16_reg_1951_pp0_iter21_reg <= r_16_reg_1951_pp0_iter20_reg;
        r_16_reg_1951_pp0_iter22_reg <= r_16_reg_1951_pp0_iter21_reg;
        r_16_reg_1951_pp0_iter23_reg <= r_16_reg_1951_pp0_iter22_reg;
        r_16_reg_1951_pp0_iter24_reg <= r_16_reg_1951_pp0_iter23_reg;
        r_16_reg_1951_pp0_iter25_reg <= r_16_reg_1951_pp0_iter24_reg;
        r_16_reg_1951_pp0_iter26_reg <= r_16_reg_1951_pp0_iter25_reg;
        r_16_reg_1951_pp0_iter27_reg <= r_16_reg_1951_pp0_iter26_reg;
        r_16_reg_1951_pp0_iter28_reg <= r_16_reg_1951_pp0_iter27_reg;
        r_16_reg_1951_pp0_iter29_reg <= r_16_reg_1951_pp0_iter28_reg;
        r_16_reg_1951_pp0_iter30_reg <= r_16_reg_1951_pp0_iter29_reg;
        r_16_reg_1951_pp0_iter31_reg <= r_16_reg_1951_pp0_iter30_reg;
        r_16_reg_1951_pp0_iter32_reg <= r_16_reg_1951_pp0_iter31_reg;
        r_16_reg_1951_pp0_iter33_reg <= r_16_reg_1951_pp0_iter32_reg;
        r_16_reg_1951_pp0_iter34_reg <= r_16_reg_1951_pp0_iter33_reg;
        result_reg_2122 <= result_fu_1516_p3;
        t10_reg_2060 <= grp_fu_574_p2;
        t11_reg_2076 <= grp_fu_523_p2;
        t12_reg_2086 <= grp_fu_582_p2;
        t13_reg_1990 <= grp_fu_554_p2;
        t14_reg_2005 <= grp_fu_503_p2;
        t15_reg_2020 <= grp_fu_562_p2;
        t16_reg_2035 <= grp_fu_511_p2;
        t17_reg_2050 <= grp_fu_570_p2;
        t19_reg_2107 <= grp_fu_586_p2;
        t1_reg_1905 <= grp_fu_613_p2;
        t2_reg_1910 <= grp_fu_541_p2;
        t4_reg_1970 <= grp_fu_550_p2;
        t5_reg_1985 <= grp_fu_499_p2;
        t6_reg_2000 <= grp_fu_558_p2;
        t7_reg_2015 <= grp_fu_507_p2;
        t8_reg_2030 <= grp_fu_566_p2;
        t9_reg_2045 <= grp_fu_515_p2;
        tmp_6_reg_1884 <= grp_fu_489_p2;
        tmp_s_reg_1879 <= tmp_s_fu_598_p2;
        tmp_uniform_reg_1869_pp0_iter10_reg <= tmp_uniform_reg_1869_pp0_iter9_reg;
        tmp_uniform_reg_1869_pp0_iter11_reg <= tmp_uniform_reg_1869_pp0_iter10_reg;
        tmp_uniform_reg_1869_pp0_iter12_reg <= tmp_uniform_reg_1869_pp0_iter11_reg;
        tmp_uniform_reg_1869_pp0_iter2_reg <= tmp_uniform_reg_1869;
        tmp_uniform_reg_1869_pp0_iter3_reg <= tmp_uniform_reg_1869_pp0_iter2_reg;
        tmp_uniform_reg_1869_pp0_iter4_reg <= tmp_uniform_reg_1869_pp0_iter3_reg;
        tmp_uniform_reg_1869_pp0_iter5_reg <= tmp_uniform_reg_1869_pp0_iter4_reg;
        tmp_uniform_reg_1869_pp0_iter6_reg <= tmp_uniform_reg_1869_pp0_iter5_reg;
        tmp_uniform_reg_1869_pp0_iter7_reg <= tmp_uniform_reg_1869_pp0_iter6_reg;
        tmp_uniform_reg_1869_pp0_iter8_reg <= tmp_uniform_reg_1869_pp0_iter7_reg;
        tmp_uniform_reg_1869_pp0_iter9_reg <= tmp_uniform_reg_1869_pp0_iter8_reg;
        z_9_reg_1946_pp0_iter17_reg <= z_9_reg_1946;
        z_9_reg_1946_pp0_iter18_reg <= z_9_reg_1946_pp0_iter17_reg;
        z_9_reg_1946_pp0_iter19_reg <= z_9_reg_1946_pp0_iter18_reg;
        z_9_reg_1946_pp0_iter20_reg <= z_9_reg_1946_pp0_iter19_reg;
        z_9_reg_1946_pp0_iter21_reg <= z_9_reg_1946_pp0_iter20_reg;
        z_9_reg_1946_pp0_iter22_reg <= z_9_reg_1946_pp0_iter21_reg;
        z_9_reg_1946_pp0_iter23_reg <= z_9_reg_1946_pp0_iter22_reg;
        z_9_reg_1946_pp0_iter24_reg <= z_9_reg_1946_pp0_iter23_reg;
        z_9_reg_1946_pp0_iter25_reg <= z_9_reg_1946_pp0_iter24_reg;
        z_9_reg_1946_pp0_iter26_reg <= z_9_reg_1946_pp0_iter25_reg;
        z_9_reg_1946_pp0_iter27_reg <= z_9_reg_1946_pp0_iter26_reg;
        z_9_reg_1946_pp0_iter28_reg <= z_9_reg_1946_pp0_iter27_reg;
        z_9_reg_1946_pp0_iter29_reg <= z_9_reg_1946_pp0_iter28_reg;
        z_9_reg_1946_pp0_iter30_reg <= z_9_reg_1946_pp0_iter29_reg;
        z_9_reg_1946_pp0_iter31_reg <= z_9_reg_1946_pp0_iter30_reg;
        z_9_reg_1946_pp0_iter32_reg <= z_9_reg_1946_pp0_iter31_reg;
        z_9_reg_1946_pp0_iter33_reg <= z_9_reg_1946_pp0_iter32_reg;
        z_9_reg_1946_pp0_iter34_reg <= z_9_reg_1946_pp0_iter33_reg;
        z_9_reg_1946_pp0_iter35_reg <= z_9_reg_1946_pp0_iter34_reg;
        z_9_reg_1946_pp0_iter36_reg <= z_9_reg_1946_pp0_iter35_reg;
        z_reg_1939 <= grp_fu_494_p2;
        z_reg_1939_pp0_iter15_reg <= z_reg_1939;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln15_reg_1836 <= icmp_ln15_fu_650_p2;
        sext_ln1245_cast_reg_1831 <= sext_ln1245_cast_fu_618_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_fu_650_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_12_reg_1844 <= {{addr_head_p_n_V_fu_682_p2[9:1]}};
        trunc_ln229_reg_1840 <= trunc_ln229_fu_666_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln443_4_reg_1920_pp0_iter31_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t18_reg_2081 <= grp_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_uniform_reg_1869 <= tmp_uniform_fu_1290_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln443_4_reg_1920_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        z_9_reg_1946 <= z_9_fu_1390_p3;
    end
end

always @ (*) begin
    if (((icmp_ln15_fu_650_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_1836 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter48_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln15_reg_1836 == 1'd0)) begin
        if ((trunc_ln229_reg_1840 == 1'd1)) begin
            ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4 = rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
        end else if ((trunc_ln229_reg_1840 == 1'd0)) begin
            ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4 = rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
        end else begin
            ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4 = ap_phi_reg_pp0_iter1_p_0_0_0964_i_reg_478;
        end
    end else begin
        ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4 = ap_phi_reg_pp0_iter1_p_0_0_0964_i_reg_478;
    end
end

always @ (*) begin
    if ((icmp_ln15_reg_1836 == 1'd0)) begin
        if ((trunc_ln229_reg_1840 == 1'd1)) begin
            ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4 = rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
        end else if ((trunc_ln229_reg_1840 == 1'd0)) begin
            ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4 = rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
        end else begin
            ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4 = ap_phi_reg_pp0_iter1_p_0_0_0976_i_reg_467;
        end
    end else begin
        ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4 = ap_phi_reg_pp0_iter1_p_0_0_0976_i_reg_467;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_4 = 8'd0;
    end else begin
        ap_sig_allocacmp_j_4 = j_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        channel_out_blk_n = channel_out_empty_n;
    end else begin
        channel_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        channel_out_read = 1'b1;
    end else begin
        channel_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1788_ce = 1'b1;
    end else begin
        grp_fu_1788_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_489_ce = 1'b1;
    end else begin
        grp_fu_489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_494_ce = 1'b1;
    end else begin
        grp_fu_494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_499_ce = 1'b1;
    end else begin
        grp_fu_499_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_503_ce = 1'b1;
    end else begin
        grp_fu_503_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_507_ce = 1'b1;
    end else begin
        grp_fu_507_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_511_ce = 1'b1;
    end else begin
        grp_fu_511_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_515_ce = 1'b1;
    end else begin
        grp_fu_515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_519_ce = 1'b1;
    end else begin
        grp_fu_519_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_523_ce = 1'b1;
    end else begin
        grp_fu_523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_527_ce = 1'b1;
    end else begin
        grp_fu_527_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_532_ce = 1'b1;
    end else begin
        grp_fu_532_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_536_ce = 1'b1;
    end else begin
        grp_fu_536_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_541_ce = 1'b1;
    end else begin
        grp_fu_541_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_546_ce = 1'b1;
    end else begin
        grp_fu_546_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_550_ce = 1'b1;
    end else begin
        grp_fu_550_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_554_ce = 1'b1;
    end else begin
        grp_fu_554_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_558_ce = 1'b1;
    end else begin
        grp_fu_558_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_562_ce = 1'b1;
    end else begin
        grp_fu_562_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_566_ce = 1'b1;
    end else begin
        grp_fu_566_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_570_ce = 1'b1;
    end else begin
        grp_fu_570_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_574_ce = 1'b1;
    end else begin
        grp_fu_574_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_578_ce = 1'b1;
    end else begin
        grp_fu_578_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_582_ce = 1'b1;
    end else begin
        grp_fu_582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_586_ce = 1'b1;
    end else begin
        grp_fu_586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_590_ce = 1'b1;
    end else begin
        grp_fu_590_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_594_ce = 1'b1;
    end else begin
        grp_fu_594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_608_ce = 1'b1;
    end else begin
        grp_fu_608_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_613_ce = 1'b1;
    end else begin
        grp_fu_613_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        noise_out_blk_n = noise_out_full_n;
    end else begin
        noise_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        noise_out_write = 1'b1;
    end else begin
        noise_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1960)) begin
        if ((trunc_ln229_fu_666_p1 == 1'd1)) begin
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = zext_ln587_fu_718_p1;
        end else if ((trunc_ln229_fu_666_p1 == 1'd0)) begin
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = zext_ln587_6_fu_724_p1;
        end else begin
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 'bx;
        end
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln229_fu_666_p1 == 1'd1) & (icmp_ln15_fu_650_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln229_fu_666_p1 == 1'd0) & (icmp_ln15_fu_650_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln229_reg_1840 == 1'd0) & (icmp_ln15_reg_1836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1960)) begin
        if ((trunc_ln229_fu_666_p1 == 1'd1)) begin
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = zext_ln587_6_fu_724_p1;
        end else if ((trunc_ln229_fu_666_p1 == 1'd0)) begin
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = zext_ln587_fu_718_p1;
        end else begin
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
        end
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln229_fu_666_p1 == 1'd1) & (icmp_ln15_fu_650_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln229_fu_666_p1 == 1'd0) & (icmp_ln15_fu_650_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln229_reg_1840 == 1'd1) & (icmp_ln15_reg_1836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1588_p2 = (12'd1075 - zext_ln501_fu_1548_p1);

assign TEMP_V_fu_1758_p3 = ((icmp_ln580_fu_1582_p2[0:0] == 1'b1) ? 16'd0 : select_ln590_fu_1750_p3);

assign add_ln590_fu_1600_p2 = ($signed(F2_fu_1588_p2) + $signed(12'd4088));

assign add_ln961_fu_1182_p2 = ($signed(sub_ln947_fu_1048_p2) + $signed(32'd4294967242));

assign add_ln968_fu_1252_p2 = (sub_ln969_fu_1246_p2 + 11'd1);

assign addr_head_p_3_V_fu_670_p2 = (ap_sig_allocacmp_j_4 + 8'd3);

assign addr_head_p_m_p_1_V_fu_676_p2 = (p_cast_i_fu_662_p1 + 10'd398);

assign addr_head_p_n_V_fu_682_p2 = ($signed(p_cast_i_fu_662_p1) + $signed(10'd624));

assign and_ln443_4_fu_1380_p2 = (tmp_5_fu_603_p2 & or_ln443_reg_1889_pp0_iter12_reg);

assign and_ln443_fu_1354_p2 = (tmp_s_reg_1879 & or_ln443_fu_1348_p2);

assign and_ln590_fu_1744_p2 = (xor_ln591_fu_1738_p2 & icmp_ln590_fu_1594_p2);

assign and_ln591_fu_1718_p2 = (xor_ln580_fu_1712_p2 & icmp_ln591_fu_1624_p2);

assign and_ln952_8_fu_1152_p2 = (xor_ln952_fu_1132_p2 & p_Result_279_fu_1138_p3);

assign and_ln952_fu_1112_p2 = (pre_result_V_fu_1014_p2 & or_ln952_5_fu_1106_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((noise_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1)) | ((channel_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((noise_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1)) | ((channel_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((noise_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1)) | ((channel_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((noise_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1)) | ((channel_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state49_pp0_stage0_iter48 = (channel_out_empty_n == 1'b0);
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_pp0_stage0_iter49 = (noise_out_full_n == 1'b0);
end

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1960 = ((icmp_ln15_fu_650_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_112 = (ap_predicate_op112_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_114 = (ap_predicate_op114_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_116 = (ap_predicate_op116_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_117 = (ap_predicate_op117_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_119 = (ap_predicate_op119_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_88 = (ap_predicate_op88_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_92 = (ap_predicate_op92_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_load_state1 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_p_0_0_0964_i_reg_478 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0_0_0976_i_reg_467 = 'bx;

always @ (*) begin
    ap_predicate_op111_load_state2 = ((trunc_ln229_reg_1840 == 1'd0) & (icmp_ln15_reg_1836 == 1'd0));
end

always @ (*) begin
    ap_predicate_op112_load_state2 = ((trunc_ln229_reg_1840 == 1'd0) & (icmp_ln15_reg_1836 == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_store_state2 = ((trunc_ln229_reg_1840 == 1'd0) & (icmp_ln15_reg_1836 == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_load_state2 = ((trunc_ln229_reg_1840 == 1'd1) & (icmp_ln15_reg_1836 == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_load_state2 = ((trunc_ln229_reg_1840 == 1'd1) & (icmp_ln15_reg_1836 == 1'd0));
end

always @ (*) begin
    ap_predicate_op119_store_state2 = ((trunc_ln229_reg_1840 == 1'd1) & (icmp_ln15_reg_1836 == 1'd0));
end

always @ (*) begin
    ap_predicate_op88_load_state1 = ((trunc_ln229_fu_666_p1 == 1'd0) & (icmp_ln15_fu_650_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_load_state1 = ((trunc_ln229_fu_666_p1 == 1'd0) & (icmp_ln15_fu_650_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_load_state1 = ((trunc_ln229_fu_666_p1 == 1'd1) & (icmp_ln15_fu_650_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_load_state1 = ((trunc_ln229_fu_666_p1 == 1'd1) & (icmp_ln15_fu_650_p2 == 1'd0));
end

assign ashr_ln595_fu_1644_p2 = $signed(man_V_497_fu_1574_p3) >>> zext_ln595_fu_1640_p1;

assign bitcast_ln443_fu_1319_p1 = tmp_uniform_reg_1869_pp0_iter2_reg;

assign bitcast_ln456_fu_1366_p1 = t2_reg_1910;

assign bitcast_ln541_4_fu_1505_p1 = xor_ln541_fu_1499_p2;

assign bitcast_ln541_fu_1495_p1 = grp_fu_594_p2;

assign bitcast_ln746_fu_1286_p1 = p_Result_280_fu_1274_p5;

assign exp_tmp_fu_1538_p4 = {{ireg_fu_1523_p1[62:52]}};

assign f1_4_fu_1489_p3 = ((or_ln443_4_reg_1920_pp0_iter37_reg[0:0] == 1'b1) ? f1_1_reg_2101_pp0_iter37_reg : grp_fu_590_p2);

assign f2_9_fu_1475_p3 = ((or_ln443_4_reg_1920_pp0_iter33_reg[0:0] == 1'b1) ? f2_reg_2065_pp0_iter33_reg : grp_fu_527_p2);

assign grp_fu_1788_p1 = sext_ln1245_cast_reg_1831;

assign grp_fu_1788_p2 = {{channel_out_dout}, {8'd0}};

assign grp_fu_489_p1 = ((icmp_ln938_fu_1020_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln746_fu_1286_p1);

assign grp_fu_499_p1 = ((or_ln443_4_reg_1920_pp0_iter18_reg[0:0] == 1'b1) ? 64'd13822851435045880248 : 64'd4641977866302784411);

assign grp_fu_503_p1 = ((or_ln443_4_reg_1920_pp0_iter20_reg[0:0] == 1'b1) ? 64'd4599480671287182180 : 64'd4639889312772538999);

assign grp_fu_507_p1 = ((or_ln443_4_reg_1920_pp0_iter22_reg[0:0] == 1'b1) ? 64'd13835960482696009560 : 64'd13866933838737128345);

assign grp_fu_511_p1 = ((or_ln443_4_reg_1920_pp0_iter24_reg[0:0] == 1'b1) ? 64'd4612688371394471446 : 64'd13863054224260258002);

assign grp_fu_515_p1 = ((or_ln443_4_reg_1920_pp0_iter26_reg[0:0] == 1'b1) ? 64'd13836295942911834650 : 64'd4639072047187312667);

assign grp_fu_519_p1 = ((or_ln443_4_reg_1920_pp0_iter28_reg[0:0] == 1'b1) ? 64'd4615636595525398809 : 64'd4634401141363829182);

assign grp_fu_523_p1 = ((or_ln443_4_reg_1920_pp0_iter30_reg[0:0] == 1'b1) ? 64'd4616611452376731079 : 64'd13852696627858410445);

assign grp_fu_532_p1 = ((or_ln443_4_reg_1920_pp0_iter34_reg[0:0] == 1'b1) ? 64'd4613798575908835234 : 64'd4612826843888178297);

assign grp_fu_550_p0 = ((or_ln443_4_reg_1920_pp0_iter16_reg[0:0] == 1'b1) ? 64'd13798997430714945504 : 64'd13854155686354486565);

assign grp_fu_554_p0 = ((or_ln443_4_reg_1920_pp0_iter18_reg[0:0] == 1'b1) ? 64'd4575625165243457492 : 64'd13856235683484533956);

assign grp_fu_608_p1 = xor_ln456_fu_1369_p2;

assign grp_fu_613_p1 = ((and_ln443_fu_1354_p2[0:0] == 1'b1) ? tmp_uniform_reg_1869_pp0_iter2_reg : tmp_6_reg_1884);

assign icmp_ln15_fu_650_p2 = ((ap_sig_allocacmp_j_4 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_1342_p2 = ((trunc_ln443_fu_1332_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_1336_p2 = ((tmp_fu_1322_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_1582_p2 = ((trunc_ln564_fu_1526_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_1594_p2 = (($signed(F2_fu_1588_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_1624_p2 = ((F2_fu_1588_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_1634_p2 = ((sh_amt_fu_1612_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_1688_p2 = ((tmp_451_fu_1678_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln938_fu_1020_p2 = ((zext_ln1691_4_fu_1010_p1 == pre_result_V_13_fu_994_p2) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_1070_p2 = (($signed(tmp_445_fu_1060_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln952_fu_1118_p2 = ((and_ln952_fu_1112_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_1146_p2 = (($signed(lsb_index_fu_1054_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign ireg_fu_1523_p1 = result_reg_2122;

assign j_5_fu_656_p2 = (ap_sig_allocacmp_j_4 + 8'd1);


always @ (p_Result_278_fu_1026_p4) begin
    if (p_Result_278_fu_1026_p4[0] == 1'b1) begin
        l_fu_1036_p3 = 32'd0;
    end else if (p_Result_278_fu_1026_p4[1] == 1'b1) begin
        l_fu_1036_p3 = 32'd1;
    end else if (p_Result_278_fu_1026_p4[2] == 1'b1) begin
        l_fu_1036_p3 = 32'd2;
    end else if (p_Result_278_fu_1026_p4[3] == 1'b1) begin
        l_fu_1036_p3 = 32'd3;
    end else if (p_Result_278_fu_1026_p4[4] == 1'b1) begin
        l_fu_1036_p3 = 32'd4;
    end else if (p_Result_278_fu_1026_p4[5] == 1'b1) begin
        l_fu_1036_p3 = 32'd5;
    end else if (p_Result_278_fu_1026_p4[6] == 1'b1) begin
        l_fu_1036_p3 = 32'd6;
    end else if (p_Result_278_fu_1026_p4[7] == 1'b1) begin
        l_fu_1036_p3 = 32'd7;
    end else if (p_Result_278_fu_1026_p4[8] == 1'b1) begin
        l_fu_1036_p3 = 32'd8;
    end else if (p_Result_278_fu_1026_p4[9] == 1'b1) begin
        l_fu_1036_p3 = 32'd9;
    end else if (p_Result_278_fu_1026_p4[10] == 1'b1) begin
        l_fu_1036_p3 = 32'd10;
    end else if (p_Result_278_fu_1026_p4[11] == 1'b1) begin
        l_fu_1036_p3 = 32'd11;
    end else if (p_Result_278_fu_1026_p4[12] == 1'b1) begin
        l_fu_1036_p3 = 32'd12;
    end else if (p_Result_278_fu_1026_p4[13] == 1'b1) begin
        l_fu_1036_p3 = 32'd13;
    end else if (p_Result_278_fu_1026_p4[14] == 1'b1) begin
        l_fu_1036_p3 = 32'd14;
    end else if (p_Result_278_fu_1026_p4[15] == 1'b1) begin
        l_fu_1036_p3 = 32'd15;
    end else if (p_Result_278_fu_1026_p4[16] == 1'b1) begin
        l_fu_1036_p3 = 32'd16;
    end else if (p_Result_278_fu_1026_p4[17] == 1'b1) begin
        l_fu_1036_p3 = 32'd17;
    end else if (p_Result_278_fu_1026_p4[18] == 1'b1) begin
        l_fu_1036_p3 = 32'd18;
    end else if (p_Result_278_fu_1026_p4[19] == 1'b1) begin
        l_fu_1036_p3 = 32'd19;
    end else if (p_Result_278_fu_1026_p4[20] == 1'b1) begin
        l_fu_1036_p3 = 32'd20;
    end else if (p_Result_278_fu_1026_p4[21] == 1'b1) begin
        l_fu_1036_p3 = 32'd21;
    end else if (p_Result_278_fu_1026_p4[22] == 1'b1) begin
        l_fu_1036_p3 = 32'd22;
    end else if (p_Result_278_fu_1026_p4[23] == 1'b1) begin
        l_fu_1036_p3 = 32'd23;
    end else if (p_Result_278_fu_1026_p4[24] == 1'b1) begin
        l_fu_1036_p3 = 32'd24;
    end else if (p_Result_278_fu_1026_p4[25] == 1'b1) begin
        l_fu_1036_p3 = 32'd25;
    end else if (p_Result_278_fu_1026_p4[26] == 1'b1) begin
        l_fu_1036_p3 = 32'd26;
    end else if (p_Result_278_fu_1026_p4[27] == 1'b1) begin
        l_fu_1036_p3 = 32'd27;
    end else if (p_Result_278_fu_1026_p4[28] == 1'b1) begin
        l_fu_1036_p3 = 32'd28;
    end else if (p_Result_278_fu_1026_p4[29] == 1'b1) begin
        l_fu_1036_p3 = 32'd29;
    end else if (p_Result_278_fu_1026_p4[30] == 1'b1) begin
        l_fu_1036_p3 = 32'd30;
    end else if (p_Result_278_fu_1026_p4[31] == 1'b1) begin
        l_fu_1036_p3 = 32'd31;
    end else begin
        l_fu_1036_p3 = 32'd32;
    end
end

assign lsb_index_fu_1054_p2 = ($signed(sub_ln947_fu_1048_p2) + $signed(32'd4294967243));

assign lshr_ln950_fu_1094_p2 = 32'd4294967295 >> zext_ln950_fu_1090_p1;

assign lshr_ln961_fu_1192_p2 = zext_ln960_fu_1076_p1 >> zext_ln961_fu_1188_p1;

assign m_34_fu_1206_p3 = ((icmp_ln961_fu_1146_p2[0:0] == 1'b1) ? lshr_ln961_fu_1192_p2 : shl_ln962_fu_1168_p2);

assign m_35_fu_1218_p2 = (m_34_fu_1206_p3 + zext_ln964_fu_1214_p1);

assign m_fu_1224_p4 = {{m_35_fu_1218_p2[63:1]}};

assign man_V_496_fu_1568_p2 = (54'd0 - zext_ln578_fu_1564_p1);

assign man_V_497_fu_1574_p3 = ((p_Result_281_fu_1530_p3[0:0] == 1'b1) ? man_V_496_fu_1568_p2 : zext_ln578_fu_1564_p1);

assign noise_out_din = {{p_0_fu_1778_p1[23:8]}};

assign or_ln443_4_fu_1385_p2 = (and_ln443_reg_1894_pp0_iter12_reg | and_ln443_4_fu_1380_p2);

assign or_ln443_fu_1348_p2 = (icmp_ln443_fu_1336_p2 | icmp_ln443_4_fu_1342_p2);

assign or_ln591_fu_1732_p2 = (icmp_ln591_fu_1624_p2 | icmp_ln580_fu_1582_p2);

assign or_ln952_5_fu_1106_p2 = (shl_ln952_fu_1100_p2 | lshr_ln950_fu_1094_p2);

assign p_0_fu_1778_p1 = grp_fu_1788_p3;

integer ap_tvar_int_0;

always @ (pre_result_V_fu_1014_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_278_fu_1026_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_278_fu_1026_p4[ap_tvar_int_0] = pre_result_V_fu_1014_p2[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_279_fu_1138_p3 = pre_result_V_fu_1014_p2[lsb_index_fu_1054_p2];

assign p_Result_280_fu_1274_p5 = {{tmp_i_fu_1266_p3}, {zext_ln965_fu_1234_p1[51:0]}};

assign p_Result_281_fu_1530_p3 = ireg_fu_1523_p1[32'd63];

assign p_Result_282_fu_1556_p3 = {{1'd1}, {trunc_ln574_fu_1552_p1}};

assign p_Result_283_fu_752_p1 = p_Val2_150_fu_354[0:0];

assign p_Result_s_fu_1238_p3 = m_35_fu_1218_p2[32'd54];

assign p_cast_i_fu_662_p1 = ap_sig_allocacmp_j_4;

assign pre_result_V_10_fu_792_p2 = (zext_ln1043_fu_774_p1 ^ xor_ln1544_fu_786_p2);

assign pre_result_V_11_fu_822_p2 = (zext_ln1691_fu_818_p1 ^ pre_result_V_10_fu_792_p2);

assign pre_result_V_12_fu_942_p2 = (ret_fu_902_p19 ^ pre_result_V_11_fu_822_p2);

assign pre_result_V_13_fu_994_p2 = (ret_13_fu_978_p7 ^ pre_result_V_12_fu_942_p2);

assign pre_result_V_fu_1014_p2 = (zext_ln1691_4_fu_1010_p1 ^ pre_result_V_13_fu_994_p2);

assign r_11_fu_698_p4 = {{addr_head_p_m_p_1_V_fu_676_p2[9:1]}};

assign r_13_fu_1000_p4 = {{pre_result_V_13_fu_994_p2[31:18]}};

assign r_16_fu_1396_p3 = ((or_ln443_4_reg_1920_pp0_iter15_reg[0:0] == 1'b1) ? grp_fu_608_p2 : grp_fu_546_p2);

assign r_fu_808_p4 = {{pre_result_V_10_fu_792_p2[31:11]}};

assign r_s_fu_688_p4 = {{addr_head_p_3_V_fu_670_p2[7:1]}};

assign result_fu_1516_p3 = ((or_ln443_4_reg_1920_pp0_iter44_reg[0:0] == 1'b1) ? select_ln540_fu_1509_p3 : grp_fu_594_p2);

assign ret_13_fu_978_p7 = {{{{{{tmp_140_fu_948_p4}, {1'd0}}, {tmp_141_fu_958_p4}}, {3'd0}}, {tmp_142_fu_968_p4}}, {17'd0}};

assign ret_fu_902_p19 = {{{{{{{{{{{{{{{{{{tmp_440_fu_828_p3}, {2'd0}}, {tmp_137_fu_836_p4}}, {1'd0}}, {tmp_441_fu_846_p3}}, {2'd0}}, {tmp_442_fu_854_p3}}, {1'd0}}, {tmp_138_fu_862_p4}}, {3'd0}}, {tmp_443_fu_872_p3}}, {1'd0}}, {tmp_444_fu_880_p3}}, {1'd0}}, {tmp_139_fu_888_p4}}, {1'd0}}, {trunc_ln1542_fu_898_p1}}, {7'd0}};

assign rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = zext_ln587_7_fu_800_p1;

assign rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = pre_result_V_10_fu_792_p2;

assign rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = zext_ln587_7_fu_800_p1;

assign rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = pre_result_V_10_fu_792_p2;

assign select_ln540_fu_1509_p3 = ((and_ln443_reg_1894_pp0_iter44_reg[0:0] == 1'b1) ? grp_fu_594_p2 : bitcast_ln541_4_fu_1505_p1);

assign select_ln590_fu_1750_p3 = ((and_ln590_fu_1744_p2[0:0] == 1'b1) ? select_ln594_fu_1670_p3 : select_ln591_fu_1724_p3);

assign select_ln591_fu_1724_p3 = ((and_ln591_fu_1718_p2[0:0] == 1'b1) ? trunc_ln592_fu_1630_p1 : select_ln612_fu_1704_p3);

assign select_ln594_fu_1670_p3 = ((icmp_ln594_fu_1634_p2[0:0] == 1'b1) ? trunc_ln595_fu_1650_p1 : select_ln597_fu_1662_p3);

assign select_ln597_fu_1662_p3 = ((tmp_450_fu_1654_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln612_fu_1704_p3 = ((icmp_ln612_fu_1688_p2[0:0] == 1'b1) ? shl_ln613_fu_1698_p2 : 16'd0);

assign select_ln724_fu_778_p3 = ((p_Result_283_fu_752_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln949_fu_1174_p3 = ((icmp_ln949_fu_1070_p2[0:0] == 1'b1) ? icmp_ln952_fu_1118_p2 : p_Result_279_fu_1138_p3);

assign select_ln961_fu_1198_p3 = ((icmp_ln961_fu_1146_p2[0:0] == 1'b1) ? select_ln949_fu_1174_p3 : and_ln952_8_fu_1152_p2);

assign select_ln968_fu_1258_p3 = ((p_Result_s_fu_1238_p3[0:0] == 1'b1) ? add_ln968_fu_1252_p2 : sub_ln969_fu_1246_p2);

assign sext_ln1245_cast_fu_618_p1 = $signed(sext_ln1245);

assign sext_ln590_fu_1620_p1 = sh_amt_fu_1612_p3;

assign sext_ln590cast_fu_1694_p1 = sext_ln590_fu_1620_p1[15:0];

assign sh_amt_fu_1612_p3 = ((icmp_ln590_fu_1594_p2[0:0] == 1'b1) ? add_ln590_fu_1600_p2 : sub_ln590_fu_1606_p2);

assign shl_ln613_fu_1698_p2 = trunc_ln592_fu_1630_p1 << sext_ln590cast_fu_1694_p1;

assign shl_ln952_fu_1100_p2 = 32'd1 << lsb_index_fu_1054_p2;

assign shl_ln962_fu_1168_p2 = zext_ln960_fu_1076_p1 << zext_ln962_fu_1164_p1;

assign sub_ln590_fu_1606_p2 = (12'd8 - F2_fu_1588_p2);

assign sub_ln947_fu_1048_p2 = (32'd32 - l_fu_1036_p3);

assign sub_ln950_fu_1084_p2 = (6'd22 - trunc_ln950_fu_1080_p1);

assign sub_ln962_fu_1158_p2 = (32'd54 - sub_ln947_fu_1048_p2);

assign sub_ln969_fu_1246_p2 = (11'd1022 - trunc_ln946_fu_1044_p1);

assign tmp_136_fu_756_p4 = {{p_Val2_150_fu_354[30:1]}};

assign tmp_137_fu_836_p4 = {{pre_result_V_11_fu_822_p2[21:19]}};

assign tmp_138_fu_862_p4 = {{pre_result_V_11_fu_822_p2[12:11]}};

assign tmp_139_fu_888_p4 = {{pre_result_V_11_fu_822_p2[3:2]}};

assign tmp_140_fu_948_p4 = {{pre_result_V_12_fu_942_p2[16:14]}};

assign tmp_141_fu_958_p4 = {{pre_result_V_12_fu_942_p2[12:7]}};

assign tmp_142_fu_968_p4 = {{pre_result_V_12_fu_942_p2[3:2]}};

assign tmp_439_fu_744_p3 = p_Val2_s_fu_346[32'd31];

assign tmp_440_fu_828_p3 = pre_result_V_11_fu_822_p2[32'd24];

assign tmp_441_fu_846_p3 = pre_result_V_11_fu_822_p2[32'd17];

assign tmp_442_fu_854_p3 = pre_result_V_11_fu_822_p2[32'd14];

assign tmp_443_fu_872_p3 = pre_result_V_11_fu_822_p2[32'd7];

assign tmp_444_fu_880_p3 = pre_result_V_11_fu_822_p2[32'd5];

assign tmp_445_fu_1060_p4 = {{lsb_index_fu_1054_p2[31:1]}};

assign tmp_446_fu_1124_p3 = lsb_index_fu_1054_p2[32'd31];

assign tmp_450_fu_1654_p3 = ireg_fu_1523_p1[32'd63];

assign tmp_451_fu_1678_p4 = {{sh_amt_fu_1612_p3[11:4]}};

assign tmp_V_fu_766_p3 = {{tmp_439_fu_744_p3}, {tmp_136_fu_756_p4}};

assign tmp_fu_1322_p4 = {{bitcast_ln443_fu_1319_p1[62:52]}};

assign tmp_i_fu_1266_p3 = {{1'd0}, {select_ln968_fu_1258_p3}};

assign tmp_uniform_fu_1290_p3 = ((icmp_ln938_fu_1020_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln746_fu_1286_p1);

assign trunc_ln1542_fu_898_p1 = pre_result_V_11_fu_822_p2[0:0];

assign trunc_ln229_fu_666_p1 = ap_sig_allocacmp_j_4[0:0];

assign trunc_ln443_fu_1332_p1 = bitcast_ln443_fu_1319_p1[51:0];

assign trunc_ln564_fu_1526_p1 = ireg_fu_1523_p1[62:0];

assign trunc_ln574_fu_1552_p1 = ireg_fu_1523_p1[51:0];

assign trunc_ln592_fu_1630_p1 = man_V_497_fu_1574_p3[15:0];

assign trunc_ln595_fu_1650_p1 = ashr_ln595_fu_1644_p2[15:0];

assign trunc_ln946_fu_1044_p1 = l_fu_1036_p3[10:0];

assign trunc_ln950_fu_1080_p1 = sub_ln947_fu_1048_p2[5:0];

assign xor_ln1544_fu_786_p2 = (select_ln724_fu_778_p3 ^ lhs_V_fu_342);

assign xor_ln456_fu_1369_p2 = (bitcast_ln456_fu_1366_p1 ^ 64'd9223372036854775808);

assign xor_ln541_fu_1499_p2 = (bitcast_ln541_fu_1495_p1 ^ 64'd9223372036854775808);

assign xor_ln580_fu_1712_p2 = (icmp_ln580_fu_1582_p2 ^ 1'd1);

assign xor_ln591_fu_1738_p2 = (or_ln591_fu_1732_p2 ^ 1'd1);

assign xor_ln952_fu_1132_p2 = (tmp_446_fu_1124_p3 ^ 1'd1);

assign z_9_fu_1390_p3 = ((or_ln443_4_reg_1920_pp0_iter15_reg[0:0] == 1'b1) ? grp_fu_608_p2 : z_reg_1939_pp0_iter15_reg);

assign zext_ln1043_fu_774_p1 = tmp_V_fu_766_p3;

assign zext_ln1691_4_fu_1010_p1 = r_13_fu_1000_p4;

assign zext_ln1691_fu_818_p1 = r_fu_808_p4;

assign zext_ln501_fu_1548_p1 = exp_tmp_fu_1538_p4;

assign zext_ln578_fu_1564_p1 = p_Result_282_fu_1556_p3;

assign zext_ln587_6_fu_724_p1 = r_11_fu_698_p4;

assign zext_ln587_7_fu_800_p1 = r_12_reg_1844;

assign zext_ln587_fu_718_p1 = r_s_fu_688_p4;

assign zext_ln595_fu_1640_p1 = $unsigned(sext_ln590_fu_1620_p1);

assign zext_ln950_fu_1090_p1 = sub_ln950_fu_1084_p2;

assign zext_ln960_fu_1076_p1 = pre_result_V_fu_1014_p2;

assign zext_ln961_fu_1188_p1 = add_ln961_fu_1182_p2;

assign zext_ln962_fu_1164_p1 = sub_ln962_fu_1158_p2;

assign zext_ln964_fu_1214_p1 = select_ln961_fu_1198_p3;

assign zext_ln965_fu_1234_p1 = m_fu_1224_p4;

endmodule //TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1
