; SMT-LIBv2 description generated by Yosys 0.56+101 (git sha1 dbb977aa8, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-stdt
; yosys-smt2-module oh_fifo_generic
(declare-datatype |oh_fifo_generic_s| ((|oh_fifo_generic_mk|
  (|oh_fifo_generic_is| Bool)
  (|oh_fifo_generic#0| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1701
  (|oh_fifo_generic#1| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1703
  (|oh_fifo_generic#2| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1705
  (|oh_fifo_generic#3| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1707
  (|oh_fifo_generic#4| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1709
  (|oh_fifo_generic#5| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1711
  (|oh_fifo_generic#6| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1713
  (|oh_fifo_generic#7| (_ BitVec 3)) ; $auto$async2sync.cc:234:execute$1715
  (|oh_fifo_generic#8| (_ BitVec 2)) ; $auto$async2sync.cc:234:execute$1717
  (|oh_fifo_generic#9| (_ BitVec 2)) ; $auto$async2sync.cc:234:execute$1719
  (|oh_fifo_generic#10| (_ BitVec 4)) ; $auto$async2sync.cc:234:execute$1721
  (|oh_fifo_generic#11| (_ BitVec 4)) ; $auto$async2sync.cc:234:execute$1723
  (|oh_fifo_generic#12| (_ BitVec 4)) ; $auto$async2sync.cc:234:execute$1725
  (|din| (_ BitVec 10)) ; \din
  (|dout| (_ BitVec 10)) ; \dout
  (|nreset| (_ BitVec 1)) ; \nreset
  (|rd_clk| Bool) ; \rd_clk
  (|rd_count| (_ BitVec 3)) ; \rd_count
  (|rd_en| Bool) ; \rd_en
  (|wr_clk| Bool) ; \wr_clk
  (|wr_count| (_ BitVec 3)) ; \wr_count
  (|wr_en| Bool) ; \wr_en
  (|oh_fifo_generic#54#0| (Array (_ BitVec 3) (_ BitVec 10))) ; fifo_mem.memory_dp.ram
)))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1701"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1701 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1701| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1703"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1703 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1703| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#1| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1705"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1705 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1705| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#2| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1707"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1707 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1707| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#3| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1709"], "smtname": 4, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1709 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1709| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#4| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1711"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1711 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1711| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#5| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1713"], "smtname": 6, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1713 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1713| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#6| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1715"], "smtname": 7, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1715 3
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1715| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#7| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1717"], "smtname": 8, "smtoffset": 0, "type": "reg", "width": 2}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1717 2
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1717| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (|oh_fifo_generic#8| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1719"], "smtname": 9, "smtoffset": 0, "type": "reg", "width": 2}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1719 2
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1719| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (|oh_fifo_generic#9| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1721"], "smtname": 10, "smtoffset": 0, "type": "reg", "width": 4}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1721 4
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1721| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (|oh_fifo_generic#10| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1723"], "smtname": 11, "smtoffset": 0, "type": "reg", "width": 4}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1723 4
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1723| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (|oh_fifo_generic#11| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$1725"], "smtname": 12, "smtoffset": 0, "type": "reg", "width": 4}
; yosys-smt2-register $auto$async2sync.cc:234:execute$1725 4
(define-fun |oh_fifo_generic_n $auto$async2sync.cc:234:execute$1725| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (|oh_fifo_generic#12| state))
; yosys-smt2-input din 10
; yosys-smt2-wire din 10
; yosys-smt2-witness {"offset": 0, "path": ["\\din"], "smtname": "din", "smtoffset": 0, "type": "input", "width": 10}
(define-fun |oh_fifo_generic_n din| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|din| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\dout"], "smtname": 14, "smtoffset": 0, "type": "reg", "width": 10}
; yosys-smt2-output dout 10
; yosys-smt2-register dout 10
; yosys-smt2-wire dout 10
(define-fun |oh_fifo_generic_n dout| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|dout| state))
(define-fun |oh_fifo_generic#16| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|nreset| state)) #b1) (|oh_fifo_generic#8| state) #b00)) ; \rd_rsync.sync_pipe
(define-fun |oh_fifo_generic#17| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (|oh_fifo_generic#11| state) #b0000)) ; \rd_addr
(define-fun |oh_fifo_generic#18| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 0 0) (|oh_fifo_generic#17| state)) ((_ extract 1 1) (|oh_fifo_generic#17| state)))) ; \rd_sync[0].din
(define-fun |oh_fifo_generic#19| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 1 1) (|oh_fifo_generic#17| state)) ((_ extract 2 2) (|oh_fifo_generic#17| state)))) ; \rd_sync[1].din
(define-fun |oh_fifo_generic#20| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 2 2) (|oh_fifo_generic#17| state)) ((_ extract 3 3) (|oh_fifo_generic#17| state)))) ; \rd_sync[2].din
(define-fun |oh_fifo_generic#21| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (|oh_fifo_generic#7| state) #b000)) ; \wr_sync[0].sync_pipe
(define-fun |oh_fifo_generic#22| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (|oh_fifo_generic#6| state) #b000)) ; \wr_sync[1].sync_pipe
(define-fun |oh_fifo_generic#23| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (|oh_fifo_generic#5| state) #b000)) ; \wr_sync[2].sync_pipe
(define-fun |oh_fifo_generic#24| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (|oh_fifo_generic#4| state) #b000)) ; \wr_sync[3].sync_pipe
(define-fun |oh_fifo_generic#25| ((state |oh_fifo_generic_s|)) Bool (= (concat ((_ extract 3 3) (|oh_fifo_generic#17| state)) (concat (|oh_fifo_generic#20| state) (concat (|oh_fifo_generic#19| state) (|oh_fifo_generic#18| state)))) (concat ((_ extract 1 1) (|oh_fifo_generic#24| state)) (concat ((_ extract 1 1) (|oh_fifo_generic#23| state)) (concat ((_ extract 1 1) (|oh_fifo_generic#22| state)) ((_ extract 1 1) (|oh_fifo_generic#21| state))))))) ; \empty
; yosys-smt2-output empty 1
; yosys-smt2-wire empty 1
(define-fun |oh_fifo_generic_n empty| ((state |oh_fifo_generic_s|)) Bool (|oh_fifo_generic#25| state))
(define-fun |oh_fifo_generic#26| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|nreset| state)) #b1) (|oh_fifo_generic#9| state) #b00)) ; \wr_rsync.sync_pipe
(define-fun |oh_fifo_generic#27| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#12| state) #b0000)) ; \wr_addr
(define-fun |oh_fifo_generic#28| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#3| state) #b000)) ; \rd_sync[0].sync_pipe
(define-fun |oh_fifo_generic#29| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#2| state) #b000)) ; \rd_sync[1].sync_pipe
(define-fun |oh_fifo_generic#30| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 1 1) (|oh_fifo_generic#28| state)) ((_ extract 1 1) (|oh_fifo_generic#29| state)))) ; $flatten\rd_g2b.$xor$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:272$1426_Y
(define-fun |oh_fifo_generic#31| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#1| state) #b000)) ; \rd_sync[2].sync_pipe
(define-fun |oh_fifo_generic#32| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor (|oh_fifo_generic#30| state) ((_ extract 1 1) (|oh_fifo_generic#31| state)))) ; $flatten\rd_g2b.$xor$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:272$1427_Y
(define-fun |oh_fifo_generic#33| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#0| state) #b000)) ; \rd_sync[3].sync_pipe
(define-fun |oh_fifo_generic#34| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor (|oh_fifo_generic#32| state) ((_ extract 1 1) (|oh_fifo_generic#33| state)))) ; \rd_addr_sync [0]
(define-fun |oh_fifo_generic#35| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 1 1) (|oh_fifo_generic#29| state)) ((_ extract 1 1) (|oh_fifo_generic#31| state)))) ; $flatten\rd_g2b.$xor$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:272$1430_Y
(define-fun |oh_fifo_generic#36| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor (|oh_fifo_generic#35| state) ((_ extract 1 1) (|oh_fifo_generic#33| state)))) ; \rd_addr_sync [1]
(define-fun |oh_fifo_generic#37| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 1 1) (|oh_fifo_generic#31| state)) ((_ extract 1 1) (|oh_fifo_generic#33| state)))) ; \rd_addr_sync [2]
(define-fun |oh_fifo_generic#38| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 2 0) (|oh_fifo_generic#27| state)) (concat (|oh_fifo_generic#37| state) (concat (|oh_fifo_generic#36| state) (|oh_fifo_generic#34| state))))) ; $eq$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:56$6_Y
(define-fun |oh_fifo_generic#39| ((state |oh_fifo_generic_s|)) Bool (distinct ((_ extract 3 3) (|oh_fifo_generic#27| state)) ((_ extract 1 1) (|oh_fifo_generic#33| state)))) ; $ne$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:57$7_Y
(define-fun |oh_fifo_generic#40| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|oh_fifo_generic#38| state) #b1 #b0) (ite (|oh_fifo_generic#39| state) #b1 #b0))) ; \full
; yosys-smt2-output full 1
; yosys-smt2-wire full 1
(define-fun |oh_fifo_generic_n full| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#40| state)) #b1))
; yosys-smt2-input nreset 1
; yosys-smt2-wire nreset 1
; yosys-smt2-witness {"offset": 0, "path": ["\\nreset"], "smtname": "nreset", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |oh_fifo_generic_n nreset| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|nreset| state)) #b1))
(define-fun |oh_fifo_generic#41| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#10| state) #b0000)) ; \wr_addr_ahead
(define-fun |oh_fifo_generic#42| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 2 0) (|oh_fifo_generic#41| state)) (concat (|oh_fifo_generic#37| state) (concat (|oh_fifo_generic#36| state) (|oh_fifo_generic#34| state))))) ; $eq$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:61$9_Y
(define-fun |oh_fifo_generic#43| ((state |oh_fifo_generic_s|)) Bool (distinct ((_ extract 3 3) (|oh_fifo_generic#41| state)) ((_ extract 1 1) (|oh_fifo_generic#33| state)))) ; $ne$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:62$10_Y
(define-fun |oh_fifo_generic#44| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|oh_fifo_generic#42| state) #b1 #b0) (ite (|oh_fifo_generic#43| state) #b1 #b0))) ; \prog_full
; yosys-smt2-output prog_full 1
; yosys-smt2-wire prog_full 1
(define-fun |oh_fifo_generic_n prog_full| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#44| state)) #b1))
; yosys-smt2-wire rd_addr 4
(define-fun |oh_fifo_generic_n rd_addr| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (|oh_fifo_generic#17| state))
; yosys-smt2-wire rd_addr_sync 4
(define-fun |oh_fifo_generic_n rd_addr_sync| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (concat ((_ extract 1 1) (|oh_fifo_generic#33| state)) (concat (|oh_fifo_generic#37| state) (concat (|oh_fifo_generic#36| state) (|oh_fifo_generic#34| state)))))
; yosys-smt2-input rd_clk 1
; yosys-smt2-wire rd_clk 1
; yosys-smt2-clock rd_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": "rd_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": "rd_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |oh_fifo_generic_n rd_clk| ((state |oh_fifo_generic_s|)) Bool (|rd_clk| state))
; yosys-smt2-output rd_count 3
; yosys-smt2-wire rd_count 3
(define-fun |oh_fifo_generic_n rd_count| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|rd_count| state))
; yosys-smt2-input rd_en 1
; yosys-smt2-wire rd_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_en"], "smtname": "rd_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |oh_fifo_generic_n rd_en| ((state |oh_fifo_generic_s|)) Bool (|rd_en| state))
; yosys-smt2-wire rd_rsync.sync_pipe 2
(define-fun |oh_fifo_generic_n rd_rsync.sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (|oh_fifo_generic#16| state))
; yosys-smt2-wire rd_sync[0].din 1
(define-fun |oh_fifo_generic_n rd_sync[0].din| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#18| state)) #b1))
; yosys-smt2-wire rd_sync[0].sync_pipe 3
(define-fun |oh_fifo_generic_n rd_sync[0].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#28| state))
; yosys-smt2-wire rd_sync[1].din 1
(define-fun |oh_fifo_generic_n rd_sync[1].din| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#19| state)) #b1))
; yosys-smt2-wire rd_sync[1].sync_pipe 3
(define-fun |oh_fifo_generic_n rd_sync[1].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#29| state))
; yosys-smt2-wire rd_sync[2].din 1
(define-fun |oh_fifo_generic_n rd_sync[2].din| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#20| state)) #b1))
; yosys-smt2-wire rd_sync[2].sync_pipe 3
(define-fun |oh_fifo_generic_n rd_sync[2].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#31| state))
; yosys-smt2-wire rd_sync[3].sync_pipe 3
(define-fun |oh_fifo_generic_n rd_sync[3].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#33| state))
; yosys-smt2-wire wr_addr 4
(define-fun |oh_fifo_generic_n wr_addr| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (|oh_fifo_generic#27| state))
; yosys-smt2-wire wr_addr_ahead 4
(define-fun |oh_fifo_generic_n wr_addr_ahead| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (|oh_fifo_generic#41| state))
; yosys-smt2-input wr_clk 1
; yosys-smt2-wire wr_clk 1
; yosys-smt2-clock wr_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": "wr_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": "wr_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |oh_fifo_generic_n wr_clk| ((state |oh_fifo_generic_s|)) Bool (|wr_clk| state))
; yosys-smt2-output wr_count 3
; yosys-smt2-wire wr_count 3
(define-fun |oh_fifo_generic_n wr_count| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|wr_count| state))
; yosys-smt2-input wr_en 1
; yosys-smt2-wire wr_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_en"], "smtname": "wr_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |oh_fifo_generic_n wr_en| ((state |oh_fifo_generic_s|)) Bool (|wr_en| state))
; yosys-smt2-wire wr_rsync.sync_pipe 2
(define-fun |oh_fifo_generic_n wr_rsync.sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (|oh_fifo_generic#26| state))
(define-fun |oh_fifo_generic#51| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 0 0) (|oh_fifo_generic#27| state)) ((_ extract 1 1) (|oh_fifo_generic#27| state)))) ; \wr_sync[0].din
; yosys-smt2-wire wr_sync[0].din 1
(define-fun |oh_fifo_generic_n wr_sync[0].din| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#51| state)) #b1))
; yosys-smt2-wire wr_sync[0].sync_pipe 3
(define-fun |oh_fifo_generic_n wr_sync[0].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#21| state))
(define-fun |oh_fifo_generic#52| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 1 1) (|oh_fifo_generic#27| state)) ((_ extract 2 2) (|oh_fifo_generic#27| state)))) ; \wr_sync[1].din
; yosys-smt2-wire wr_sync[1].din 1
(define-fun |oh_fifo_generic_n wr_sync[1].din| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#52| state)) #b1))
; yosys-smt2-wire wr_sync[1].sync_pipe 3
(define-fun |oh_fifo_generic_n wr_sync[1].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#22| state))
(define-fun |oh_fifo_generic#53| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvxor ((_ extract 2 2) (|oh_fifo_generic#27| state)) ((_ extract 3 3) (|oh_fifo_generic#27| state)))) ; \wr_sync[2].din
; yosys-smt2-wire wr_sync[2].din 1
(define-fun |oh_fifo_generic_n wr_sync[2].din| ((state |oh_fifo_generic_s|)) Bool (= ((_ extract 0 0) (|oh_fifo_generic#53| state)) #b1))
; yosys-smt2-wire wr_sync[2].sync_pipe 3
(define-fun |oh_fifo_generic_n wr_sync[2].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#23| state))
; yosys-smt2-wire wr_sync[3].sync_pipe 3
(define-fun |oh_fifo_generic_n wr_sync[3].sync_pipe| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#24| state))
; yosys-smt2-memory fifo_mem.memory_dp.ram 3 10 1 10 sync
; yosys-smt2-witness {"path": ["$flatten\\fifo_mem.\\memory_dp.$memrd$\\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:366$1449"], "rom": false, "size": 8, "smtname": "fifo_mem.memory_dp.ram", "statebv": false, "type": "mem", "uninitialized": [{"offset": 0, "width": 80}], "width": 10}
(define-fun |oh_fifo_generic_m fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (|oh_fifo_generic#54#0| state))
(define-fun |oh_fifo_generic_m:R0A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) ((_ extract 2 0) (|oh_fifo_generic#17| state))) ; \rd_addr [2:0]
(define-fun |oh_fifo_generic#55| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (select (|oh_fifo_generic#54#0| state) (|oh_fifo_generic_m:R0A fifo_mem.memory_dp.ram| state))) ; $flatten\fifo_mem.\memory_dp.$memrd$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:366$1449_DATA
(define-fun |oh_fifo_generic_m:R0D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#55| state))
(define-fun |oh_fifo_generic#56| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (|rd_en| state) (|oh_fifo_generic#55| state) (|dout| state))) ; $flatten\fifo_mem.\memory_dp.$0\rd_dout[9:0]
(define-fun |oh_fifo_generic#57| ((state |oh_fifo_generic_s|)) (_ BitVec 32) (bvadd (concat #b0000000000000000000000000000 (|oh_fifo_generic#27| state)) #b00000000000000000000000000000001)) ; $add$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:84$14_Y
(define-fun |oh_fifo_generic#58| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (|wr_en| state) ((_ extract 3 0) (|oh_fifo_generic#57| state)) (|oh_fifo_generic#27| state))) ; $0\wr_addr[3:0]
(define-fun |oh_fifo_generic#59| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#58| state) #b0000)) ; $auto$rtlil.cc:3094:Mux$1728
(define-fun |oh_fifo_generic#60| ((state |oh_fifo_generic_s|)) (_ BitVec 32) (bvadd (concat #b0000000000000000000000000000 (|oh_fifo_generic#17| state)) #b00000000000000000000000000000001)) ; $add$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:116$21_Y
(define-fun |oh_fifo_generic#61| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (|rd_en| state) ((_ extract 3 0) (|oh_fifo_generic#60| state)) (|oh_fifo_generic#17| state))) ; $0\rd_addr[3:0]
(define-fun |oh_fifo_generic#62| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (|oh_fifo_generic#61| state) #b0000)) ; $auto$rtlil.cc:3094:Mux$1730
(define-fun |oh_fifo_generic#63| ((state |oh_fifo_generic_s|)) (_ BitVec 32) (bvadd (concat #b0000000000000000000000000000 (|oh_fifo_generic#27| state)) #b00000000000000000000000000000100)) ; $add$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:91$18_Y
(define-fun |oh_fifo_generic#64| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|oh_fifo_generic#44| state)) #b1) (|oh_fifo_generic#41| state) ((_ extract 3 0) (|oh_fifo_generic#63| state)))) ; $0\wr_addr_ahead[3:0]
(define-fun |oh_fifo_generic#65| ((state |oh_fifo_generic_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (|oh_fifo_generic#64| state) #b0000)) ; $auto$rtlil.cc:3094:Mux$1732
(define-fun |oh_fifo_generic#66| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|nreset| state)) #b1) (concat ((_ extract 0 0) (|oh_fifo_generic#26| state)) #b1) #b00)) ; $auto$rtlil.cc:3094:Mux$1734
(define-fun |oh_fifo_generic#67| ((state |oh_fifo_generic_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|nreset| state)) #b1) (concat ((_ extract 0 0) (|oh_fifo_generic#16| state)) #b1) #b00)) ; $auto$rtlil.cc:3094:Mux$1736
(define-fun |oh_fifo_generic#68| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#21| state)) (|oh_fifo_generic#51| state)) #b000)) ; $auto$rtlil.cc:3094:Mux$1738
(define-fun |oh_fifo_generic#69| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#22| state)) (|oh_fifo_generic#52| state)) #b000)) ; $auto$rtlil.cc:3094:Mux$1740
(define-fun |oh_fifo_generic#70| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#23| state)) (|oh_fifo_generic#53| state)) #b000)) ; $auto$rtlil.cc:3094:Mux$1742
(define-fun |oh_fifo_generic#71| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#16| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#24| state)) ((_ extract 3 3) (|oh_fifo_generic#27| state))) #b000)) ; $auto$rtlil.cc:3094:Mux$1744
(define-fun |oh_fifo_generic#72| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#28| state)) (|oh_fifo_generic#18| state)) #b000)) ; $auto$rtlil.cc:3094:Mux$1746
(define-fun |oh_fifo_generic#73| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#29| state)) (|oh_fifo_generic#19| state)) #b000)) ; $auto$rtlil.cc:3094:Mux$1748
(define-fun |oh_fifo_generic#74| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#31| state)) (|oh_fifo_generic#20| state)) #b000)) ; $auto$rtlil.cc:3094:Mux$1750
(define-fun |oh_fifo_generic#75| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 1 1) (|oh_fifo_generic#26| state)) #b1) (concat ((_ extract 1 0) (|oh_fifo_generic#33| state)) ((_ extract 3 3) (|oh_fifo_generic#17| state))) #b000)) ; $auto$rtlil.cc:3094:Mux$1752
(define-fun |oh_fifo_generic#76| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1481_Y
(define-fun |oh_fifo_generic#77| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#76| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1438_ADDR[2:0]$1451
(define-fun |oh_fifo_generic#78| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#76| state)) #b1) (concat #b000000000 ((_ extract 0 0) (|din| state))) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1438_DATA[9:0]$1452
(define-fun |oh_fifo_generic#79| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#76| state)) #b1) #b0000000001 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1438_EN[9:0]$1453
(define-fun |oh_fifo_generic_m:W0A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#77| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1438_ADDR[2:0]$1451
(define-fun |oh_fifo_generic_m:W0D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#78| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1438_DATA[9:0]$1452
(define-fun |oh_fifo_generic_m:W0M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#79| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1438_EN[9:0]$1453
(define-fun |oh_fifo_generic#54#1| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W0M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#0| state) (store (|oh_fifo_generic#54#0| state) (|oh_fifo_generic_m:W0A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W0D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W0M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#0| state) (|oh_fifo_generic_m:W0A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W0M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#80| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1485_Y
(define-fun |oh_fifo_generic#81| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#80| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1439_ADDR[2:0]$1454
(define-fun |oh_fifo_generic#82| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#80| state)) #b1) (concat #b00000000 (concat ((_ extract 1 1) (|din| state)) #b0)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1439_DATA[9:0]$1455
(define-fun |oh_fifo_generic#83| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#80| state)) #b1) #b0000000010 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1439_EN[9:0]$1456
(define-fun |oh_fifo_generic_m:W1A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#81| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1439_ADDR[2:0]$1454
(define-fun |oh_fifo_generic_m:W1D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#82| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1439_DATA[9:0]$1455
(define-fun |oh_fifo_generic_m:W1M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#83| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1439_EN[9:0]$1456
(define-fun |oh_fifo_generic#54#2| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W1M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#1| state) (store (|oh_fifo_generic#54#1| state) (|oh_fifo_generic_m:W1A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W1D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W1M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#1| state) (|oh_fifo_generic_m:W1A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W1M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#84| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1489_Y
(define-fun |oh_fifo_generic#85| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#84| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1440_ADDR[2:0]$1457
(define-fun |oh_fifo_generic#86| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#84| state)) #b1) (concat #b0000000 (concat ((_ extract 2 2) (|din| state)) #b00)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1440_DATA[9:0]$1458
(define-fun |oh_fifo_generic#87| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#84| state)) #b1) #b0000000100 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1440_EN[9:0]$1459
(define-fun |oh_fifo_generic_m:W2A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#85| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1440_ADDR[2:0]$1457
(define-fun |oh_fifo_generic_m:W2D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#86| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1440_DATA[9:0]$1458
(define-fun |oh_fifo_generic_m:W2M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#87| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1440_EN[9:0]$1459
(define-fun |oh_fifo_generic#54#3| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W2M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#2| state) (store (|oh_fifo_generic#54#2| state) (|oh_fifo_generic_m:W2A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W2D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W2M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#2| state) (|oh_fifo_generic_m:W2A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W2M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#88| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1493_Y
(define-fun |oh_fifo_generic#89| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#88| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1441_ADDR[2:0]$1460
(define-fun |oh_fifo_generic#90| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#88| state)) #b1) (concat #b000000 (concat ((_ extract 3 3) (|din| state)) #b000)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1441_DATA[9:0]$1461
(define-fun |oh_fifo_generic#91| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#88| state)) #b1) #b0000001000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1441_EN[9:0]$1462
(define-fun |oh_fifo_generic_m:W3A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#89| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1441_ADDR[2:0]$1460
(define-fun |oh_fifo_generic_m:W3D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#90| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1441_DATA[9:0]$1461
(define-fun |oh_fifo_generic_m:W3M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#91| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1441_EN[9:0]$1462
(define-fun |oh_fifo_generic#54#4| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W3M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#3| state) (store (|oh_fifo_generic#54#3| state) (|oh_fifo_generic_m:W3A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W3D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W3M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#3| state) (|oh_fifo_generic_m:W3A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W3M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#92| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1497_Y
(define-fun |oh_fifo_generic#93| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#92| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1442_ADDR[2:0]$1463
(define-fun |oh_fifo_generic#94| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#92| state)) #b1) (concat #b00000 (concat ((_ extract 4 4) (|din| state)) #b0000)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1442_DATA[9:0]$1464
(define-fun |oh_fifo_generic#95| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#92| state)) #b1) #b0000010000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1442_EN[9:0]$1465
(define-fun |oh_fifo_generic_m:W4A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#93| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1442_ADDR[2:0]$1463
(define-fun |oh_fifo_generic_m:W4D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#94| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1442_DATA[9:0]$1464
(define-fun |oh_fifo_generic_m:W4M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#95| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1442_EN[9:0]$1465
(define-fun |oh_fifo_generic#54#5| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W4M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#4| state) (store (|oh_fifo_generic#54#4| state) (|oh_fifo_generic_m:W4A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W4D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W4M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#4| state) (|oh_fifo_generic_m:W4A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W4M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#96| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1501_Y
(define-fun |oh_fifo_generic#97| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#96| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1443_ADDR[2:0]$1466
(define-fun |oh_fifo_generic#98| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#96| state)) #b1) (concat #b0000 (concat ((_ extract 5 5) (|din| state)) #b00000)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1443_DATA[9:0]$1467
(define-fun |oh_fifo_generic#99| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#96| state)) #b1) #b0000100000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1443_EN[9:0]$1468
(define-fun |oh_fifo_generic_m:W5A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#97| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1443_ADDR[2:0]$1466
(define-fun |oh_fifo_generic_m:W5D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#98| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1443_DATA[9:0]$1467
(define-fun |oh_fifo_generic_m:W5M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#99| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1443_EN[9:0]$1468
(define-fun |oh_fifo_generic#54#6| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W5M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#5| state) (store (|oh_fifo_generic#54#5| state) (|oh_fifo_generic_m:W5A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W5D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W5M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#5| state) (|oh_fifo_generic_m:W5A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W5M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#100| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1505_Y
(define-fun |oh_fifo_generic#101| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#100| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1444_ADDR[2:0]$1469
(define-fun |oh_fifo_generic#102| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#100| state)) #b1) (concat #b000 (concat ((_ extract 6 6) (|din| state)) #b000000)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1444_DATA[9:0]$1470
(define-fun |oh_fifo_generic#103| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#100| state)) #b1) #b0001000000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1444_EN[9:0]$1471
(define-fun |oh_fifo_generic_m:W6A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#101| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1444_ADDR[2:0]$1469
(define-fun |oh_fifo_generic_m:W6D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#102| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1444_DATA[9:0]$1470
(define-fun |oh_fifo_generic_m:W6M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#103| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1444_EN[9:0]$1471
(define-fun |oh_fifo_generic#54#7| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W6M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#6| state) (store (|oh_fifo_generic#54#6| state) (|oh_fifo_generic_m:W6A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W6D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W6M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#6| state) (|oh_fifo_generic_m:W6A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W6M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#104| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1509_Y
(define-fun |oh_fifo_generic#105| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#104| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1445_ADDR[2:0]$1472
(define-fun |oh_fifo_generic#106| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#104| state)) #b1) (concat #b00 (concat ((_ extract 7 7) (|din| state)) #b0000000)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1445_DATA[9:0]$1473
(define-fun |oh_fifo_generic#107| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#104| state)) #b1) #b0010000000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1445_EN[9:0]$1474
(define-fun |oh_fifo_generic_m:W7A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#105| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1445_ADDR[2:0]$1472
(define-fun |oh_fifo_generic_m:W7D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#106| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1445_DATA[9:0]$1473
(define-fun |oh_fifo_generic_m:W7M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#107| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1445_EN[9:0]$1474
(define-fun |oh_fifo_generic#54#8| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W7M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#7| state) (store (|oh_fifo_generic#54#7| state) (|oh_fifo_generic_m:W7A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W7D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W7M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#7| state) (|oh_fifo_generic_m:W7A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W7M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#108| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1513_Y
(define-fun |oh_fifo_generic#109| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#108| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1446_ADDR[2:0]$1475
(define-fun |oh_fifo_generic#110| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#108| state)) #b1) (concat #b0 (concat ((_ extract 8 8) (|din| state)) #b00000000)) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1446_DATA[9:0]$1476
(define-fun |oh_fifo_generic#111| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#108| state)) #b1) #b0100000000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1446_EN[9:0]$1477
(define-fun |oh_fifo_generic_m:W8A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#109| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1446_ADDR[2:0]$1475
(define-fun |oh_fifo_generic_m:W8D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#110| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1446_DATA[9:0]$1476
(define-fun |oh_fifo_generic_m:W8M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#111| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1446_EN[9:0]$1477
(define-fun |oh_fifo_generic#54#9| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W8M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#8| state) (store (|oh_fifo_generic#54#8| state) (|oh_fifo_generic_m:W8A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W8D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W8M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#8| state) (|oh_fifo_generic_m:W8A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W8M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic#112| ((state |oh_fifo_generic_s|)) (_ BitVec 1) (bvand (ite (|wr_en| state) #b1 #b0) #b1)) ; $flatten\fifo_mem.\memory_dp.$and$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:371$1517_Y
(define-fun |oh_fifo_generic#113| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|oh_fifo_generic#112| state)) #b1) ((_ extract 2 0) (|oh_fifo_generic#27| state)) #b000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1447_ADDR[2:0]$1478
(define-fun |oh_fifo_generic#114| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#112| state)) #b1) (concat ((_ extract 9 9) (|din| state)) #b000000000) #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1447_DATA[9:0]$1479
(define-fun |oh_fifo_generic#115| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|oh_fifo_generic#112| state)) #b1) #b1000000000 #b0000000000)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1447_EN[9:0]$1480
(define-fun |oh_fifo_generic_m:W9A fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 3) (|oh_fifo_generic#113| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1447_ADDR[2:0]$1478
(define-fun |oh_fifo_generic_m:W9D fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#114| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1447_DATA[9:0]$1479
(define-fun |oh_fifo_generic_m:W9M fifo_mem.memory_dp.ram| ((state |oh_fifo_generic_s|)) (_ BitVec 10) (|oh_fifo_generic#115| state)) ; $flatten\fifo_mem.\memory_dp.$0$memwr$\ram$./verilog_benchmarks/fifo_async/oh_fifo_generic-single.v:372$1447_EN[9:0]$1480
(define-fun |oh_fifo_generic#54#10| ((state |oh_fifo_generic_s|)) (Array (_ BitVec 3) (_ BitVec 10)) (ite (= (|oh_fifo_generic_m:W9M fifo_mem.memory_dp.ram| state) #b0000000000) (|oh_fifo_generic#54#9| state) (store (|oh_fifo_generic#54#9| state) (|oh_fifo_generic_m:W9A fifo_mem.memory_dp.ram| state) (bvor (bvand (|oh_fifo_generic_m:W9D fifo_mem.memory_dp.ram| state) (|oh_fifo_generic_m:W9M fifo_mem.memory_dp.ram| state)) (bvand (select (|oh_fifo_generic#54#9| state) (|oh_fifo_generic_m:W9A fifo_mem.memory_dp.ram| state)) (bvnot (|oh_fifo_generic_m:W9M fifo_mem.memory_dp.ram| state))))))) ; fifo_mem.memory_dp.ram
(define-fun |oh_fifo_generic_a| ((state |oh_fifo_generic_s|)) Bool true)
(define-fun |oh_fifo_generic_u| ((state |oh_fifo_generic_s|)) Bool true)
(define-fun |oh_fifo_generic_i| ((state |oh_fifo_generic_s|)) Bool true)
(define-fun |oh_fifo_generic_h| ((state |oh_fifo_generic_s|)) Bool true)
(define-fun |oh_fifo_generic_t| ((state |oh_fifo_generic_s|) (next_state |oh_fifo_generic_s|)) Bool (and
  (= (|oh_fifo_generic#56| state) (|dout| next_state)) ; $flatten/fifo_mem./memory_dp.$procdff$1650 \dout
  (= (|oh_fifo_generic#59| state) (|oh_fifo_generic#12| next_state)) ; $procdff$1675 $auto$async2sync.cc:234:execute$1725
  (= (|oh_fifo_generic#62| state) (|oh_fifo_generic#11| next_state)) ; $procdff$1665 $auto$async2sync.cc:234:execute$1723
  (= (|oh_fifo_generic#65| state) (|oh_fifo_generic#10| next_state)) ; $procdff$1670 $auto$async2sync.cc:234:execute$1721
  (= (|oh_fifo_generic#66| state) (|oh_fifo_generic#9| next_state)) ; $flatten/wr_rsync.$procdff$1660 $auto$async2sync.cc:234:execute$1719
  (= (|oh_fifo_generic#67| state) (|oh_fifo_generic#8| next_state)) ; $flatten/rd_rsync.$procdff$1660 $auto$async2sync.cc:234:execute$1717
  (= (|oh_fifo_generic#68| state) (|oh_fifo_generic#7| next_state)) ; $flatten/wr_sync[0].$procdff$1655 $auto$async2sync.cc:234:execute$1715
  (= (|oh_fifo_generic#69| state) (|oh_fifo_generic#6| next_state)) ; $flatten/wr_sync[1].$procdff$1655 $auto$async2sync.cc:234:execute$1713
  (= (|oh_fifo_generic#70| state) (|oh_fifo_generic#5| next_state)) ; $flatten/wr_sync[2].$procdff$1655 $auto$async2sync.cc:234:execute$1711
  (= (|oh_fifo_generic#71| state) (|oh_fifo_generic#4| next_state)) ; $flatten/wr_sync[3].$procdff$1655 $auto$async2sync.cc:234:execute$1709
  (= (|oh_fifo_generic#72| state) (|oh_fifo_generic#3| next_state)) ; $flatten/rd_sync[0].$procdff$1655 $auto$async2sync.cc:234:execute$1707
  (= (|oh_fifo_generic#73| state) (|oh_fifo_generic#2| next_state)) ; $flatten/rd_sync[1].$procdff$1655 $auto$async2sync.cc:234:execute$1705
  (= (|oh_fifo_generic#74| state) (|oh_fifo_generic#1| next_state)) ; $flatten/rd_sync[2].$procdff$1655 $auto$async2sync.cc:234:execute$1703
  (= (|oh_fifo_generic#75| state) (|oh_fifo_generic#0| next_state)) ; $flatten/rd_sync[3].$procdff$1655 $auto$async2sync.cc:234:execute$1701
  (= (|oh_fifo_generic#54#10| state) (|oh_fifo_generic#54#0| next_state)) ; fifo_mem.memory_dp.ram
)) ; end of module oh_fifo_generic
; yosys-smt2-topmod oh_fifo_generic
; end of yosys output

; Unrolled states
(declare-const |s_B_0| |oh_fifo_generic_s|)
(declare-const |s_B_1| |oh_fifo_generic_s|)

; Initial and Next-state constraints
(assert (and (|oh_fifo_generic_i| |s_B_0|) (|oh_fifo_generic_t| s_B_0 s_B_1) ))
; End of unrolling constraints
