\hypertarget{structPwmCh__num}{}\section{Pwm\+Ch\+\_\+num Struct Reference}
\label{structPwmCh__num}\index{PwmCh\_num@{PwmCh\_num}}


\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+pwm.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structPwmCh__num_a6214028091bb04f2fae21b10c204eac7}\label{structPwmCh__num_a6214028091bb04f2fae21b10c204eac7}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_a6214028091bb04f2fae21b10c204eac7}{P\+W\+M\+\_\+\+C\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x0) P\+WM Channel Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_aace480403c8aaff5871ba2e4dd486272}\label{structPwmCh__num_aace480403c8aaff5871ba2e4dd486272}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_aace480403c8aaff5871ba2e4dd486272}{P\+W\+M\+\_\+\+C\+D\+TY}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x4) P\+WM Channel Duty Cycle Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_a9a1b5f6fef4c3dd45167a1c048022cdd}\label{structPwmCh__num_a9a1b5f6fef4c3dd45167a1c048022cdd}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_a9a1b5f6fef4c3dd45167a1c048022cdd}{P\+W\+M\+\_\+\+C\+D\+T\+Y\+U\+PD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x8) P\+WM Channel Duty Cycle Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_aa931e2fbe63d8e5104cbc6605d4cd19f}\label{structPwmCh__num_aa931e2fbe63d8e5104cbc6605d4cd19f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_aa931e2fbe63d8e5104cbc6605d4cd19f}{P\+W\+M\+\_\+\+C\+P\+RD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0xC) P\+WM Channel Period Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_a4890730c296599df60c71441cd33a173}\label{structPwmCh__num_a4890730c296599df60c71441cd33a173}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_a4890730c296599df60c71441cd33a173}{P\+W\+M\+\_\+\+C\+P\+R\+D\+U\+PD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x10) P\+WM Channel Period Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_a57f094a421256dd066de5115edb2660e}\label{structPwmCh__num_a57f094a421256dd066de5115edb2660e}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_a57f094a421256dd066de5115edb2660e}{P\+W\+M\+\_\+\+C\+C\+NT}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x14) P\+WM Channel Counter Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_af66125bdfd293b434fbb50611edcc735}\label{structPwmCh__num_af66125bdfd293b434fbb50611edcc735}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_af66125bdfd293b434fbb50611edcc735}{P\+W\+M\+\_\+\+DT}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x18) P\+WM Channel Dead Time Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwmCh__num_a078f485478b95cd1e7a168ab5eab8067}\label{structPwmCh__num_a078f485478b95cd1e7a168ab5eab8067}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwmCh__num_a078f485478b95cd1e7a168ab5eab8067}{P\+W\+M\+\_\+\+D\+T\+U\+PD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} Offset\+: 0x1C) P\+WM Channel Dead Time Update Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+pwm.\+h\end{DoxyCompactItemize}
