/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [31:0] _03_;
  wire [12:0] _04_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_48z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [49:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [18:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[154] ? in_data[174] : in_data[166];
  assign celloutsig_1_11z = celloutsig_1_8z[2] ? celloutsig_1_6z : celloutsig_1_9z[2];
  assign celloutsig_0_13z = !(celloutsig_0_12z ? celloutsig_0_10z : celloutsig_0_11z[9]);
  assign celloutsig_0_35z = ~(celloutsig_0_5z | celloutsig_0_26z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[0] | celloutsig_0_0z[6]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[168]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[0] | celloutsig_1_12z);
  assign celloutsig_0_59z = ~celloutsig_0_9z[1];
  assign celloutsig_1_16z = ~celloutsig_1_1z;
  assign celloutsig_0_28z = ~((celloutsig_0_14z[3] | celloutsig_0_24z[5]) & celloutsig_0_11z[5]);
  assign celloutsig_0_51z = ~((celloutsig_0_30z | celloutsig_0_7z[2]) & (celloutsig_0_21z | celloutsig_0_32z));
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_17z | celloutsig_0_15z));
  assign celloutsig_0_40z = celloutsig_0_28z | ~(celloutsig_0_31z);
  assign celloutsig_0_50z = celloutsig_0_25z | ~(celloutsig_0_13z);
  assign celloutsig_0_82z = celloutsig_0_29z | ~(_01_);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(in_data[107]);
  assign celloutsig_0_17z = celloutsig_0_7z[2] | ~(celloutsig_0_5z);
  assign celloutsig_0_60z = celloutsig_0_48z[1] | celloutsig_0_19z[7];
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_2z[1];
  assign celloutsig_0_31z = celloutsig_0_0z[6] | celloutsig_0_21z;
  assign celloutsig_0_43z = ~(celloutsig_0_42z ^ celloutsig_0_3z);
  assign celloutsig_0_67z = ~(celloutsig_0_52z ^ celloutsig_0_38z);
  assign celloutsig_0_23z = ~(in_data[63] ^ celloutsig_0_3z);
  assign celloutsig_0_69z = { celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_42z, celloutsig_0_14z, celloutsig_0_51z, celloutsig_0_12z, celloutsig_0_67z, celloutsig_0_2z, celloutsig_0_59z } + { celloutsig_0_55z[28:14], celloutsig_0_39z, celloutsig_0_65z, celloutsig_0_42z, celloutsig_0_60z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z } + { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_42z, celloutsig_0_7z };
  reg [31:0] _31_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 32'd0;
    else _31_ <= { celloutsig_0_37z, celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z };
  assign { _03_[31:14], _01_, _03_[12:0] } = _31_;
  reg [12:0] _32_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _32_ <= 13'h0000;
    else _32_ <= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _04_[12], _00_, _04_[10:0] } = _32_;
  assign celloutsig_0_65z = { celloutsig_0_14z[5:1], celloutsig_0_1z } == { celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_34z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:6] == celloutsig_0_0z[4:2];
  assign celloutsig_0_26z = { celloutsig_0_16z[16:1], celloutsig_0_10z } == { celloutsig_0_2z[2:1], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_0z[5:0], celloutsig_0_29z } > { celloutsig_0_4z[10:7], celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_2z } > { celloutsig_1_8z[3:2], celloutsig_1_12z };
  assign celloutsig_0_38z = { in_data[24:17], celloutsig_0_13z, celloutsig_0_2z } <= { celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[11:2] <= celloutsig_0_4z[11:2];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } <= { celloutsig_1_5z[0], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_12z = { in_data[187:184], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z } <= in_data[141:135];
  assign celloutsig_0_12z = celloutsig_0_9z[7:4] <= in_data[15:12];
  assign celloutsig_0_20z = celloutsig_0_11z[25:6] <= { celloutsig_0_4z[8:6], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_22z = celloutsig_0_11z[14:12] <= celloutsig_0_11z[11:9];
  assign celloutsig_0_29z = { in_data[90:73], celloutsig_0_10z } <= in_data[61:43];
  assign celloutsig_0_52z = ! { celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_58z = ! { _04_[5:1], celloutsig_0_51z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_21z = ! { celloutsig_0_9z[8:6], celloutsig_0_14z };
  assign celloutsig_0_30z = ! celloutsig_0_9z[5:1];
  assign celloutsig_0_32z = ! { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_39z = { celloutsig_0_14z[5:2], celloutsig_0_1z } || { celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[171:154], celloutsig_1_0z, celloutsig_1_0z } || in_data[128:109];
  assign celloutsig_1_6z = in_data[188:184] || { in_data[115:113], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[5:1] || { _04_[10:9], celloutsig_0_2z };
  assign celloutsig_0_42z = celloutsig_0_4z[12:8] < { celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z } < { celloutsig_0_11z[14:13], _04_[12], _00_, _04_[10:0] };
  assign celloutsig_0_44z = celloutsig_0_6z & ~(celloutsig_0_17z);
  assign celloutsig_0_81z = celloutsig_0_69z[8] & ~(celloutsig_0_58z);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_3z);
  assign celloutsig_0_25z = celloutsig_0_2z[2] & ~(celloutsig_0_6z);
  assign celloutsig_0_9z = { celloutsig_0_4z[11:7], celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_4z[8:6], celloutsig_0_5z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_2z = in_data[61:59] % { 1'h1, in_data[14], celloutsig_0_1z };
  assign celloutsig_0_55z = { celloutsig_0_9z[5:4], celloutsig_0_50z, celloutsig_0_44z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_44z, celloutsig_0_30z, celloutsig_0_23z } * { celloutsig_0_17z, celloutsig_0_37z, _02_, celloutsig_0_48z, celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_42z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_4z[13:5], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_2z } * { _04_[5:2], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_27z = { celloutsig_0_19z[12:11], celloutsig_0_6z, celloutsig_0_22z } * { celloutsig_0_19z[3], celloutsig_0_2z };
  assign celloutsig_0_0z = ~ in_data[93:85];
  assign celloutsig_0_37z = ~ { celloutsig_0_9z[7:0], celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_7z = ~ { celloutsig_0_4z[9:8], celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[51:42], celloutsig_0_3z, celloutsig_0_2z } >> in_data[88:75];
  assign celloutsig_1_5z = in_data[173:167] >> { in_data[162:161], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_9z[4:2], celloutsig_0_9z, celloutsig_0_4z } >> { in_data[80:57], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_16z = { _00_, _04_[10:2], celloutsig_0_9z } >> { celloutsig_0_14z[5:1], celloutsig_0_1z, _04_[12], _00_, _04_[10:0] };
  assign celloutsig_0_48z = { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_43z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_40z } <<< { celloutsig_0_7z[2], celloutsig_0_32z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_8z[0], celloutsig_1_0z, celloutsig_1_1z } <<< { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_9z[6:4], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_4z } <<< in_data[21:3];
  assign celloutsig_0_14z = { celloutsig_0_9z[4:1], celloutsig_0_5z, celloutsig_0_12z } ^ celloutsig_0_9z[8:3];
  assign _03_[13] = _01_;
  assign _04_[11] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
