
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000412                       # Number of seconds simulated (Second)
simTicks                                    412035500                       # Number of ticks simulated (Tick)
finalTick                                   683921500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     35.35                       # Real time elapsed on the host (Second)
hostTickRate                                 11654359                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1753944                       # Number of bytes of host memory used (Byte)
simInsts                                      1663042                       # Number of instructions simulated (Count)
simOps                                        2591266                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47039                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      73293                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          128                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         1279                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       219565                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean   104.440635                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev   307.809832                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      196262     89.39%     89.39% |         457      0.21%     89.59% |         517      0.24%     89.83% |         476      0.22%     90.05% |         510      0.23%     90.28% |          32      0.01%     90.29% |         852      0.39%     90.68% |         447      0.20%     90.89% |       20012      9.11%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       219565                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1200679                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.307659                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.232210                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.511075                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |      846540     70.51%     70.51% |      351376     29.26%     99.77% |        2307      0.19%     99.96% |         231      0.02%     99.98% |         103      0.01%     99.99% |          52      0.00%     99.99% |          22      0.00%    100.00% |          19      0.00%    100.00% |          29      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1200679                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1200914                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     7.017704                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.263685                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    36.069621                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1177884     98.08%     98.08% |        2560      0.21%     98.30% |       20460      1.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1200914                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      1130413                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000792                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000176                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.237437                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |     1130406    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      1130413                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples        70501                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   103.492872                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    53.713904                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   110.782866                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |       47471     67.33%     67.33% |        2560      3.63%     70.96% |       20460     29.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           5      0.01%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total        70501                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       109310                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean   209.565566                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev   410.248608                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |       86007     78.68%     78.68% |         457      0.42%     79.10% |         517      0.47%     79.57% |         476      0.44%     80.01% |         510      0.47%     80.47% |          32      0.03%     80.50% |         852      0.78%     81.28% |         447      0.41%     81.69% |       20012     18.31%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       109310                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples        74788                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.319303                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.637307                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |       71877     96.11%     96.11% |         590      0.79%     96.90% |        2172      2.90%     99.80% |          60      0.08%     99.88% |          65      0.09%     99.97% |          10      0.01%     99.98% |          10      0.01%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total        74788                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples        35467                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000451                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.030034                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |       35459     99.98%     99.98% |           0      0.00%     99.98% |           8      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total        35467                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch         1054      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data         1054      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch         1054      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data         1054      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |       13400      4.72%      4.72% |       16956      5.97%     10.69% |       16920      5.96%     16.65% |       16910      5.96%     22.61% |       16904      5.95%     28.56% |       16906      5.95%     34.51% |       16915      5.96%     40.47% |       16914      5.96%     46.43% |       16901      5.95%     52.38% |       16900      5.95%     58.33% |       16905      5.95%     64.29% |       16896      5.95%     70.24% |       16899      5.95%     76.19% |       16897      5.95%     82.14% |       16901      5.95%     88.09% |       16898      5.95%     94.05% |       16904      5.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       283926                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |       21558      3.28%      3.28% |       39699      6.04%      9.32% |       39830      6.06%     15.38% |       39748      6.05%     21.42% |       39737      6.04%     27.47% |       39728      6.04%     33.51% |       39747      6.05%     39.56% |       39750      6.05%     45.61% |       39722      6.04%     51.65% |       39719      6.04%     57.69% |       39733      6.04%     63.74% |       39725      6.04%     69.78% |       39736      6.04%     75.82% |       39737      6.04%     81.87% |       39733      6.04%     87.91% |       39728      6.04%     93.96% |       39730      6.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       657360                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       22369      8.62%      8.62% |       15084      5.81%     14.43% |       15087      5.81%     20.24% |       14792      5.70%     25.93% |       14792      5.70%     31.63% |       14792      5.70%     37.33% |       14792      5.70%     43.03% |       14792      5.70%     48.72% |       14792      5.70%     54.42% |       14792      5.70%     60.12% |       14792      5.70%     65.82% |       14792      5.70%     71.51% |       14792      5.70%     77.21% |       14792      5.70%     82.91% |       14792      5.70%     88.61% |       14792      5.70%     94.30% |       14792      5.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       259628                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          88     34.65%     34.65% |          13      5.12%     39.76% |          15      5.91%     45.67% |          13      5.12%     50.79% |          11      4.33%     55.12% |           8      3.15%     58.27% |           9      3.54%     61.81% |           8      3.15%     64.96% |           9      3.54%     68.50% |           9      3.54%     72.05% |          10      3.94%     75.98% |          11      4.33%     80.31% |          13      5.12%     85.43% |          14      5.51%     90.94% |          13      5.12%     96.06% |           7      2.76%     98.82% |           3      1.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          254                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         858      3.21%      3.21% |        1639      6.14%      9.35% |        1641      6.15%     15.50% |        1613      6.04%     21.54% |        1612      6.04%     27.58% |        1613      6.04%     33.62% |        1615      6.05%     39.67% |        1612      6.04%     45.71% |        1612      6.04%     51.74% |        1611      6.03%     57.78% |        1612      6.04%     63.82% |        1611      6.03%     69.85% |        1612      6.04%     75.89% |        1609      6.03%     81.91% |        1610      6.03%     87.94% |        1609      6.03%     93.97% |        1610      6.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total        26699                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          41      0.12%      0.12% |        2003      6.10%      6.23% |        2062      6.28%     12.51% |        2061      6.28%     18.79% |        2019      6.15%     24.94% |        1998      6.09%     31.03% |        2061      6.28%     37.31% |        2061      6.28%     43.59% |        2061      6.28%     49.87% |        2061      6.28%     56.15% |        2061      6.28%     62.43% |        2061      6.28%     68.71% |        2061      6.28%     74.99% |        2061      6.28%     81.27% |        2061      6.28%     87.55% |        2050      6.25%     93.80% |        2036      6.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        32819                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         417     17.42%     17.42% |        1810     75.61%     93.02% |          13      0.54%     93.57% |          13      0.54%     94.11% |          14      0.58%     94.70% |          11      0.46%     95.15% |          11      0.46%     95.61% |          11      0.46%     96.07% |          11      0.46%     96.53% |          11      0.46%     96.99% |          11      0.46%     97.45% |          11      0.46%     97.91% |          13      0.54%     98.45% |          13      0.54%     99.00% |          12      0.50%     99.50% |           7      0.29%     99.79% |           5      0.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total         2394                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          82      3.89%      3.89% |        1808     85.73%     89.62% |          15      0.71%     90.33% |          14      0.66%     90.99% |          15      0.71%     91.70% |          15      0.71%     92.41% |          14      0.66%     93.08% |          14      0.66%     93.74% |          14      0.66%     94.40% |          14      0.66%     95.07% |          14      0.66%     95.73% |          14      0.66%     96.40% |          16      0.76%     97.16% |          16      0.76%     97.91% |          15      0.71%     98.62% |          15      0.71%     99.34% |          14      0.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         2109                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          49      2.05%      2.05% |         281     11.74%     13.78% |        1815     75.81%     89.60% |          22      0.92%     90.52% |          18      0.75%     91.27% |          19      0.79%     92.06% |          16      0.67%     92.73% |          16      0.67%     93.40% |          16      0.67%     94.07% |          17      0.71%     94.78% |          17      0.71%     95.49% |          17      0.71%     96.20% |          18      0.75%     96.95% |          19      0.79%     97.74% |          19      0.79%     98.54% |          18      0.75%     99.29% |          17      0.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total         2394                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         762      1.16%      1.16% |        2241      3.41%      4.57% |        2567      3.90%      8.47% |        4310      6.55%     15.02% |        4265      6.48%     21.51% |        4242      6.45%     27.96% |        4316      6.56%     34.52% |        4313      6.56%     41.08% |        4308      6.55%     47.63% |        4307      6.55%     54.18% |        4308      6.55%     60.73% |        4307      6.55%     67.28% |        4307      6.55%     73.82% |        4305      6.55%     80.37% |        4307      6.55%     86.92% |        4307      6.55%     93.47% |        4296      6.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        65768                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          36     14.34%     14.34% |          12      4.78%     19.12% |          11      4.38%     23.51% |          15      5.98%     29.48% |          12      4.78%     34.26% |          13      5.18%     39.44% |          14      5.58%     45.02% |          13      5.18%     50.20% |          14      5.58%     55.78% |          14      5.58%     61.35% |          14      5.58%     66.93% |          14      5.58%     72.51% |          13      5.18%     77.69% |          13      5.18%     82.87% |          14      5.58%     88.45% |          15      5.98%     94.42% |          14      5.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total          251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          31     13.48%     13.48% |          12      5.22%     18.70% |          11      4.78%     23.48% |          13      5.65%     29.13% |          12      5.22%     34.35% |          13      5.65%     40.00% |          13      5.65%     45.65% |          12      5.22%     50.87% |          13      5.65%     56.52% |          13      5.65%     62.17% |          13      5.65%     67.83% |          13      5.65%     73.48% |          13      5.65%     79.13% |          12      5.22%     84.35% |          12      5.22%     89.57% |          12      5.22%     94.78% |          12      5.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total          230                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |         360     61.54%     61.54% |          14      2.39%     63.93% |          14      2.39%     66.32% |          14      2.39%     68.72% |          14      2.39%     71.11% |          15      2.56%     73.68% |          14      2.39%     76.07% |          14      2.39%     78.46% |          14      2.39%     80.85% |          14      2.39%     83.25% |          14      2.39%     85.64% |          14      2.39%     88.03% |          14      2.39%     90.43% |          14      2.39%     92.82% |          14      2.39%     95.21% |          14      2.39%     97.61% |          14      2.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total          585                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |         133      0.40%      0.40% |        2090      6.21%      6.61% |        2092      6.22%     12.82% |        2095      6.23%     19.05% |        2096      6.23%     25.28% |        2098      6.23%     31.51% |        2098      6.23%     37.75% |        2094      6.22%     43.97% |        2096      6.23%     50.20% |        2095      6.23%     56.42% |        2096      6.23%     62.65% |        2095      6.23%     68.88% |        2097      6.23%     75.11% |        2094      6.22%     81.33% |        2095      6.23%     87.56% |        2093      6.22%     93.78% |        2094      6.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total        33651                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         331     10.77%     10.77% |         188      6.12%     16.88% |         192      6.25%     23.13% |         172      5.60%     28.72% |         167      5.43%     34.16% |         167      5.43%     39.59% |         173      5.63%     45.22% |         173      5.63%     50.85% |         167      5.43%     56.28% |         168      5.47%     61.74% |         168      5.47%     67.21% |         168      5.47%     72.67% |         168      5.47%     78.14% |         168      5.47%     83.60% |         168      5.47%     89.07% |         168      5.47%     94.53% |         168      5.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         3074                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         394     43.54%     43.54% |          61      6.74%     50.28% |          60      6.63%     56.91% |          29      3.20%     60.11% |          28      3.09%     63.20% |          27      2.98%     66.19% |          28      3.09%     69.28% |          29      3.20%     72.49% |          28      3.09%     75.58% |          28      3.09%     78.67% |          28      3.09%     81.77% |          28      3.09%     84.86% |          27      2.98%     87.85% |          27      2.98%     90.83% |          27      2.98%     93.81% |          28      3.09%     96.91% |          28      3.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total          905                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          33     60.00%     60.00% |           1      1.82%     61.82% |           6     10.91%     72.73% |           3      5.45%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           0      0.00%     78.18% |           1      1.82%     80.00% |           3      5.45%     85.45% |           3      5.45%     90.91% |           3      5.45%     96.36% |           2      3.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           55                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           5      0.02%      0.02% |        1990      6.11%      6.12% |        2047      6.28%     12.40% |        2047      6.28%     18.68% |        2007      6.16%     24.84% |        1984      6.09%     30.93% |        2047      6.28%     37.21% |        2047      6.28%     43.49% |        2047      6.28%     49.77% |        2047      6.28%     56.06% |        2047      6.28%     62.34% |        2047      6.28%     68.62% |        2048      6.28%     74.90% |        2048      6.28%     81.19% |        2048      6.28%     87.47% |        2048      6.28%     93.76% |        2035      6.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total        32589                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          58     95.08%     95.08% |           1      1.64%     96.72% |           1      1.64%     98.36% |           1      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           61                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |         332     21.07%     21.07% |          80      5.08%     26.14% |          84      5.33%     31.47% |          94      5.96%     37.44% |          69      4.38%     41.81% |          73      4.63%     46.45% |          72      4.57%     51.02% |          78      4.95%     55.96% |          67      4.25%     60.22% |          67      4.25%     64.47% |          65      4.12%     68.59% |          68      4.31%     72.91% |          85      5.39%     78.30% |          86      5.46%     83.76% |          85      5.39%     89.15% |          83      5.27%     94.42% |          88      5.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total         1576                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |       21227      3.24%      3.24% |       39511      6.04%      9.28% |       39638      6.06%     15.34% |       39576      6.05%     21.39% |       39570      6.05%     27.44% |       39561      6.05%     33.48% |       39574      6.05%     39.53% |       39577      6.05%     45.58% |       39555      6.05%     51.63% |       39551      6.04%     57.67% |       39565      6.05%     63.72% |       39557      6.05%     69.76% |       39568      6.05%     75.81% |       39569      6.05%     81.86% |       39565      6.05%     87.91% |       39560      6.05%     93.95% |       39562      6.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       654286                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          28     12.33%     12.33% |          12      5.29%     17.62% |          11      4.85%     22.47% |          13      5.73%     28.19% |          12      5.29%     33.48% |          13      5.73%     39.21% |          13      5.73%     44.93% |          12      5.29%     50.22% |          13      5.73%     55.95% |          13      5.73%     61.67% |          13      5.73%     67.40% |          13      5.73%     73.13% |          13      5.73%     78.85% |          12      5.29%     84.14% |          12      5.29%     89.43% |          12      5.29%     94.71% |          12      5.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total          227                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          76     31.40%     31.40% |          13      5.37%     36.78% |          15      6.20%     42.98% |          13      5.37%     48.35% |          11      4.55%     52.89% |           8      3.31%     56.20% |           9      3.72%     59.92% |           8      3.31%     63.22% |           9      3.72%     66.94% |           9      3.72%     70.66% |          10      4.13%     74.79% |          11      4.55%     79.34% |          13      5.37%     84.71% |          14      5.79%     90.50% |          13      5.37%     95.87% |           7      2.89%     98.76% |           3      1.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total          242                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         440      1.69%      1.69% |        1624      6.23%      7.92% |        1626      6.24%     14.16% |        1598      6.13%     20.30% |        1598      6.13%     26.43% |        1598      6.13%     32.56% |        1601      6.15%     38.71% |        1598      6.13%     44.84% |        1598      6.13%     50.98% |        1597      6.13%     57.11% |        1598      6.13%     63.24% |        1597      6.13%     69.37% |        1598      6.13%     75.50% |        1595      6.12%     81.63% |        1596      6.13%     87.75% |        1595      6.12%     93.87% |        1596      6.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total        26053                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |        1705     92.36%     92.36% |          17      0.92%     93.28% |           9      0.49%     93.77% |           8      0.43%     94.20% |           9      0.49%     94.69% |           8      0.43%     95.12% |           8      0.43%     95.56% |           8      0.43%     95.99% |           8      0.43%     96.42% |           8      0.43%     96.86% |           8      0.43%     97.29% |           8      0.43%     97.72% |           8      0.43%     98.16% |           9      0.49%     98.65% |           8      0.43%     99.08% |           9      0.49%     99.57% |           8      0.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total         1846                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          28     16.87%     16.87% |           8      4.82%     21.69% |          10      6.02%     27.71% |           8      4.82%     32.53% |           8      4.82%     37.35% |           9      5.42%     42.77% |           8      4.82%     47.59% |           8      4.82%     52.41% |           8      4.82%     57.23% |           8      4.82%     62.05% |           8      4.82%     66.87% |           8      4.82%     71.69% |           9      5.42%     77.11% |          10      6.02%     83.13% |          10      6.02%     89.16% |           9      5.42%     94.58% |           9      5.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total          166                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |          11     39.29%     39.29% |           1      3.57%     42.86% |           1      3.57%     46.43% |           1      3.57%     50.00% |           1      3.57%     53.57% |           2      7.14%     60.71% |           1      3.57%     64.29% |           1      3.57%     67.86% |           1      3.57%     71.43% |           1      3.57%     75.00% |           1      3.57%     78.57% |           1      3.57%     82.14% |           1      3.57%     85.71% |           1      3.57%     89.29% |           1      3.57%     92.86% |           1      3.57%     96.43% |           1      3.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total           28                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           7      0.38%      0.38% |        1796     98.52%     98.90% |           1      0.05%     98.96% |           2      0.11%     99.07% |           3      0.16%     99.23% |           1      0.05%     99.29% |           1      0.05%     99.34% |           1      0.05%     99.40% |           1      0.05%     99.45% |           1      0.05%     99.51% |           1      0.05%     99.56% |           1      0.05%     99.62% |           2      0.11%     99.73% |           2      0.11%     99.84% |           1      0.05%     99.89% |           1      0.05%     99.95% |           1      0.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         1823                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |       11197      4.54%      4.54% |       14768      5.98%     10.52% |       14729      5.97%     16.49% |       14710      5.96%     22.45% |       14730      5.97%     28.42% |       14727      5.97%     34.38% |       14737      5.97%     40.36% |       14734      5.97%     46.33% |       14730      5.97%     52.29% |       14730      5.97%     58.26% |       14736      5.97%     64.23% |       14725      5.97%     70.20% |       14708      5.96%     76.16% |       14705      5.96%     82.12% |       14710      5.96%     88.08% |       14710      5.96%     94.04% |       14712      5.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       246798                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       21914      9.71%      9.71% |       13013      5.76%     15.47% |       12959      5.74%     21.21% |       12695      5.62%     26.84% |       12737      5.64%     32.48% |       12759      5.65%     38.13% |       12696      5.62%     43.76% |       12696      5.62%     49.38% |       12696      5.62%     55.00% |       12696      5.62%     60.63% |       12696      5.62%     66.25% |       12696      5.62%     71.88% |       12695      5.62%     77.50% |       12695      5.62%     83.12% |       12695      5.62%     88.75% |       12695      5.62%     94.37% |       12708      5.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       225741                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |         349     62.66%     62.66% |          13      2.33%     64.99% |          13      2.33%     67.32% |          13      2.33%     69.66% |          13      2.33%     71.99% |          13      2.33%     74.33% |          13      2.33%     76.66% |          13      2.33%     78.99% |          13      2.33%     81.33% |          13      2.33%     83.66% |          13      2.33%     86.00% |          13      2.33%     88.33% |          13      2.33%     90.66% |          13      2.33%     93.00% |          13      2.33%     95.33% |          13      2.33%     97.67% |          13      2.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          557                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          41      0.12%      0.12% |        2003      6.10%      6.23% |        2062      6.28%     12.51% |        2061      6.28%     18.79% |        2019      6.15%     24.94% |        1998      6.09%     31.03% |        2061      6.28%     37.31% |        2061      6.28%     43.59% |        2061      6.28%     49.87% |        2061      6.28%     56.15% |        2061      6.28%     62.43% |        2061      6.28%     68.71% |        2061      6.28%     74.99% |        2061      6.28%     81.27% |        2061      6.28%     87.55% |        2050      6.25%     93.80% |        2036      6.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        32819                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         410     71.80%     71.80% |          14      2.45%     74.26% |          12      2.10%     76.36% |          11      1.93%     78.28% |          11      1.93%     80.21% |          10      1.75%     81.96% |          10      1.75%     83.71% |          10      1.75%     85.46% |          10      1.75%     87.22% |          10      1.75%     88.97% |          10      1.75%     90.72% |          10      1.75%     92.47% |          11      1.93%     94.40% |          11      1.93%     96.32% |          11      1.93%     98.25% |           6      1.05%     99.30% |           4      0.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          571                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          82      3.89%      3.89% |        1808     85.73%     89.62% |          15      0.71%     90.33% |          14      0.66%     90.99% |          15      0.71%     91.70% |          15      0.71%     92.41% |          14      0.66%     93.08% |          14      0.66%     93.74% |          14      0.66%     94.40% |          14      0.66%     95.07% |          14      0.66%     95.73% |          14      0.66%     96.40% |          16      0.76%     97.16% |          16      0.76%     97.91% |          15      0.71%     98.62% |          15      0.71%     99.34% |          14      0.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         2109                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          49      2.05%      2.05% |         281     11.74%     13.78% |        1815     75.81%     89.60% |          22      0.92%     90.52% |          18      0.75%     91.27% |          19      0.79%     92.06% |          16      0.67%     92.73% |          16      0.67%     93.40% |          16      0.67%     94.07% |          17      0.71%     94.78% |          17      0.71%     95.49% |          17      0.71%     96.20% |          18      0.75%     96.95% |          19      0.79%     97.74% |          19      0.79%     98.54% |          18      0.75%     99.29% |          17      0.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total         2394                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         366      1.13%      1.13% |         190      0.59%      1.72% |         460      1.43%      3.15% |        2234      6.92%     10.07% |        2230      6.91%     16.98% |        2231      6.91%     23.89% |        2241      6.94%     30.83% |        2237      6.93%     37.76% |        2233      6.92%     44.68% |        2232      6.92%     51.60% |        2233      6.92%     58.52% |        2232      6.92%     65.43% |        2232      6.92%     72.35% |        2230      6.91%     79.25% |        2232      6.92%     86.17% |        2231      6.91%     93.08% |        2233      6.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        32277                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         396      1.18%      1.18% |        2051      6.12%      7.31% |        2107      6.29%     13.60% |        2076      6.20%     19.80% |        2035      6.08%     25.87% |        2011      6.00%     31.88% |        2075      6.20%     38.07% |        2076      6.20%     44.27% |        2075      6.20%     50.47% |        2075      6.20%     56.66% |        2075      6.20%     62.86% |        2075      6.20%     69.05% |        2075      6.20%     75.25% |        2075      6.20%     81.45% |        2075      6.20%     87.64% |        2076      6.20%     93.84% |        2063      6.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        33491                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          36     14.34%     14.34% |          12      4.78%     19.12% |          11      4.38%     23.51% |          15      5.98%     29.48% |          12      4.78%     34.26% |          13      5.18%     39.44% |          14      5.58%     45.02% |          13      5.18%     50.20% |          14      5.58%     55.78% |          14      5.58%     61.35% |          14      5.58%     66.93% |          14      5.58%     72.51% |          13      5.18%     77.69% |          13      5.18%     82.87% |          14      5.58%     88.45% |          15      5.98%     94.42% |          14      5.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total          251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          31     13.48%     13.48% |          12      5.22%     18.70% |          11      4.78%     23.48% |          13      5.65%     29.13% |          12      5.22%     34.35% |          13      5.65%     40.00% |          13      5.65%     45.65% |          12      5.22%     50.87% |          13      5.65%     56.52% |          13      5.65%     62.17% |          13      5.65%     67.83% |          13      5.65%     73.48% |          13      5.65%     79.13% |          12      5.22%     84.35% |          12      5.22%     89.57% |          12      5.22%     94.78% |          12      5.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total          230                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |         360     61.54%     61.54% |          14      2.39%     63.93% |          14      2.39%     66.32% |          14      2.39%     68.72% |          14      2.39%     71.11% |          15      2.56%     73.68% |          14      2.39%     76.07% |          14      2.39%     78.46% |          14      2.39%     80.85% |          14      2.39%     83.25% |          14      2.39%     85.64% |          14      2.39%     88.03% |          14      2.39%     90.43% |          14      2.39%     92.82% |          14      2.39%     95.21% |          14      2.39%     97.61% |          14      2.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total          585                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         196      6.38%      6.38% |         122      3.97%     10.34% |         131      4.26%     14.61% |         160      5.20%     19.81% |         186      6.05%     25.86% |         221      7.19%     33.05% |         223      7.25%     40.31% |         174      5.66%     45.97% |         179      5.82%     51.79% |         203      6.60%     58.39% |         196      6.38%     64.77% |         212      6.90%     71.67% |         220      7.16%     78.82% |         197      6.41%     85.23% |         226      7.35%     92.58% |         228      7.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         3074                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |        2068      6.14%      6.14% |        2159      6.41%     12.54% |        2137      6.34%     18.88% |        2141      6.35%     25.23% |        2121      6.29%     31.53% |        2120      6.29%     37.82% |        2111      6.26%     44.08% |        2079      6.17%     50.25% |        2089      6.20%     56.44% |        2121      6.29%     62.74% |        2115      6.27%     69.01% |        2052      6.09%     75.10% |        2095      6.22%     81.31% |        2085      6.19%     87.50% |        2111      6.26%     93.76% |        2102      6.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total        33706                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |      205820     93.42%     93.42% |          47      0.02%     93.44% |          45      0.02%     93.46% |          47      0.02%     93.48% |          87      0.04%     93.52% |         109      0.05%     93.57% |          74      0.03%     93.60% |          76      0.03%     93.64% |          76      0.03%     93.67% |          43      0.02%     93.69% |          44      0.02%     93.71% |          28      0.01%     93.72% |          60      0.03%     93.75% |          58      0.03%     93.78% |          38      0.02%     93.79% |       13673      6.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       220325                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           2      0.88%      0.88% |          53     23.25%     24.12% |          32     14.04%     38.16% |          15      6.58%     44.74% |          13      5.70%     50.44% |          32     14.04%     64.47% |           7      3.07%     67.54% |           5      2.19%     69.74% |           0      0.00%     69.74% |           2      0.88%     70.61% |          25     10.96%     81.58% |           0      0.00%     81.58% |          21      9.21%     90.79% |           2      0.88%     91.67% |          17      7.46%     99.12% |           2      0.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total          228                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |          23      3.93%      3.93% |          49      8.38%     12.31% |          31      5.30%     17.61% |          49      8.38%     25.98% |          62     10.60%     36.58% |          67     11.45%     48.03% |          46      7.86%     55.90% |          47      8.03%     63.93% |          51      8.72%     72.65% |          30      5.13%     77.78% |          29      4.96%     82.74% |          11      1.88%     84.62% |          29      4.96%     89.57% |          38      6.50%     96.07% |          13      2.22%     98.29% |          10      1.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total          585                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          54      5.12%      5.12% |          67      6.36%     11.48% |          70      6.64%     18.12% |          73      6.93%     25.05% |          88      8.35%     33.40% |          89      8.44%     41.84% |          74      7.02%     48.86% |          67      6.36%     55.22% |          64      6.07%     61.29% |          66      6.26%     67.55% |          50      4.74%     72.30% |          36      3.42%     75.71% |          57      5.41%     81.12% |          67      6.36%     87.48% |          65      6.17%     93.64% |          67      6.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total         1054                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          26      4.55%      4.55% |          86     15.06%     19.61% |          66     11.56%     31.17% |          31      5.43%     36.60% |          33      5.78%     42.38% |          57      9.98%     52.36% |          22      3.85%     56.22% |          21      3.68%     59.89% |          19      3.33%     63.22% |          38      6.65%     69.88% |          41      7.18%     77.06% |          19      3.33%     80.39% |          37      6.48%     86.87% |          20      3.50%     90.37% |          33      5.78%     96.15% |          22      3.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          571                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |         107      5.87%      5.87% |         112      6.14%     12.01% |         113      6.20%     18.21% |         130      7.13%     25.34% |         113      6.20%     31.54% |         119      6.53%     38.07% |         116      6.36%     44.43% |         112      6.14%     50.58% |         113      6.20%     56.77% |         111      6.09%     62.86% |         114      6.25%     69.12% |         109      5.98%     75.10% |         114      6.25%     81.35% |         115      6.31%     87.66% |         115      6.31%     93.97% |         110      6.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total         1823                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |         133      5.56%      5.56% |         198      8.27%     13.83% |         179      7.48%     21.30% |         161      6.73%     28.03% |         146      6.10%     34.13% |         176      7.35%     41.48% |         138      5.76%     47.24% |         133      5.56%     52.80% |         132      5.51%     58.31% |         149      6.22%     64.54% |         155      6.47%     71.01% |         128      5.35%     76.36% |         151      6.31%     82.66% |         135      5.64%     88.30% |         148      6.18%     94.49% |         132      5.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total         2394                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       24668     68.85%     68.85% |         246      0.69%     69.53% |         209      0.58%     70.12% |         210      0.59%     70.70% |         251      0.70%     71.40% |         283      0.79%     72.19% |         219      0.61%     72.80% |         214      0.60%     73.40% |         214      0.60%     74.00% |         175      0.49%     74.49% |         188      0.52%     75.01% |         141      0.39%     75.41% |         200      0.56%     75.96% |         185      0.52%     76.48% |         177      0.49%     76.97% |        8250     23.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total        35830                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          25      6.56%      6.56% |          23      6.04%     12.60% |          26      6.82%     19.42% |          28      7.35%     26.77% |          27      7.09%     33.86% |          27      7.09%     40.94% |          26      6.82%     47.77% |          22      5.77%     53.54% |          18      4.72%     58.27% |          20      5.25%     63.52% |          20      5.25%     68.77% |          23      6.04%     74.80% |          27      7.09%     81.89% |          22      5.77%     87.66% |          23      6.04%     93.70% |          24      6.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          381                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           0      0.00%      0.00% |           2      3.03%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |          16     24.24%     27.27% |           1      1.52%     28.79% |           2      3.03%     31.82% |           1      1.52%     33.33% |           1      1.52%     34.85% |          17     25.76%     60.61% |           2      3.03%     63.64% |           0      0.00%     63.64% |           1      1.52%     65.15% |           1      1.52%     66.67% |           5      7.58%     74.24% |          17     25.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           66                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |          29      4.78%      4.78% |          42      6.92%     11.70% |          44      7.25%     18.95% |          45      7.41%     26.36% |          45      7.41%     33.77% |          61     10.05%     43.82% |          46      7.58%     51.40% |          44      7.25%     58.65% |          45      7.41%     66.06% |          29      4.78%     70.84% |          28      4.61%     75.45% |          13      2.14%     77.59% |          29      4.78%     82.37% |          44      7.25%     89.62% |          37      6.10%     95.72% |          26      4.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          607                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |         171      6.35%      6.35% |          99      3.68%     10.03% |         105      3.90%     13.94% |         132      4.91%     18.84% |         159      5.91%     24.75% |         194      7.21%     31.96% |         196      7.28%     39.24% |         152      5.65%     44.89% |         161      5.98%     50.87% |         182      6.76%     57.64% |         176      6.54%     64.18% |         189      7.02%     71.20% |         193      7.17%     78.37% |         175      6.50%     84.88% |         203      7.54%     92.42% |         204      7.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total         2691                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |        1812      6.20%      6.20% |        1815      6.22%     12.42% |        1826      6.25%     18.67% |        1832      6.27%     24.95% |        1824      6.25%     31.19% |        1802      6.17%     37.36% |        1835      6.28%     43.65% |        1813      6.21%     49.85% |        1819      6.23%     56.08% |        1842      6.31%     62.39% |        1841      6.30%     68.69% |        1811      6.20%     74.90% |        1824      6.25%     81.14% |        1825      6.25%     87.39% |        1841      6.30%     93.70% |        1841      6.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total        29203                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           2      0.88%      0.88% |          53     23.35%     24.23% |          32     14.10%     38.33% |          15      6.61%     44.93% |          13      5.73%     50.66% |          32     14.10%     64.76% |           7      3.08%     67.84% |           5      2.20%     70.04% |           0      0.00%     70.04% |           2      0.88%     70.93% |          25     11.01%     81.94% |           0      0.00%     81.94% |          20      8.81%     90.75% |           2      0.88%     91.63% |          17      7.49%     99.12% |           2      0.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total          227                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         123      6.02%      6.02% |         144      7.05%     13.07% |         132      6.46%     19.53% |         148      7.24%     26.77% |         135      6.61%     33.38% |         141      6.90%     40.28% |         136      6.66%     46.94% |         132      6.46%     53.40% |         137      6.71%     60.11% |         113      5.53%     65.64% |         117      5.73%     71.37% |         113      5.53%     76.90% |         119      5.82%     82.72% |         124      6.07%     88.79% |         117      5.73%     94.52% |         112      5.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         2043                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           1      1.54%      1.54% |           2      3.08%      4.62% |           1      1.54%      6.15% |           2      3.08%      9.23% |          20     30.77%     40.00% |          18     27.69%     67.69% |           0      0.00%     67.69% |           2      3.08%     70.77% |           1      1.54%     72.31% |           0      0.00%     72.31% |           1      1.54%     73.85% |           1      1.54%     75.38% |          14     21.54%     96.92% |           0      0.00%     96.92% |           1      1.54%     98.46% |           1      1.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           65                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |         133      5.56%      5.56% |         198      8.27%     13.83% |         179      7.48%     21.30% |         161      6.73%     28.03% |         146      6.10%     34.13% |         176      7.35%     41.48% |         138      5.76%     47.24% |         133      5.56%     52.80% |         132      5.51%     58.31% |         149      6.22%     64.54% |         155      6.47%     71.01% |         128      5.35%     76.36% |         151      6.31%     82.66% |         135      5.64%     88.30% |         148      6.18%     94.49% |         132      5.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total         2394                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |       24513     74.69%     74.69% |           3      0.01%     74.70% |           0      0.00%     74.70% |           0      0.00%     74.70% |          19      0.06%     74.76% |          30      0.09%     74.85% |          28      0.09%     74.94% |          30      0.09%     75.03% |          30      0.09%     75.12% |          14      0.04%     75.16% |          15      0.05%     75.21% |          14      0.04%     75.25% |          17      0.05%     75.30% |          14      0.04%     75.34% |           0      0.00%     75.34% |        8092     24.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total        32819                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |          23      3.93%      3.93% |          49      8.38%     12.31% |          31      5.30%     17.61% |          49      8.38%     25.98% |          62     10.60%     36.58% |          67     11.45%     48.03% |          46      7.86%     55.90% |          47      8.03%     63.93% |          51      8.72%     72.65% |          30      5.13%     77.78% |          29      4.96%     82.74% |          11      1.88%     84.62% |          29      4.96%     89.57% |          38      6.50%     96.07% |          13      2.22%     98.29% |          10      1.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total          585                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           0      0.00%      0.00% |           2      3.03%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |          16     24.24%     27.27% |           1      1.52%     28.79% |           2      3.03%     31.82% |           1      1.52%     33.33% |           1      1.52%     34.85% |          17     25.76%     60.61% |           2      3.03%     63.64% |           0      0.00%     63.64% |           1      1.52%     65.15% |           1      1.52%     66.67% |           5      7.58%     74.24% |          17     25.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           66                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          25      6.56%      6.56% |          23      6.04%     12.60% |          26      6.82%     19.42% |          28      7.35%     26.77% |          27      7.09%     33.86% |          27      7.09%     40.94% |          26      6.82%     47.77% |          22      5.77%     53.54% |          18      4.72%     58.27% |          20      5.25%     63.52% |          20      5.25%     68.77% |          23      6.04%     74.80% |          27      7.09%     81.89% |          22      5.77%     87.66% |          23      6.04%     93.70% |          24      6.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          381                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |          29      4.78%      4.78% |          42      6.92%     11.70% |          44      7.25%     18.95% |          45      7.41%     26.36% |          45      7.41%     33.77% |          61     10.05%     43.82% |          46      7.58%     51.40% |          44      7.25%     58.65% |          45      7.41%     66.06% |          29      4.78%     70.84% |          28      4.61%     75.45% |          13      2.14%     77.59% |          29      4.78%     82.37% |          44      7.25%     89.62% |          37      6.10%     95.72% |          26      4.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          607                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           2      0.87%      0.87% |          53     23.04%     23.91% |          32     13.91%     37.83% |          15      6.52%     44.35% |          16      6.96%     51.30% |          32     13.91%     65.22% |           7      3.04%     68.26% |           5      2.17%     70.43% |           0      0.00%     70.43% |           2      0.87%     71.30% |          25     10.87%     82.17% |           0      0.00%     82.17% |          20      8.70%     90.87% |           2      0.87%     91.74% |          17      7.39%     99.13% |           2      0.87%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total          230                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |      181277     97.03%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |           0      0.00%     97.03% |        5554      2.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total       186831                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       24666     69.29%     69.29% |         193      0.54%     69.83% |         177      0.50%     70.33% |         195      0.55%     70.87% |         235      0.66%     71.53% |         251      0.71%     72.24% |         212      0.60%     72.83% |         209      0.59%     73.42% |         214      0.60%     74.02% |         173      0.49%     74.51% |         163      0.46%     74.97% |         141      0.40%     75.36% |         180      0.51%     75.87% |         183      0.51%     76.38% |         160      0.45%     76.83% |        8248     23.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total        35600                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          25      4.62%      4.62% |          71     13.12%     17.74% |          65     12.01%     29.76% |          30      5.55%     35.30% |          32      5.91%     41.22% |          57     10.54%     51.76% |          22      4.07%     55.82% |          21      3.88%     59.70% |          19      3.51%     63.22% |          37      6.84%     70.06% |          32      5.91%     75.97% |          19      3.51%     79.48% |          37      6.84%     86.32% |          20      3.70%     90.02% |          33      6.10%     96.12% |          21      3.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          541                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |         107      5.93%      5.93% |         110      6.10%     12.03% |         113      6.26%     18.29% |         115      6.37%     24.67% |         113      6.26%     30.93% |         119      6.60%     37.53% |         116      6.43%     43.96% |         112      6.21%     50.17% |         112      6.21%     56.37% |         110      6.10%     62.47% |         114      6.32%     68.79% |         109      6.04%     74.83% |         114      6.32%     81.15% |         115      6.37%     87.53% |         115      6.37%     93.90% |         110      6.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1804                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           1      2.04%      2.04% |          17     34.69%     36.73% |           1      2.04%     38.78% |          16     32.65%     71.43% |           1      2.04%     73.47% |           0      0.00%     73.47% |           0      0.00%     73.47% |           0      0.00%     73.47% |           1      2.04%     75.51% |           2      4.08%     79.59% |           9     18.37%     97.96% |           0      0.00%     97.96% |           0      0.00%     97.96% |           0      0.00%     97.96% |           0      0.00%     97.96% |           1      2.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           1      3.33%      3.33% |          15     50.00%     53.33% |           1      3.33%     56.67% |           1      3.33%     60.00% |           1      3.33%     63.33% |           0      0.00%     63.33% |           0      0.00%     63.33% |           0      0.00%     63.33% |           0      0.00%     63.33% |           1      3.33%     66.67% |           9     30.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           1      3.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total           30                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           2     10.53%     10.53% |           0      0.00%     10.53% |          15     78.95%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           1      5.26%     94.74% |           1      5.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean::total           19                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |         132      5.63%      5.63% |         181      7.72%     13.35% |         178      7.59%     20.94% |         145      6.18%     27.12% |         145      6.18%     33.30% |         176      7.51%     40.81% |         138      5.88%     46.70% |         133      5.67%     52.37% |         131      5.59%     57.95% |         147      6.27%     64.22% |         146      6.23%     70.45% |         128      5.46%     75.91% |         151      6.44%     82.35% |         135      5.76%     88.10% |         148      6.31%     94.41% |         131      5.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total         2345                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       283926                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     3.441788                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.436871                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     6.930649                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      282156     99.38%     99.38% |        1704      0.60%     99.98% |           0      0.00%     99.98% |          39      0.01%     99.99% |          22      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       283926                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       250220                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000006                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.002827                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      250218    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       250220                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples        33706                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    21.568593                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    21.183938                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev     5.636952                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |       31936     94.75%     94.75% |        1704      5.06%     99.80% |           0      0.00%     99.80% |          39      0.12%     99.92% |          22      0.07%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total        33706                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       192129                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.412967                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.021777                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev     7.516489                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      192061     99.96%     99.96% |          61      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       192129                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       191190                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.004556                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.000956                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.577221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      191183    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       191190                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples          939                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean    84.569755                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    67.584725                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev    67.438262                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |         871     92.76%     92.76% |          61      6.50%     99.25% |           1      0.11%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           4      0.43%     99.79% |           2      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total          939                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       657360                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.148366                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.015213                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     3.530523                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      657274     99.99%     99.99% |          82      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       657360                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       654286                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      654286    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       654286                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         3074                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    32.727391                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    25.246469                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    40.793510                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        2988     97.20%     97.20% |          82      2.67%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           1      0.03%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         3074                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples          425                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     4.623529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.417931                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    14.622592                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |         388     91.29%     91.29% |           8      1.88%     93.18% |          25      5.88%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           2      0.47%     99.53% |           0      0.00%     99.53% |           1      0.24%     99.76% |           1      0.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total          425                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples          388                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.056701                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.040085                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.231569                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         366     94.33%     94.33% |          22      5.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total          388                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           37                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean    42.027027                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    36.558877                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    30.704222                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           8     21.62%     21.62% |          25     67.57%     89.19% |           0      0.00%     89.19% |           0      0.00%     89.19% |           0      0.00%     89.19% |           2      5.41%     94.59% |           0      0.00%     94.59% |           1      2.70%     97.30% |           1      2.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           37                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        33537                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   190.493544                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   132.675557                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   104.630174                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         884      2.64%      2.64% |        8987     26.80%     29.43% |         361      1.08%     30.51% |         458      1.37%     31.88% |         518      1.54%     33.42% |         476      1.42%     34.84% |         541      1.61%     36.45% |         853      2.54%     39.00% |       20459     61.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        33537                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          792                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         792    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          792                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        32745                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   195.076806                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   149.325731                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   101.600861                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          92      0.28%      0.28% |        8987     27.45%     27.73% |         361      1.10%     28.83% |         458      1.40%     30.23% |         518      1.58%     31.81% |         476      1.45%     33.26% |         541      1.65%     34.92% |         853      2.60%     37.52% |       20459     62.48%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        32745                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        33537                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       33537    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        33537                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        33537                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       33537    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        33537                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count         1054                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001279                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count         1054                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.001288                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     3.320683                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count         1054                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.001279                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count         1054                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.001441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles          207                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples         1869                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.238630                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.355765                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1         1795     96.04%     96.04% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3           18      0.96%     97.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5           13      0.70%     97.70% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7           12      0.64%     98.34% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9           22      1.18%     99.52% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            5      0.27%     99.79% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::12-13            1      0.05%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::14-15            1      0.05%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-17            1      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::18-19            1      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total         1869                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits        35176                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses          593                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses        35769                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits        21227                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses          331                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses        21558                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count        57327                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.069617                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        21000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.366320                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count         1284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.003116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          546                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000663                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.002337                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count         1323                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.001605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count          558                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples         8194                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.047840                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.599162                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-3         8141     99.35%     99.35% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-7           34      0.41%     99.77% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-11           16      0.20%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::12-15            1      0.01%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-19            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::20-23            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total         8194                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits        27886                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         4154                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses        32040                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits        39511                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          188                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses        39699                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count        71739                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.087054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         4356                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.010572                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count         3826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    16.342234                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count         5636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.013678                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.005301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         4152                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.005038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::samples         6462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::mean     0.053544                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::stdev     0.687910                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::0-3         6416     99.29%     99.29% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::4-7           33      0.51%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::8-11            8      0.12%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::12-15            1      0.02%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::16-19            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::20-23            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::total         6462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits        27513                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses         4184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses        31697                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits        39565                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses        39733                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_msg_count        71430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_buf_msgs     0.086679                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_buf_msgs     0.010596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_buf_msgs     0.002526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_buf_msgs     0.005080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_msg_count         4380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_buf_msgs     0.005315                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_buf_msgs     0.002571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::samples         6462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::mean     0.057877                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::stdev     0.658115                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::0-3         6411     99.21%     99.21% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::4-7           31      0.48%     99.69% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::8-11           17      0.26%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::total         6462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits        27505                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses         4183                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses        31688                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits        39557                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses        39725                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_msg_count        71413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_buf_msgs     0.086659                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_buf_msgs     0.010594                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_buf_msgs     0.002528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_buf_msgs     0.005082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_buf_msgs     0.002571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::samples         6468                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::mean     0.046073                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::stdev     0.598729                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::0-3         6426     99.35%     99.35% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::4-7           29      0.45%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::8-11           10      0.15%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::total         6468                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits        27505                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses         4186                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses        31691                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits        39568                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses        39736                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_msg_count        71427                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_buf_msgs     0.086676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_buf_msgs     0.010601                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_buf_msgs     0.002533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_buf_msgs     0.005097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_buf_msgs     0.005316                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_buf_msgs     0.002575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::samples         6467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::mean     0.042369                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::stdev     0.536971                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::0-3         6428     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::4-7           27      0.42%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::8-11           10      0.15%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::12-15            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::16-19            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::total         6467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits        27505                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses         4184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses        31689                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits        39569                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses        39737                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_msg_count        71426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_buf_msgs     0.086675                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_buf_msgs     0.010596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_buf_msgs     0.002534                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_msg_count         2101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_buf_msgs     0.005099                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_buf_msgs     0.002575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::samples         6467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::mean     0.042369                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::stdev     0.526500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::0-3         6428     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::4-7           27      0.42%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::8-11           11      0.17%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::16-19            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::total         6467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits        27508                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses        31693                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits        39565                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses        39733                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_msg_count        71426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_buf_msgs     0.086676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_avg_stall_time     0.007000                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_buf_msgs     0.010599                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_buf_msgs     0.002531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_buf_msgs     0.005092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_buf_msgs     0.005316                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_buf_msgs     0.002574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::samples         6445                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::mean     0.056788                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::stdev     0.664710                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::0-3         6394     99.21%     99.21% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::4-7           34      0.53%     99.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::8-11           14      0.22%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::16-19            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::20-23            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::total         6445                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits        27506                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses         4184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses        31690                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits        39560                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses        39728                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_msg_count        71418                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_buf_msgs     0.086665                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_buf_msgs     0.010596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_msg_count         2064                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_buf_msgs     0.002505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_buf_msgs     0.005026                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_buf_msgs     0.005316                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_buf_msgs     0.002574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::samples         6411                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::mean     0.045235                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::stdev     0.561767                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::0-3         6370     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::4-7           27      0.42%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::8-11           11      0.17%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::12-15            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::total         6411                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_hits        27525                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_misses         4171                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_accesses        31696                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_hits        39562                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_accesses        39730                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_msg_count        71426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_buf_msgs     0.086675                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_msg_count         4353                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_buf_msgs     0.010565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_buf_msgs     0.002480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_msg_count         2049                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_buf_msgs     0.004973                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_buf_msgs     0.005299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_msg_count         2106                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_buf_msgs     0.002556                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples         6523                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.083397                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.808821                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-3         6448     98.85%     98.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-7           49      0.75%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-11           18      0.28%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::12-15            4      0.06%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-19            4      0.06%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total         6523                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits        27791                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses         4216                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses        32007                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits        39638                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          192                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses        39830                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count        71837                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.087173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count         4422                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.010732                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.002536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count         2103                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.005104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count         4433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.005379                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count         3948                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.004791                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples         6475                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.090811                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.863445                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-3         6394     98.75%     98.75% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-7           58      0.90%     99.64% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-11           16      0.25%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::12-15            2      0.03%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-19            3      0.05%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::20-23            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total         6475                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits        27515                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses         4187                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses        31702                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits        39576                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          172                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses        39748                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count        71450                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.086705                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_avg_stall_time     0.006998                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.010613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.002533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.005097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count         4388                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.005325                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count         2125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.002579                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples         6380                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.081505                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.891479                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-3         6314     98.97%     98.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::4-7           44      0.69%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-11           15      0.24%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::12-15            3      0.05%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-19            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-27            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total         6380                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits        27553                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses         4143                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses        31696                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits        39570                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          167                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses        39737                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count        71433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.086683                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count         4324                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.010494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.002480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count         2058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.004995                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count         4336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.005262                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.002524                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples         6334                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.066940                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.735684                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-3         6277     99.10%     99.10% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::4-7           37      0.58%     99.68% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-11           13      0.21%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::12-15            4      0.06%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-19            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::20-23            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total         6334                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits        27576                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses         4122                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses        31698                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits        39561                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          167                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses        39728                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count        71426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.086675                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count         4304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.010446                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count         2017                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.002448                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count         2028                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.004922                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.005239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count         2058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.002497                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples         6468                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.068027                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.725304                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-3         6409     99.09%     99.09% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::4-7           42      0.65%     99.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-11           12      0.19%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::12-15            3      0.05%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-19            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total         6468                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits        27521                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses         4186                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses        31707                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits        39574                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          173                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses        39747                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count        71454                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.086710                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_avg_stall_time     0.006998                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.010613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.002525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.005077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.005324                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples         6462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.058496                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.693781                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-3         6415     99.27%     99.27% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::4-7           26      0.40%     99.68% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-11           16      0.25%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::12-15            2      0.03%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-19            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::20-23            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total         6462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits        27524                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses         4182                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses        31706                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits        39577                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          173                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses        39750                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count        71456                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.086712                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_avg_stall_time     0.006997                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.010603                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.002524                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.005075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.005318                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples         6460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.045511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     0.616466                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-3         6421     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::4-7           26      0.40%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-11           10      0.15%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::12-15            1      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-19            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total         6460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits        27509                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses         4184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses        31693                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits        39555                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          167                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses        39722                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count        71415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.086661                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.010594                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.002525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.005077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::samples         6460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::mean     0.049226                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::stdev     0.627139                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::0-3         6421     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::4-7           21      0.33%     99.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::8-11           14      0.22%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::12-15            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::16-19            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::20-23            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::total         6460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits        27509                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses         4183                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses        31692                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits        39551                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses          168                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses        39719                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_msg_count        71411                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_buf_msgs     0.086656                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_buf_msgs     0.010594                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_buf_msgs     0.002525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_buf_msgs     0.005077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_buf_msgs     0.002571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles        44669                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples        51820                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean   440.666017                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev   503.452552                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-127        28517     55.03%     55.03% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::128-255          457      0.88%     55.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::256-383          517      1.00%     56.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::384-511          476      0.92%     57.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::512-639          510      0.98%     58.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::640-767           32      0.06%     58.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::768-895          852      1.64%     60.52% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::896-1023          447      0.86%     61.38% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1024-1151        20012     38.62%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total        51820                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count           54                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        24648                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.029910                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count        26832                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     6.440445                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time   2640276000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count       181277                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time 98400.268336                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits         2109                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        24700                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        26809                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count         2186                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.005210                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count          187                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        24801                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.030096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples         3139                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.650526                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     2.186612                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-127         3139    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total         3139                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count           67                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          254                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.002949                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits         2113                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses          268                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses         2381                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count         2229                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.005205                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count          265                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000322                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count          444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.000539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::samples         2957                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::mean     0.708150                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::stdev     2.192460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::0-127         2957    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::total         2957                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_msg_count           50                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_msg_count          195                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_msg_count         2409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_buf_msgs     0.002923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_hits         2160                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_misses          220                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_accesses         2380                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_buf_msgs     0.005308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_msg_count          205                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_msg_count          343                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_buf_msgs     0.000416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::samples         2736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::mean     0.616959                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::stdev     2.013353                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::0-127         2736    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::total         2736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_msg_count           36                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_msg_count          142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_buf_msgs     0.000172                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_msg_count         2303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_buf_msgs     0.002795                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_hits         2114                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_misses          178                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_accesses         2292                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_msg_count         2161                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_buf_msgs     0.005188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_msg_count          164                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_buf_msgs     0.000199                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_msg_count          269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_buf_msgs     0.000326                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::samples         2983                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::mean     0.697285                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::stdev     2.155402                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::0-127         2983    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::total         2983                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_msg_count           57                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_msg_count          188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_buf_msgs     0.000228                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_msg_count         2424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_buf_msgs     0.002949                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_stall_count            1                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_avg_stall_time     1.237624                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_hits         2170                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_misses          225                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_accesses         2395                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_msg_count         2256                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_buf_msgs     0.005347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_msg_count          208                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_buf_msgs     0.000252                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_msg_count          351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_buf_msgs     0.000426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::samples         2902                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::mean     0.687112                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::stdev     2.138427                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::0-127         2902    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::total         2902                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_msg_count           67                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_msg_count          151                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_msg_count         2380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_buf_msgs     0.002888                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_hits         2126                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_misses          216                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_accesses         2342                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_msg_count         2231                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_buf_msgs     0.005285                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_msg_count          202                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_msg_count          320                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_buf_msgs     0.000388                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::samples         2943                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::mean     0.610262                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::stdev     2.020289                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::0-127         2943    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::total         2943                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_msg_count           65                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_msg_count          165                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_buf_msgs     0.000200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_msg_count         2405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_buf_msgs     0.002918                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_hits         2179                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_misses          213                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_accesses         2392                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_msg_count         2257                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_buf_msgs     0.005362                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_msg_count          213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_msg_count          325                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_buf_msgs     0.000394                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::samples        19042                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::mean     3.177240                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::stdev     5.116637                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::0-127        19042    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::total        19042                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_msg_count           67                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_msg_count         8226                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_buf_msgs     0.009982                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_msg_count        10461                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_buf_msgs     0.082336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_stall_time     28695000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_stall_count         5554                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_avg_stall_time  2743.045598                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_hits         2160                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_misses         8291                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_accesses        10451                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_msg_count         2237                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_buf_msgs     0.005333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_msg_count          199                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_msg_count         8382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_buf_msgs     0.010171                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples         3013                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.773316                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     2.362990                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-127         3013    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total         3013                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count           70                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count          211                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count         2376                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.002883                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits         2096                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses          249                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses         2345                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count         2197                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.005171                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count          249                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000302                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          388                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000471                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples         3017                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.816042                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     2.431754                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-127         3017    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total         3017                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count           73                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count          176                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000214                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count         2412                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.002927                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits         2129                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses          234                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses         2363                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count         2251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.005297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count          234                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000450                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples         3100                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.753548                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     2.444592                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-127         3100    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total         3100                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count           88                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000214                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count          181                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000220                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.002996                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits         2154                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses          253                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses         2407                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count         2304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.005394                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count          234                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000482                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples         3273                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.742438                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     2.258364                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-127         3273    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total         3273                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count           89                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000216                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count          238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000289                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count         2549                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.003093                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits         2187                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses          295                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses         2482                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count         2343                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.005458                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count          265                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000322                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          459                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000557                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples         3030                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.687129                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     2.109999                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-127         3030    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total         3030                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count           74                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count          173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000210                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count         2461                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.002986                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits         2174                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses          241                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses         2415                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count         2294                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.005413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count          212                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000257                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples         2928                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.682377                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     2.108811                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-127         2928    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total         2928                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count           67                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count          168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count         2381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.002889                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits         2104                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses          230                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses         2334                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count         2218                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.005239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count          200                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          347                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000421                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::samples         2937                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::mean     0.685053                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::stdev     2.198407                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::0-127         2937    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::total         2937                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_msg_count           64                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_msg_count          162                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_buf_msgs     0.000197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_msg_count         2395                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_buf_msgs     0.002906                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_hits         2118                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_misses          226                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_accesses         2344                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_msg_count         2233                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_buf_msgs     0.005280                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_msg_count          196                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_msg_count          346                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_buf_msgs     0.000420                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::samples         2938                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::mean     0.607216                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::stdev     2.051825                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::0-127         2938    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::total         2938                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_msg_count           66                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_msg_count          165                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_buf_msgs     0.000200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_msg_count         2399                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_buf_msgs     0.002911                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_hits         2139                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_misses          230                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_accesses         2369                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_msg_count         2235                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_buf_msgs     0.005305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_msg_count          215                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_buf_msgs     0.000261                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_msg_count          324                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_buf_msgs     0.000393                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       292698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      2341584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       140462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      1123696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       334993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     24119496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       164040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      1312320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         5370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       386640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control          438                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control         3504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         4356                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.005286                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count         5636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.006839                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         4152                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.005038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_msg_count         4422                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_buf_msgs     0.005366                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_msg_count         2103                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_buf_msgs     0.002552                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_msg_count         3948                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_buf_msgs     0.004791                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_buf_msgs     0.005297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_buf_msgs     0.002541                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_buf_msgs     0.002571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_buf_msgs     0.005301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_buf_msgs     0.002548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_buf_msgs     0.002575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_buf_msgs     0.005298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_msg_count         2101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_buf_msgs     0.002550                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_buf_msgs     0.002575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_buf_msgs     0.005299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_buf_msgs     0.002546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_buf_msgs     0.002574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_buf_msgs     0.005298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_buf_msgs     0.002513                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_buf_msgs     0.002574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_msg_count         4353                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_buf_msgs     0.005282                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_msg_count         2049                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_buf_msgs     0.002486                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_msg_count         2106                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_buf_msgs     0.002556                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_buf_msgs     0.005307                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_buf_msgs     0.002548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_msg_count         2125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_buf_msgs     0.002579                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_msg_count         4324                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_buf_msgs     0.005247                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_msg_count         2058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_buf_msgs     0.002497                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_buf_msgs     0.002524                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_msg_count         4304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_buf_msgs     0.005223                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_msg_count         2028                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_buf_msgs     0.002461                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_msg_count         2058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_buf_msgs     0.002497                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_buf_msgs     0.005307                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_buf_msgs     0.002539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_buf_msgs     0.005302                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_buf_msgs     0.002537                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_buf_msgs     0.005297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_buf_msgs     0.002539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_buf_msgs     0.005297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_buf_msgs     0.002539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_buf_msgs     0.002571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_buf_msgs     0.005298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_buf_msgs     0.002540                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_buf_msgs     0.002571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     3.096396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         4342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        34736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2         3826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2        30608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1         9953                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1       716616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         4152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        33216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.003193                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count         3826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.002797                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         4356                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.003348                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_stall_time       111500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_avg_stall_time    25.596878                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count         5636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.009453                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time      3647000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time   647.090135                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         4152                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.003035                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization        21417                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     2.598927                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count         8194                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       342672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         0.77                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2         3826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2        30608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization        29616                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     3.593865                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count        14144                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes       473856                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes       360704                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time      3758500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy        22598                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time   265.731052                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         1.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.82                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         4342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        34736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1         5623                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1       404856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         4152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        33216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized     2.092659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Control::0         4408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Control::0        35264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Data::1         6485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Data::1       466920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::1           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::2         3948                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::1          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::2        31584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_msg_count         4433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_buf_msgs     0.003241                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_buf_msgs     0.001528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_msg_count         4422                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_buf_msgs     0.003283                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_avg_stall_time     7.688829                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_msg_count         2103                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_buf_msgs     0.001581                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_stall_time        30000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_avg_stall_time    14.265335                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_msg_count         3948                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_buf_msgs     0.002886                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization 20849.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization     2.530061                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count         6523                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes       333592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes       281408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy        17588                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Data::1         4397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Data::1       316584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization 13640.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization     1.655258                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count        10473                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes       218248                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes       134464                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time        64000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy         8407                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time     6.110952                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.49                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Control::0         4408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Control::0        35264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Data::1         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Data::1       150336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::1           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::2         3948                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::1          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::2        31584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.percent_links_utilized     2.017787                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Data::1         6421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Data::1       462312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::1           52                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::1          416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_buf_msgs     0.003201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_buf_msgs     0.003231                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_avg_stall_time     6.300115                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_buf_msgs     0.001583                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_avg_stall_time    16.953200                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.acc_link_utilization        20583                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.link_utilization     2.497722                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_count         6462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_bytes       329328                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_data_msg_bytes       277632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_bw_sat_cy        17352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Data::1         4338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Data::1       312336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.acc_link_utilization        12673                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.link_utilization     1.537853                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_count         8578                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_bytes       202768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_wait_time        63000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_bw_sat_cy         8387                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_msg_wait_time     7.344369                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.percent_links_utilized     2.020032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Control::0         4354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Control::0        34832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Data::1         6428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Data::1       462816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::1           53                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::1          424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_buf_msgs     0.003203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_buf_msgs     0.003247                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_stall_time        37000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_avg_stall_time     8.470696                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_avg_stall_time    13.095238                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_buf_msgs     0.001551                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.acc_link_utilization        20598                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.link_utilization     2.499542                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_count         6468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_bytes       329568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_data_msg_bytes       277824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_bw_sat_cy        17364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Data::1         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Data::1       312552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.acc_link_utilization        12695                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.link_utilization     1.540523                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_count         8590                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_bytes       203120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_data_msg_bytes       134400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_wait_time        64500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_bw_sat_cy         8403                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_msg_wait_time     7.508731                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Control::0         4354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Control::0        34832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.percent_links_utilized     2.019729                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Control::0         4352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Control::0        34816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Request_Control::2         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Request_Control::2        16704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Data::1         6427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Data::1       462744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::1           53                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::1          424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_buf_msgs     0.003201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_buf_msgs     0.003231                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_stall_time        26500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_avg_stall_time     6.069629                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_msg_count         2101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_buf_msgs     0.001584                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_stall_time        33000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_avg_stall_time    15.706806                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_buf_msgs     0.001551                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.acc_link_utilization 20593.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.link_utilization     2.498996                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_count         6467                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_bytes       329496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_data_msg_bytes       277760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_bw_sat_cy        17360                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Request_Control::2         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Request_Control::2        16704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Data::1         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Data::1       312480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.acc_link_utilization 12694.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.link_utilization     1.540462                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_count         8589                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_bytes       203112                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_data_msg_bytes       134400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_wait_time        59500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_bw_sat_cy         8403                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_msg_wait_time     6.927465                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Control::0         4352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Control::0        34816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::1           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::1          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.percent_links_utilized     2.019395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Control::0         4353                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Control::0        34824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Data::1         6426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Data::1       462672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::1           53                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::1          424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_buf_msgs     0.003203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_buf_msgs     0.001525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_buf_msgs     0.003235                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_stall_time        29000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_avg_stall_time     6.640714                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_buf_msgs     0.001574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_avg_stall_time    13.107722                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_buf_msgs     0.001551                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.acc_link_utilization 20597.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.link_utilization     2.499481                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_count         6467                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_bytes       329560                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_data_msg_bytes       277824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_bw_sat_cy        17364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Data::1         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Data::1       312552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.acc_link_utilization        12685                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.link_utilization     1.539309                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_count         8586                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_bytes       202960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_data_msg_bytes       134272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_wait_time        56500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_bw_sat_cy         8395                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_msg_wait_time     6.580480                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Control::0         4353                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Control::0        34824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Data::1         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Data::1       150120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.percent_links_utilized     2.012539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Control::0         4352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Control::0        34816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Request_Control::2         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Request_Control::2        16512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Data::1         6404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Data::1       461088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_buf_msgs     0.003203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_msg_count         2064                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_buf_msgs     0.001509                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_buf_msgs     0.003233                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_stall_time        28000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_avg_stall_time     6.413193                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_buf_msgs     0.001539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_stall_time        17000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_avg_stall_time     8.208595                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_buf_msgs     0.001551                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.acc_link_utilization 20582.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.link_utilization     2.497661                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_count         6445                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_bytes       329320                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_data_msg_bytes       277760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_bw_sat_cy        17360                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Request_Control::2         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Request_Control::2        16512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Data::1         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Data::1       312480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.acc_link_utilization        12587                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.link_utilization     1.527417                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_count         8558                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_bytes       201392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_data_msg_bytes       132928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_wait_time        45000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_bw_sat_cy         8310                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_msg_wait_time     5.258238                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Control::0         4352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Control::0        34816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Data::1         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Data::1       148608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::1            7                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::1           56                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.percent_links_utilized     2.002467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Control::0         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Control::0        34712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Data::1         6373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Data::1       458856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::2         2106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::2        16848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_buf_msgs     0.003193                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_buf_msgs     0.001494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_msg_count         4353                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_buf_msgs     0.003228                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_avg_stall_time     7.121525                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_msg_count         2049                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_buf_msgs     0.001513                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_avg_stall_time     4.880429                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_msg_count         2106                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_buf_msgs     0.001540                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.acc_link_utilization 20513.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.link_utilization     2.489288                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_count         6411                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_bytes       328216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.acc_link_utilization        12490                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.link_utilization     1.515646                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_count         8508                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_bytes       199840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_data_msg_bytes       131776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_wait_time        41000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_bw_sat_cy         8238                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_msg_wait_time     4.818994                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Control::0         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Control::0        34712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Data::1         2046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Data::1       147312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::2         2106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::2        16848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized     2.021701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Control::0         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Control::0        34872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Data::1         6433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Data::1       463176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::1           55                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::2         2125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::1          440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::2        17000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_msg_count         4388                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_buf_msgs     0.003208                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_buf_msgs     0.003242                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_avg_stall_time     7.088955                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_buf_msgs     0.001587                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_avg_stall_time    16.904762                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_msg_count         2125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_buf_msgs     0.001554                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization 20621.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization     2.502394                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count         6475                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes       329944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes       278144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy        17384                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Data::1         4346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Data::1       312912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization        12699                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization     1.541008                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count         8598                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes       203184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes       134400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time        66500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy         8402                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time     7.734357                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Control::0         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Control::0        34872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::2         2125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::2        17000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized     1.993336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Control::0         4310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Control::0        34480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Data::1         6345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Data::1       456840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_msg_count         4336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_buf_msgs     0.003170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_buf_msgs     0.001494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_msg_count         4324                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_buf_msgs     0.003204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_stall_time        29000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_avg_stall_time     6.706753                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_msg_count         2058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_buf_msgs     0.001554                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_avg_stall_time    16.520894                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization        20382                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization     2.473331                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count         6380                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes       326112                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes       275072                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy        17192                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.62                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Data::1         4298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Data::1       309456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization        12471                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization     1.513340                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count         8462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes       199536                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes       131840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time        63000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy         8242                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time     7.445048                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Control::0         4310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Control::0        34480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Data::1         2047                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Data::1       147384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized     1.977864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Control::0         4289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Control::0        34312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Request_Control::2         2017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Request_Control::2        16136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Data::1         6296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Data::1       453312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::2         2058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::2        16464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Control::0            2                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Control::0           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_buf_msgs     0.003156                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_msg_count         2017                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_buf_msgs     0.001475                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_msg_count         4304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_buf_msgs     0.003189                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_stall_time        29000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_avg_stall_time     6.737918                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_msg_count         2028                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_buf_msgs     0.001532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_stall_time        33500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_avg_stall_time    16.518738                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_msg_count         2058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_buf_msgs     0.001505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization        20271                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization     2.459861                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count         6334                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes       324336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes       273664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy        17104                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         0.73                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.62                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Request_Control::2         2017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Request_Control::2        16136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Data::1         4276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Data::1       307872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization        12327                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization     1.495866                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count         8390                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes       197232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes       130112                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time        62500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy         8135                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time     7.449344                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Control::0         4289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Control::0        34312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Data::1         2020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Data::1       145440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::2         2058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::2        16464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Control::0            2                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Control::0           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized     2.020063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Control::0         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Control::0        34872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Data::1         6429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Data::1       462888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_buf_msgs     0.003207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_buf_msgs     0.003242                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_stall_time        30500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_avg_stall_time     6.974617                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_buf_msgs     0.001576                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_stall_time        32000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_avg_stall_time    15.296367                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization        20618                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization     2.501969                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count         6468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes       329888                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes       278144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy        17384                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Data::1         4346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Data::1       312912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization 12675.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization     1.538156                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count         8583                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes       202808                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time        62500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time     7.281836                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Control::0         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Control::0        34872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized     2.019001                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Control::0         4355                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Control::0        34840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Data::1         6426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Data::1       462672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::1           47                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::1          376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_buf_msgs     0.003204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_buf_msgs     0.003232                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_avg_stall_time     5.951019                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_buf_msgs     0.001578                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_avg_stall_time    16.260163                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization        20603                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization     2.500149                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count         6462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes       329648                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes       277952                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy        17372                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Data::1         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Data::1       312696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization        12673                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization     1.537853                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count         8578                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes       202768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time        60000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time     6.994637                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Control::0         4355                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Control::0        34840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized     2.017636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Data::1         6421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Data::1       462312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_buf_msgs     0.003201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_buf_msgs     0.003229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_avg_stall_time     5.956472                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_buf_msgs     0.001581                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_avg_stall_time    16.969407                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization        20582                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization     2.497600                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count         6460                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes       329312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes       277632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy        17352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Data::1         4338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Data::1       312336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization 12671.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization     1.537671                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count         8575                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes       202744                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time        61500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time     7.172012                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.percent_links_utilized     2.017666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Data::1         6421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Data::1       462312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_buf_msgs     0.003201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_buf_msgs     0.003229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_avg_stall_time     5.956472                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_buf_msgs     0.001581                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_avg_stall_time    16.969407                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.acc_link_utilization        20582                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.link_utilization     2.497600                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_count         6460                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_bytes       329312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_data_msg_bytes       277632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_bw_sat_cy        17352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Data::1         4338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Data::1       312336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.acc_link_utilization        12672                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.link_utilization     1.537732                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_count         8576                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_bytes       202752                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_wait_time        61500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_msg_wait_time     7.171175                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.percent_links_utilized     2.018030                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Control::0         4352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Control::0        34816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Data::1         6422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Data::1       462384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::1           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::1          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_msg_count         4380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_buf_msgs     0.003202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_buf_msgs     0.001522                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_buf_msgs     0.003230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_avg_stall_time     5.955108                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_buf_msgs     0.001582                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_avg_stall_time    16.961300                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.acc_link_utilization        20587                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.link_utilization     2.498207                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_count         6462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_bytes       329392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_data_msg_bytes       277696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_bw_sat_cy        17356                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Data::1         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Data::1       312408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.acc_link_utilization        12673                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.link_utilization     1.537853                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_count         8578                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_bytes       202768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_wait_time        61500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_msg_wait_time     7.169503                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Control::0         4352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Control::0        34816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.005301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count         3826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.004643                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_msg_count         4433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_buf_msgs     0.005379                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_buf_msgs     0.002536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_buf_msgs     0.002528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_buf_msgs     0.005316                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_buf_msgs     0.002533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_buf_msgs     0.002534                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_buf_msgs     0.005316                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_buf_msgs     0.002531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_buf_msgs     0.005316                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_msg_count         2064                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_buf_msgs     0.002505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_buf_msgs     0.005299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_buf_msgs     0.002480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_msg_count         4388                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_buf_msgs     0.005325                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_buf_msgs     0.002533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_msg_count         4336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_buf_msgs     0.005262                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_buf_msgs     0.002480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_buf_msgs     0.005239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_msg_count         2017                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_buf_msgs     0.002448                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_buf_msgs     0.005324                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_buf_msgs     0.002525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_buf_msgs     0.005318                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_buf_msgs     0.002524                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_buf_msgs     0.002525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_buf_msgs     0.005314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_buf_msgs     0.002525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_msg_count         4380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_buf_msgs     0.005315                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_buf_msgs     0.002526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     4.107049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0        31500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0       252000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2        28364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2       226912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1        12512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1       900864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1          207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2        28982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1         1656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2       231856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0        11160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count        27188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.019908                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_stall_time        21500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_avg_stall_time     0.790790                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.003193                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count         3826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.002797                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count        24966                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.018254                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_avg_stall_time     0.040054                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count         4481                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.003408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_stall_time        90500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_avg_stall_time    20.196385                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count         7945                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.006244                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_stall_time       298000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_avg_stall_time    37.507867                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count        28554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.020881                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_avg_stall_time     0.140085                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization        28476                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     3.455527                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count        52560                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes       455616                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        35136                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time        22500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         2203                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time     0.428082                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         1.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0        27032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0       216256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        29232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2        24966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2       199728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0        10296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization        51642                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     6.266693                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count        40980                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes       826272                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes       498432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time       392500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy        31669                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time     9.577843                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         1.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         1.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0         4468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0        35744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2        24538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2       196304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1         7776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1       559872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2         4016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         1352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2        32128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization        21417                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     2.598927                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count         8194                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       342672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         0.77                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2         3826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2        30608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     2.009495                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0         7153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0        57224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2         2338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2        18704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1       668736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2         4426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         2176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2        35408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0        12528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count         2777                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.002036                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_avg_stall_time     1.440403                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_msg_count         4433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_buf_msgs     0.003250                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_avg_stall_time     1.353485                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_buf_msgs     0.001528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count          600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.000439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_avg_stall_time     0.833333                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count         4561                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.003405                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_stall_time        48500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_avg_stall_time    10.633633                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count         4640                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.003487                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time        65000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time    14.008621                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count         4074                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.002978                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization         4532                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     0.549953                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count         3864                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes        72512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        41600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time         4500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         2603                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time     1.164596                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0         2604                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0        20832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        35064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2          600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2         4800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0        11736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization 24297.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     2.948472                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count        13275                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes       388760                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes       282560                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time       113500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy        17669                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     8.549906                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         0.88                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0         4549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0        36392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2          248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2         1984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1         4404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1       317088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::2         3826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         1888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::2        30608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization 20849.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization     2.530061                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count         6523                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes       333592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes       281408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time         6000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy        17589                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time     0.919822                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Data::1         4397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Data::1       316584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.percent_links_utilized     1.941115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Control::0         7107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Control::0        56856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Request_Control::2         2275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Request_Control::2        18200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Data::1         9138                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Data::1       657936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::1          236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::2         2623                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::1         1888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::2        20984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Data::0          165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Data::0        11880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_msg_count         2775                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_buf_msgs     0.002029                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_msg_count          439                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_buf_msgs     0.000321                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_buf_msgs     0.003211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_avg_stall_time     1.484357                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_msg_count          506                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_buf_msgs     0.000370                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_msg_count         4506                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_buf_msgs     0.003332                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_avg_stall_time     5.770084                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_msg_count         4556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_buf_msgs     0.003361                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_stall_time        21000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_avg_stall_time     4.609306                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_msg_count         2309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_buf_msgs     0.001688                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.acc_link_utilization         4224                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.link_utilization     0.512577                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_count         3720                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_bytes        67584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_data_msg_bytes        37824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_bw_sat_cy         2365                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Control::0         2615                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Control::0        20920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Data::1          439                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Data::1        31608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Control::2          506                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Control::2         4048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.acc_link_utilization 23181.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.link_utilization     2.813046                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_count        11371                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_bytes       370904                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_data_msg_bytes       279936                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_wait_time        47000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_bw_sat_cy        17500                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_msg_wait_time     4.133322                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_bandwidth         0.84                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Control::0         4492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Control::0        35936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Request_Control::2          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Request_Control::2         1536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Data::1         4361                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Data::1       313992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::1          195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::2         2117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::1         1560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::2        16936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.acc_link_utilization        20583                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.link_utilization     2.497722                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_count         6462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_bytes       329328                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_data_msg_bytes       277632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_wait_time         6500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_bw_sat_cy        17352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_msg_wait_time     1.005881                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Data::1         4338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Data::1       312336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.percent_links_utilized     1.922508                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Control::0         7018                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Control::0        56144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Request_Control::2         2228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Request_Control::2        17824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Data::1         9079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Data::1       653688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::1          199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::2         2557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::1         1592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::2        20456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_msg_count         2680                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_buf_msgs     0.001959                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_msg_count          399                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_buf_msgs     0.003210                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_avg_stall_time     1.141292                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_msg_count          436                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_buf_msgs     0.000319                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_msg_count         4498                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_buf_msgs     0.003311                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_stall_time        15500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_avg_stall_time     3.445976                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_msg_count         4498                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_buf_msgs     0.003340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_avg_stall_time     7.892397                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_msg_count         2262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_buf_msgs     0.001654                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.acc_link_utilization  3893.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.link_utilization     0.472471                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_count         3515                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_bytes        62296                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_data_msg_bytes        34176                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_bw_sat_cy         2136                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Control::0         2534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Control::0        20272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Data::1          399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Data::1        28728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Control::2          436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Control::2         3488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.acc_link_utilization        23037                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.link_utilization     2.795512                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_count        11258                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_bytes       368592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_data_msg_bytes       278528                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_wait_time        51000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_bw_sat_cy        17413                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_msg_wait_time     4.530112                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_bandwidth         0.83                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Control::0         4484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Control::0        35872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Request_Control::2          141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Request_Control::2         1128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Data::1         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Data::1       312408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::1          159                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::1         1272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.acc_link_utilization        20598                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.link_utilization     2.499542                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_count         6468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_bytes       329568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_data_msg_bytes       277824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_bw_sat_cy        17364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_msg_wait_time     0.773036                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Data::1         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Data::1       312552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.percent_links_utilized     1.951612                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Control::0         7155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Control::0        57240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Request_Control::2         2273                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Request_Control::2        18184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Data::1         9195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Data::1       662040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::1          233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::2         2633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::1         1864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::2        21064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Data::0          159                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Data::0        11448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Control::0           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Control::0          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_msg_count         2809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_buf_msgs     0.002054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_msg_count          451                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_buf_msgs     0.000330                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_buf_msgs     0.003207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_avg_stall_time     0.799269                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_msg_count          515                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_msg_count         4521                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_buf_msgs     0.003324                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_stall_time        13000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_avg_stall_time     2.875470                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_msg_count         4598                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_buf_msgs     0.003410                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_stall_time        33000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_avg_stall_time     7.177033                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_msg_count         2303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_buf_msgs     0.001684                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.acc_link_utilization  4275.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.link_utilization     0.518827                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_count         3775                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_bytes        68408                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_data_msg_bytes        38208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_bw_sat_cy         2388                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Control::0         2648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Control::0        21184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Data::1          451                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Data::1        32472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Control::2          515                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Control::2         4120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.acc_link_utilization        23379                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.link_utilization     2.837013                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_count        11422                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_bytes       374064                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_data_msg_bytes       282688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_wait_time        46000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_bw_sat_cy        17673                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_msg_wait_time     4.027316                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_bandwidth         0.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Control::0         4507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Control::0        36056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Request_Control::2          185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Request_Control::2         1480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Data::1         4404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Data::1       317088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::1          194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::1         1552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.acc_link_utilization 20593.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.link_utilization     2.498996                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_count         6467                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_bytes       329496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_data_msg_bytes       277760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_wait_time         3500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_bw_sat_cy        17361                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_msg_wait_time     0.541209                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Request_Control::2         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Request_Control::2        16704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Data::1         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Data::1       312480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.percent_links_utilized     1.946151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Control::0         7109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Control::0        56872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Request_Control::2         2236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Request_Control::2        17888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Data::1         9168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Data::1       660096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::1          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::2         2602                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::1         1792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::2        20816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Data::0          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Data::0        12240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_msg_count         2760                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_buf_msgs     0.002018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_msg_count          443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_buf_msgs     0.000324                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_buf_msgs     0.003206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_avg_stall_time     0.456517                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_buf_msgs     0.001525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_msg_count          483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_buf_msgs     0.000353                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_msg_count         4532                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_buf_msgs     0.003340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_avg_stall_time     4.082083                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_msg_count         4568                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_buf_msgs     0.003381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_stall_time        28500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_avg_stall_time     6.239054                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_msg_count         2269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_buf_msgs     0.001660                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_avg_stall_time     0.220361                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.acc_link_utilization         4243                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.link_utilization     0.514883                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_count         3686                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_bytes        67888                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_data_msg_bytes        38400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_bw_sat_cy         2400                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Control::0         2591                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Control::0        20728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Data::1          443                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Data::1        31896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Control::2          483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Control::2         3864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.acc_link_utilization 23272.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.link_utilization     2.824089                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_count        11369                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_bytes       372360                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_data_msg_bytes       281408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_wait_time        47500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_bw_sat_cy        17591                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_msg_wait_time     4.178028                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_bandwidth         0.84                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Control::0         4518                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Control::0        36144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Request_Control::2          150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Request_Control::2         1200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Data::1         4384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Data::1       315648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::1         1472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.acc_link_utilization 20597.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.link_utilization     2.499481                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_count         6467                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_bytes       329560                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_data_msg_bytes       277824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_wait_time         2000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_bw_sat_cy        17365                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_msg_wait_time     0.309262                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Data::1         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Data::1       312552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.percent_links_utilized     1.943825                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Control::0         7144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Control::0        57152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Request_Control::2         2229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Request_Control::2        17832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Data::1         9181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Data::1       661032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::1          203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::2         2601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::1         1624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::2        20808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Data::0          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Data::0        10368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_msg_count         2773                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_buf_msgs     0.002027                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_msg_count          452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_buf_msgs     0.000330                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_buf_msgs     0.003207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_avg_stall_time     0.684775                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_msg_count         2064                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_buf_msgs     0.001509                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_msg_count          483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_buf_msgs     0.000353                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_msg_count         4524                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_buf_msgs     0.003338                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_stall_time        21000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_avg_stall_time     4.641910                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_msg_count         4551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_buf_msgs     0.003345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_avg_stall_time     2.746649                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_msg_count         2283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_buf_msgs     0.001669                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.acc_link_utilization         4186                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.link_utilization     0.507966                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_count         3708                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_bytes        66976                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_data_msg_bytes        37312                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_bw_sat_cy         2333                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Control::0         2634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Control::0        21072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Data::1          452                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Data::1        32544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Control::2          483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Control::2         3864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.acc_link_utilization        23287                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.link_utilization     2.825849                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_count        11358                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_bytes       372592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_data_msg_bytes       281728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_wait_time        33500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_bw_sat_cy        17609                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_msg_wait_time     2.949463                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_bandwidth         0.84                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Control::0         4510                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Control::0        36080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Request_Control::2          165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Request_Control::2         1320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Data::1         4389                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Data::1       316008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::1          162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::1         1296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.acc_link_utilization 20582.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.link_utilization     2.497661                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_count         6445                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_bytes       329320                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_data_msg_bytes       277760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_wait_time         3000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_bw_sat_cy        17360                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_msg_wait_time     0.465477                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Request_Control::2         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Request_Control::2        16512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Data::1         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Data::1       312480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.percent_links_utilized     2.418764                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Control::0        15173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Control::0       121384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Request_Control::2        10270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Request_Control::2        82160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Data::1         9113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Data::1       656136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::1          186                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::2        10649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::1         1488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::2        85192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Data::0          143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Data::0        10296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_msg_count        10825                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_buf_msgs     0.007914                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_msg_count          427                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_buf_msgs     0.000312                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_buf_msgs     0.003198                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_avg_stall_time     0.801466                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_buf_msgs     0.001494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_msg_count         8545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_buf_msgs     0.006247                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_msg_count         4503                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_buf_msgs     0.003326                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_stall_time        23500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_avg_stall_time     5.218743                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_msg_count         4505                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_buf_msgs     0.003330                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_avg_stall_time     5.549390                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_msg_count        10330                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_buf_msgs     0.007552                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.acc_link_utilization 12126.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.link_utilization     1.471536                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_count        19797                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_bytes       194024                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_data_msg_bytes        35648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_bw_sat_cy         2228                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Control::0        10684                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Control::0        85472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Data::1          427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Data::1        30744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Control::2         8545                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Control::2        68360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Data::0          130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Data::0         9360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.acc_link_utilization        27157                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.link_utilization     3.295468                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_count        19338                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_bytes       434512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_data_msg_bytes       279808                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_wait_time        48500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_bw_sat_cy        17493                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_msg_wait_time     2.508015                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_bandwidth         0.98                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Control::0         4489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Control::0        35912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Request_Control::2         8226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Request_Control::2        65808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Data::1         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Data::1       313848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::1          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::2         2104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::1         1168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::2        16832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.acc_link_utilization 20513.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.link_utilization     2.489288                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_count         6411                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_bytes       328216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_wait_time         3500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_msg_wait_time     0.545937                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     1.943765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0         7102                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0        56816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2         2294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2        18352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1         9147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1       658584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          247                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2         2670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         1976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2        21360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0        11664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count         2746                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.002008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          482                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_msg_count         4388                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_buf_msgs     0.003215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_avg_stall_time     1.139471                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          552                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count         4532                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.003387                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_stall_time        50500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_avg_stall_time    11.142983                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count         4524                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.003391                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time        57500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time    12.709991                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count         2325                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.001700                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization         4418                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.536119                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         3780                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes        70688                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        40448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         2529                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0         2583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0        20664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        34704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         4416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0        10800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization 23014.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     2.792781                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count        11381                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes       368232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes       277184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time       108000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy        17327                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     9.489500                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         0.83                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0         4519                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0        36152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2          207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2         1656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1         4319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1       310968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          205                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         1640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization 20621.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization     2.502394                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count         6475                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes       329944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes       278144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy        17385                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time     0.772201                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Data::1         4346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Data::1       312912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     1.933227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0         7068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0        56544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2         2215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2        17720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1         9087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1       654264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2         2610                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         1952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2        20880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0        13248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count         2782                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.002034                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          462                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000338                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_msg_count         4336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_buf_msgs     0.003174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_avg_stall_time     0.691882                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_msg_count         2044                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_buf_msgs     0.001494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          536                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000392                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count         4481                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.003355                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_stall_time        54000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_avg_stall_time    12.050881                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count         4533                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.003388                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_stall_time        50500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_avg_stall_time    11.140525                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count         2245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.001641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization         4426                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.537090                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         3780                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes        70816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        40576                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         2537                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0         2600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0        20800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        33264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         4288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0        12384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization 22985.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     2.789262                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count        11259                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes       367768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes       277696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time       104500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy        17359                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time     9.281464                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         0.83                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0         4468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0        35744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2          171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2         1368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::2         2074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         1648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::2        16592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization        20382                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization     2.473331                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count         6380                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes       326112                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes       275072                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time         3000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy        17193                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time     0.470219                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.62                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Data::1         4298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Data::1       309456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     1.935857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0         7108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0        56864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2         2195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2        17560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1         9085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1       654120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2         2615                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2        20920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0        14112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count         2842                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.002078                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000339                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_buf_msgs     0.003166                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_avg_stall_time     1.505675                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_msg_count         2017                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_buf_msgs     0.001475                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000412                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count         4476                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.003302                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_stall_time        20000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_avg_stall_time     4.468275                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count         4560                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.003383                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_stall_time        33500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_avg_stall_time     7.346491                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count         2230                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.001630                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization  4526.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.549285                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         3869                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes        72424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        41472                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         2592                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0         2646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0        21168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        33408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          563                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         4504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0        13248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization        23061                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     2.798424                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count        11266                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes       368976                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes       278848                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time        53500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy        17430                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time     4.748802                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         0.83                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0         4462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0        35696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2          178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2         1424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1       312840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::2         2052                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         1720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::2        16416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Control::0            2                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Control::0           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization        20271                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization     2.459861                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count         6334                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes       324336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes       273664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time         6500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy        17105                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time     1.026208                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         0.73                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.62                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Request_Control::2         2017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Request_Control::2        16136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Data::1         4276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Data::1       307872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     1.980776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0         7266                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0        58128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2         2315                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2        18520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1         9279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1       668088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          283                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2         2738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         2264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2        21904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0        14472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count         2934                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.002145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000368                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_buf_msgs     0.003214                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_stall_time         4500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_avg_stall_time     1.025758                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          629                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000460                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count         4549                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.003374                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_stall_time        33000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_avg_stall_time     7.254342                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count         4671                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.003470                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_stall_time        38000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_avg_stall_time     8.135303                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count         2343                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.001713                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization  4809.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.583627                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         4067                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes        76952                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        44416                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         2776                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.17                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0         2729                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0        21832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        36288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         5032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0        13680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization 23541.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     2.856732                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count        11563                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes       376664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes       284160                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time        71000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy        17764                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time     6.140275                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         0.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0         4537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0        36296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1         4429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1       318888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::2         2109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         1936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::2        16872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization        20618                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization     2.501969                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count         6468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes       329888                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes       278144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time         4500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy        17385                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time     0.695733                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Data::1         4346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Data::1       312912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     1.962837                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0         7195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0        57560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2         2251                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2        18008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1         9232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1       664704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2         2639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2        21112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0        13032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count         2852                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.002085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          455                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_buf_msgs     0.003212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_avg_stall_time     1.369238                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000384                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count         4538                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.003353                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_stall_time        24500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_avg_stall_time     5.398854                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count         4630                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.003442                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_stall_time        39000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_avg_stall_time     8.423326                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count         2285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.001671                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization         4412                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.535391                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         3832                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes        70592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        39936                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         2496                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0         2670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0        21360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        32760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         4200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0        12168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization 23510.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     2.852970                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count        11453                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes       376168                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes       284544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time        63500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy        17788                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time     5.544399                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         0.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.64                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0         4525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0        36200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2          171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2         1368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1         4434                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1       319248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::2         2114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         1568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::2        16912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization        20603                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization     2.500149                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count         6462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes       329648                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes       277952                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time         6000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy        17374                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time     0.928505                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Data::1         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Data::1       312696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     1.936686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0         7073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0        56584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2         2248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2        17984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1         9110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1       655920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2         2622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         1832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2        20976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0        12672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count         2743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.002005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          429                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_buf_msgs     0.003202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_avg_stall_time     0.114181                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          508                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000371                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count         4518                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.003338                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_stall_time        24000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_avg_stall_time     5.312085                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count         4531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.003353                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time        28000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     6.179651                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count         2281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.001668                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization         4216                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.511606                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         3680                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes        67456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        38016                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         2376                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0         2567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0        20536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        30888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          508                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         4064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0        11880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization        23081                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     2.800851                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count        11330                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes       369296                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes       278656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time        52000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy        17422                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     4.589585                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         0.83                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0         4506                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0        36048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2         1336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1       312696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::2         2114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         1504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::2        16912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization        20582                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization     2.497600                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count         6460                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes       329312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes       277632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time          500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy        17352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time     0.077399                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Data::1         4338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Data::1       312336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.percent_links_utilized     1.940347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Control::0         7082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Control::0        56656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Request_Control::2         2242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Request_Control::2        17936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Data::1         9124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Data::1       656928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::1          231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::2         2625                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::1         1848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::2        21000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Data::0          181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Data::0        13032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_msg_count         2762                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_buf_msgs     0.002019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_msg_count          427                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_buf_msgs     0.000312                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_msg_count         4379                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_buf_msgs     0.003208                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_stall_time         4500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_avg_stall_time     1.027632                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_msg_count          510                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_buf_msgs     0.000373                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_msg_count         4515                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_buf_msgs     0.003329                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_stall_time        19000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_avg_stall_time     4.208195                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_msg_count         4549                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_buf_msgs     0.003351                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_stall_time        17500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_avg_stall_time     3.846999                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_msg_count         2276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_buf_msgs     0.001664                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.acc_link_utilization  4237.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.link_utilization     0.514215                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_count         3699                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_bytes        67800                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_data_msg_bytes        38208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_bw_sat_cy         2388                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Control::0         2579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Control::0        20632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Data::1          427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Data::1        30744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Control::2          510                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Control::2         4080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Data::0          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Data::0        12240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.acc_link_utilization        23150                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.link_utilization     2.809224                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_count        11340                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_bytes       370400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_data_msg_bytes       279680                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_wait_time        36500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_bw_sat_cy        17482                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_msg_wait_time     3.218695                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_bandwidth         0.84                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Control::0         4503                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Control::0        36024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Request_Control::2          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Request_Control::2         1288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Data::1         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Data::1       313848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::1          190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::2         2115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::1         1520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::2        16920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.acc_link_utilization        20582                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.link_utilization     2.497600                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_count         6460                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_bytes       329312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_data_msg_bytes       277632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_wait_time         4500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_bw_sat_cy        17354                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_msg_wait_time     0.696594                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Data::1         4338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Data::1       312336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.percent_links_utilized     1.938729                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Control::0         7096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Control::0        56768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Request_Control::2         2246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Request_Control::2        17968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Data::1         9151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Data::1       658872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::1          213                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::2         2603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::1         1704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::2        20824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_msg_count         2757                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_buf_msgs     0.002017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_avg_stall_time     0.362713                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_msg_count          440                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_buf_msgs     0.000322                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_msg_count         4380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_buf_msgs     0.003204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_avg_stall_time     0.228311                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_buf_msgs     0.001522                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_msg_count          487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_msg_count         4513                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_buf_msgs     0.003313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_avg_stall_time     1.994239                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_msg_count         4544                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_buf_msgs     0.003349                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_avg_stall_time     4.071303                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_msg_count         2280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_buf_msgs     0.001667                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.acc_link_utilization         4134                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.link_utilization     0.501656                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_count         3684                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_bytes        66144                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_data_msg_bytes        36672                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_wait_time         1000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_bw_sat_cy         2293                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_msg_wait_time     0.271444                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Control::0         2596                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Control::0        20768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Data::1          440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Data::1        31680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Control::2          487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Control::2         3896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Data::0          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Data::0         9576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.acc_link_utilization 23208.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.link_utilization     2.816323                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_count        11337                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_bytes       371336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_data_msg_bytes       280640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_wait_time        27500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_bw_sat_cy        17540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_msg_wait_time     2.425686                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_bandwidth         0.84                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Control::0         4500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Control::0        36000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Request_Control::2          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Request_Control::2         1312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Data::1         4372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Data::1       314784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::1          172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::2         2116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::1         1376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::2        16928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.acc_link_utilization        20587                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.link_utilization     2.498207                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_count         6462                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_bytes       329392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_data_msg_bytes       277696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_wait_time         1000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_bw_sat_cy        17356                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_msg_wait_time     0.154751                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_useful_bandwidth         0.63                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Data::1         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Data::1       312408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count         4262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.005172                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count         7589                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.009209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count        28554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.034650                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count         4339                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.005265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count         4293                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.005210                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count         4074                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.004944                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_msg_count         4272                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_buf_msgs     0.005184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_msg_count         4190                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_buf_msgs     0.005085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_msg_count         2309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_buf_msgs     0.002802                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_msg_count         4263                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_buf_msgs     0.005173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_msg_count         4121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_buf_msgs     0.005001                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_msg_count         2262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_buf_msgs     0.002745                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_msg_count         4278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_buf_msgs     0.005191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_msg_count         4213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_buf_msgs     0.005112                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_msg_count         2303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_buf_msgs     0.002795                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_msg_count         4291                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_buf_msgs     0.005207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_msg_count         4188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_buf_msgs     0.005082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_msg_count         2269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_buf_msgs     0.002753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_msg_count         4285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_buf_msgs     0.005200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_msg_count         4183                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_buf_msgs     0.005076                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_msg_count         2283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_buf_msgs     0.002770                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_msg_count         4275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_buf_msgs     0.005188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_msg_count         4141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_buf_msgs     0.005025                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_msg_count        10330                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_buf_msgs     0.012535                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count         4299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.005217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count         4154                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.005041                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count         2325                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.002821                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count         4253                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.005161                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count         4163                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.005052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count         2245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.002724                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count         4246                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.005152                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count         4187                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.005081                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count         2230                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.002706                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count         4310                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.005230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count         4286                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.005201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count         2343                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.002843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count         4295                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.005212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count         4239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.005144                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count         2285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.002773                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count         4289                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.005205                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count         4169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.005059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count         2281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.002768                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_msg_count         4284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_buf_msgs     0.005199                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_msg_count         4182                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_buf_msgs     0.005075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_msg_count         2276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_buf_msgs     0.002762                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_msg_count         4288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_buf_msgs     0.005203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_msg_count         4186                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_buf_msgs     0.005080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_msg_count         2280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_buf_msgs     0.002767                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     2.997352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        76772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0       614176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2        35322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2       282576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        78994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1      5687568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         3147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2        40529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        25176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2       324232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2477                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       178344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0          202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0         1616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         7242                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.005423                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        88000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time    12.151339                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count        27040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.021154                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       947500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time    35.040680                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         4541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.003447                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        87000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time    19.158776                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count        28546                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.020874                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_avg_stall_time     0.105094                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count         2627                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.002440                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       355000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time   135.135135                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count         4881                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.003661                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_stall_time        63000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_avg_stall_time    12.907191                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count         2562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.001873                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          546                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000399                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count         2602                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.002562                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       451000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time   173.328209                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count         4727                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.003560                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_stall_time        71500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_avg_stall_time    15.125873                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count         2628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.001923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_avg_stall_time     0.380518                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count         2638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.002637                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       484500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time   183.661865                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count         4652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.003505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_stall_time        71000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_avg_stall_time    15.262253                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count         2569                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.001878                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count         2696                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.002660                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       471500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time   174.888724                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count         4636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.003479                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_stall_time        61500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_avg_stall_time    13.265746                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count         2571                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.001880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count         2782                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.002736                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       480000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time   172.537743                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count         4742                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.003570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_stall_time        70500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_avg_stall_time    14.867145                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count         2697                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.001972                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count         2704                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.002650                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       460500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time   170.303254                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count         4691                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.003501                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_stall_time        49000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_avg_stall_time    10.445534                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count         2599                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.001900                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count         2600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.002510                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       416500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time   160.192308                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count         4667                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.003476                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_stall_time        44000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_avg_stall_time     9.427898                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count         2584                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.001889                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4773                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.003489                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_msg_count         2617                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_buf_msgs     0.002523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_stall_time       417000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_avg_stall_time   159.342759                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_msg_count         4663                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_buf_msgs     0.003482                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_avg_stall_time    10.722711                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_msg_count         2586                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_buf_msgs     0.001891                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_msg_count         2613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_buf_msgs     0.002516                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_stall_time       414000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_avg_stall_time   158.438576                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_msg_count         4678                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_buf_msgs     0.003505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_stall_time        58000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_avg_stall_time    12.398461                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_msg_count         2565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_buf_msgs     0.001875                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_msg_count         2632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_buf_msgs     0.002595                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_stall_time       458500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_avg_stall_time   174.202128                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_msg_count         4675                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_buf_msgs     0.003498                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_stall_time        55000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_avg_stall_time    11.764706                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_msg_count         2584                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_buf_msgs     0.001890                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_avg_stall_time     0.193498                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_msg_count         2539                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_buf_msgs     0.002464                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_stall_time       415500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_avg_stall_time   163.647105                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_msg_count         4640                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_buf_msgs     0.003460                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_stall_time        46500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_avg_stall_time    10.021552                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_msg_count         2521                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_buf_msgs     0.001843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_msg_count         2664                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_buf_msgs     0.002605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_stall_time       449500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_avg_stall_time   168.731231                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_msg_count         4686                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_buf_msgs     0.003497                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_stall_time        48500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_avg_stall_time    10.349979                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_msg_count         2596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_buf_msgs     0.001898                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_msg_count         2617                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_buf_msgs     0.002596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_stall_time       467000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_avg_stall_time   178.448605                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_msg_count         4683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_buf_msgs     0.003494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_avg_stall_time    10.249840                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_msg_count         2566                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_buf_msgs     0.001876                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_msg_count         2627                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_buf_msgs     0.002532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_stall_time       418500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_avg_stall_time   159.307195                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_msg_count         4688                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_buf_msgs     0.003508                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_stall_time        55500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_avg_stall_time    11.838737                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_msg_count         2544                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_buf_msgs     0.001860                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_msg_count        10680                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_buf_msgs     0.008699                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_stall_time       609500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_avg_stall_time    57.069288                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_msg_count         4649                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_buf_msgs     0.003471                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_stall_time        49500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_avg_stall_time    10.647451                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_msg_count        10587                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_buf_msgs     0.007741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_avg_stall_time     0.047228                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization        22722                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     2.757287                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         7788                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       363552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       301248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        88000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        18845                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time    11.299435                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         0.82                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         0.68                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         4368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       338904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        20280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization  2386.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.289599                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4773                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        38184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4773                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        38184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization 48651.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     5.903800                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count        60127                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       778424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       297408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time      1037500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        18658                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time    17.255143                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         1.76                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         0.67                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0        26885                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0       215080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2         3716                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2        29728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         4505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       324360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2        24830                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2       198640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0        10224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization        25079                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     3.043306                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count        10070                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes       401264                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes       320704                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       418000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy        20064                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time    41.509434                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         0.91                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         0.72                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0         2456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0        19648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Request_Control::2         2084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Request_Control::2        16672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1         4850                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1       349200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::1           31                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2          478                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::1          248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2         3824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0        11592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization 24326.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     2.951991                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count         9957                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes       389224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes       309568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       523500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy        19395                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time    52.576077                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         0.88                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         0.70                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0         2440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0        19520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1         4688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1       337536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          545                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         4360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          149                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0        10728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization 24077.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     2.921775                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count         9859                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes       385240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes       306368                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       555500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy        19170                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time    56.344457                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0         2457                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0        19656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Request_Control::2         2039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Request_Control::2        16312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1         4616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1       332352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          530                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         4240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0        12312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization 24071.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     2.921047                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count         9903                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes       385144                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes       305920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       533000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy        19135                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time    53.822074                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0         2501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0        20008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Request_Control::2         2014                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Request_Control::2        16112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1         4597                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1       330984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         4456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0        13176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization 24682.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     2.995191                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count        10221                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes       394920                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes       313152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       550500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy        19595                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time    53.859701                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         0.89                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         0.71                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0         2579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0        20632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1         4705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1       338760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          620                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         4960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0        13536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization        24281                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     2.946469                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count         9994                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes       388496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes       308544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       509500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy        19301                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time    50.980588                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         0.88                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         0.70                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0         2523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0        20184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Request_Control::2         2078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Request_Control::2        16624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1         4653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1       335016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         4168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0        12096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization 24089.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     2.923231                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count         9851                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes       385432                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes       306624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       460500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy        19181                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time    46.746523                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0         2426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0        19408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1         4628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1       333216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         4032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0        11736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.acc_link_utilization        24101                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.link_utilization     2.924627                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_count         9866                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_bytes       385616                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_data_msg_bytes       306688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_wait_time       467000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_bw_sat_cy        19183                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_msg_wait_time    47.334279                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Control::0         2436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Control::0        19488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Data::1         4624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Data::1       332928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::2          506                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::2         4048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Data::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Data::0        12096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.acc_link_utilization        24012                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.link_utilization     2.913827                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_count         9856                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_bytes       384192                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_data_msg_bytes       305344                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_wait_time       472000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_bw_sat_cy        19097                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_msg_wait_time    47.889610                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Control::0         2453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Control::0        19624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Data::1         4638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Data::1       333936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::2          484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::2         3872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Data::0          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Data::0         9576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.acc_link_utilization 24093.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.link_utilization     2.923717                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_count         9891                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_bytes       385496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_data_msg_bytes       306368                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_wait_time       514000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_bw_sat_cy        19166                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_msg_wait_time    51.966434                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Control::0         2472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Control::0        19776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Data::1         4635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Data::1       333720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::2          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::2         4032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.acc_link_utilization        23790                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.link_utilization     2.886887                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_count         9700                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_bytes       380640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_data_msg_bytes       303040                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_wait_time       462000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_bw_sat_cy        18952                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_msg_wait_time    47.628866                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_bandwidth         0.86                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_useful_bandwidth         0.68                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Control::0         2393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Control::0        19144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Data::1         4600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Data::1       331200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::2          435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::2         3480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.acc_link_utilization        24149                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.link_utilization     2.930451                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_count         9946                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_bytes       386384                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_data_msg_bytes       306816                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_wait_time       498000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_bw_sat_cy        19188                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_msg_wait_time    50.070380                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Control::0         2503                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Control::0        20024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Data::1         4648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Data::1       334656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::2          511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::2         4088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.acc_link_utilization        24133                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.link_utilization     2.928510                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_count         9866                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_bytes       386128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_data_msg_bytes       307200                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_wait_time       515000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_bw_sat_cy        19219                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_msg_wait_time    52.199473                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Control::0         2448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Control::0        19584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Data::1         4643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Data::1       334296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::2          481                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::2         3848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.acc_link_utilization 24045.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.link_utilization     2.917892                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_count         9859                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_bytes       384728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_data_msg_bytes       305856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_wait_time       474000                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_bw_sat_cy        19135                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_msg_wait_time    48.077898                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Control::0         2488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Control::0        19904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Request_Control::2         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Request_Control::2        16512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Data::1         4648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Data::1       334656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::2          480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::2         3840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.acc_link_utilization        31914                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.link_utilization     3.872725                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_count        25916                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_bytes       510624                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_data_msg_bytes       303296                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_wait_time       659500                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_bw_sat_cy        19000                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_msg_wait_time    25.447600                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_useful_bandwidth         0.69                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Control::0        10539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Control::0        84312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Request_Control::2         2044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Request_Control::2        16352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Data::1         4609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Data::1       331848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::2         8543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::2        68344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Data::0          130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Data::0         9360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count        26684                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.032381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         4322                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.005245                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count        28381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.034440                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count         2280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.002767                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count         4659                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.005654                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count         2406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.002920                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_msg_count         2266                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_buf_msgs     0.002750                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_msg_count         4441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_buf_msgs     0.005389                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_msg_count         2421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_buf_msgs     0.002938                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_msg_count         2162                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_buf_msgs     0.002624                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_msg_count         4405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_buf_msgs     0.005345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_msg_count         2354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_buf_msgs     0.002857                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_msg_count         2279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_buf_msgs     0.002766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_msg_count         4443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_buf_msgs     0.005392                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_msg_count         2432                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_buf_msgs     0.002951                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_msg_count         2237                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_buf_msgs     0.002715                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_msg_count         4442                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_buf_msgs     0.005390                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_msg_count         2403                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_buf_msgs     0.002916                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_msg_count         2259                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_buf_msgs     0.002741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_msg_count         4449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_buf_msgs     0.005399                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_msg_count         2386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_buf_msgs     0.002895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_msg_count        10316                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_buf_msgs     0.012518                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_msg_count         4421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_buf_msgs     0.005365                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_msg_count        10424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_buf_msgs     0.012649                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count         2232                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.002709                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count         4494                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.005453                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count         2464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.002990                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count         2268                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.002752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count         4424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.005368                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count         2404                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.002917                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count         2323                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.002819                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count         4406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.005347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count         2405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.002918                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count         2397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.002909                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count         4503                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.005464                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count         2527                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.003066                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count         2313                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.002807                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count         4448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.005398                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count         2431                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.002950                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.002716                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count         4438                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.005385                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count         2423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.002940                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_msg_count         2250                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_buf_msgs     0.002730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_msg_count         4432                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_buf_msgs     0.005378                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_msg_count         2422                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_buf_msgs     0.002939                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_msg_count         2255                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_buf_msgs     0.002736                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_msg_count         4453                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_buf_msgs     0.005404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_msg_count         2402                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_buf_msgs     0.002915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            500                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples      1054.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000754452                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           2212                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1054                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1054                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1054                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                842                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                175                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 31                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              67456                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         163714048.91083413                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                399175500                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                378724.38                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        67456                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 163714048.910834133625                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers         1054                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     25025102                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     23742.98                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        67456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        67456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers         1054                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1054                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    163714049                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    163714049                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers    163714049                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    163714049                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1054                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           56                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          117                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           89                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           81                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           62                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           94                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            4                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            6588534                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3511928                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      25025102                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6250.98                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      23742.98                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            892                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        84.63                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          170                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   408.094118                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   246.362374                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   372.137266                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           40     23.53%     23.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           48     28.24%     51.76% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           10      5.88%     57.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           11      6.47%     64.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           10      5.88%     70.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           12      7.06%     77.06% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            4      2.35%     79.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           35     20.59%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          170                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        67456                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         163.714049                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.85                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.85                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          84.63                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 140343.840000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 247760.856000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 1670427.561600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 35820344.128800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 49307493.110400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 101002142.976000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 188188512.472800                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   456.728880                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    308487960                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     18550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     86692540                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 130987.584000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 231243.465600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 1437280.857600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 35820344.128800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 45009097.156800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 105636800.371200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 188265753.564000                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   456.916342                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    322482980                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     18550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     73682520                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          138009                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              1.755348                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.569687                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         199044                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         2803                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        184103                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          208                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        57447                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        70579                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         1185                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       125040                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.472353                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     2.057267                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        69508     55.59%     55.59% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        10892      8.71%     64.30% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2        10884      8.70%     73.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3        10110      8.09%     81.09% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         9636      7.71%     88.80% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         6548      5.24%     94.03% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         3708      2.97%     97.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         2451      1.96%     98.96% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         1303      1.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       125040                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu          976     18.10%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     18.10% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         2336     43.32%     61.41% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         1467     27.20%     88.61% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          391      7.25%     95.87% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          223      4.13%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         5411      2.94%      2.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu       121199     65.83%     68.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           48      0.03%     68.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          112      0.06%     68.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          201      0.11%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu           70      0.04%     69.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          523      0.28%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        29455     16.00%     85.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        23296     12.65%     97.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead         1387      0.75%     98.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         2401      1.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       184103                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        1.333993                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               5393                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.029293                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       488594                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       253585                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       176502                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads        10251                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites         6470                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses         4577                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       178653                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses         5432                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1798                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            192                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          12969                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles       686062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        34235                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        29422                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        15692                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        10407                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         5784     27.10%     27.10% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         6336     29.69%     56.79% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect           13      0.06%     56.85% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond         8328     39.02%     95.87% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          678      3.18%     99.05% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.05% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          203      0.95%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        21342                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         1802     22.31%     22.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         2354     29.14%     51.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect           13      0.16%     51.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         3485     43.14%     94.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          317      3.92%     98.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     98.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          107      1.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         8078                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          351     43.98%     43.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            1      0.13%     44.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          375     46.99%     91.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond           57      7.14%     98.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     98.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           14      1.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total          798                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return         3980     30.02%     30.02% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect         3980     30.02%     60.04% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0      0.00%     60.04% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         4840     36.51%     96.55% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          362      2.73%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond           96      0.72%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total        13258                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          266     45.16%     45.16% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     45.16% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          270     45.84%     91.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond           44      7.47%     98.47% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.47% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            9      1.53%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total          589                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         6072     28.45%     28.45% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         9380     43.95%     72.40% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         5784     27.10%     99.50% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect          106      0.50%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        21342                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch          753     94.36%     94.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           45      5.64%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total          798                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted         8328                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         3241                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect          798                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          495                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted          754                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           44                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        21342                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          739                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits        10137                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.474979                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          552                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          216                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits          106                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          110                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         5784     27.10%     27.10% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         6336     29.69%     56.79% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect           13      0.06%     56.85% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond         8328     39.02%     95.87% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          678      3.18%     99.05% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.05% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          203      0.95%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        21342                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         5784     51.62%     51.62% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          500      4.46%     56.08% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect           13      0.12%     56.20% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         4624     41.27%     97.47% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond           81      0.72%     98.19% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     98.19% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          203      1.81%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total        11205                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          351     47.50%     47.50% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     47.50% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          331     44.79%     92.29% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond           57      7.71%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total          739                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          351     47.50%     47.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     47.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          331     44.79%     92.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond           57      7.71%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total          739                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          216                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits          106                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          110                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          231                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         8151                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         8151                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         4169                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used         3980                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct         3980                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts        54440                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts          389                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       117096                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     1.232852                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.346472                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0        79269     67.70%     67.70% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1        10345      8.83%     76.53% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         5420      4.63%     81.16% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         6894      5.89%     87.05% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         2000      1.71%     88.75% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5         2429      2.07%     90.83% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         1016      0.87%     91.70% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7         1530      1.31%     93.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         8193      7.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       117096                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars         1078                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         3980                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass         4048      2.80%      2.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        93899     65.04%     67.85% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           32      0.02%     67.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          112      0.08%     67.95% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          175      0.12%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           32      0.02%     68.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     68.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     68.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          495      0.34%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     68.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        23293     16.14%     84.57% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        19594     13.57%     98.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          832      0.58%     98.72% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         1850      1.28%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total       144362                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         8193                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        78622                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       144362                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        78622                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP       144362                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     1.755348                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.569687                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        45569                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         3602                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts       137719                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        24125                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        21444                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4048      2.80%      2.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        93899     65.04%     67.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           32      0.02%     67.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          112      0.08%     67.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          175      0.12%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           32      0.02%     68.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     68.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          495      0.34%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     68.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        23293     16.14%     84.57% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        19594     13.57%     98.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          832      0.58%     98.72% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         1850      1.28%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       144362                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl        13258                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         9182                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         4076                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         4840                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         8418                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         3980                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         3980                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        24950                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        66661                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        26537                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         5659                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1233                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         8823                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          414                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       212327                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         1972                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       182303                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        16873                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        30254                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        25390                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     1.320950                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        42539                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        30890                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         4109                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         2329                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       234878                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites       123645                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        55644                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        87377                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches        15270                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles        91224                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3284                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.cacheLines        21636                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          682                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       125040                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.864755                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     3.073762                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0        85985     68.77%     68.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1893      1.51%     70.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         3048      2.44%     72.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         3738      2.99%     75.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         3144      2.51%     78.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         2850      2.28%     80.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         2592      2.07%     82.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         2732      2.18%     84.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        19058     15.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       125040                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts       127802                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.926041                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        21342                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.154642                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        32173                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1233                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        30608                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles         7221                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       201847                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           69                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        34235                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        29422                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          941                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents          363                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents         6394                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         1029                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect          378                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          435                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       181804                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       181079                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst       115006                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       207448                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       1.312081                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.554385                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        12282                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads        10107                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         1029                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         7975                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        24125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     2.792415                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     3.372745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        23906     99.09%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19          108      0.45%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           83      0.34%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           15      0.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            3      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119            1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139            6      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        24125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        30254                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        25390                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          188                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          209                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        21637                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          186                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions           32                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 21439937.500000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 54125796.209656                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value       269500                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    200781000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    340882500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    343039000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1233                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        28087                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        42714                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        28562                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        24444                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       207099                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents          118                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents         6986                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        15912                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       241636                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       583261                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       274743                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups         4559                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       164936                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        76622                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        28030                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          306262                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         405882                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        78622                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       144362                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          110                       # Number of system calls (Count)
board.processor.cores1.core.numCycles          292633                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              4.034926                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.247836                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         266975                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        12427                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        194397                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       169071                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       316525                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         6232                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples       285529                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.680831                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.372477                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0       213225     74.68%     74.68% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        19170      6.71%     81.39% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        16980      5.95%     87.34% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        14674      5.14%     92.48% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        12676      4.44%     96.92% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5         6454      2.26%     99.18% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6         2206      0.77%     99.95% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7          117      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           27      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total       285529                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           77      0.93%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         4101     49.55%     50.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         4099     49.52%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         6263      3.22%      3.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       120640     62.06%     65.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          132      0.07%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc          132      0.07%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        47943     24.66%     90.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        19017      9.78%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          266      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       194397                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.664303                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy               8277                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.042578                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads       681287                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       449843                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       187289                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         1328                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses          661                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       195747                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses          664                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts         6287                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            104                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           7104                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       562238                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads        72684                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        33720                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads        53346                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        26700                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return         6314     26.53%     26.53% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect         8364     35.14%     61.67% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           11      0.05%     61.71% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond         9014     37.87%     99.58% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond           99      0.42%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        23802                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         4183     24.64%     24.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect         6237     36.74%     61.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            6      0.04%     61.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond         6469     38.11%     99.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           79      0.47%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total        16974                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            1      0.45%      0.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           95     42.41%     42.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            5      2.23%     45.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           95     42.41%     87.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           28     12.50%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          224                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         2131     31.21%     31.21% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         2127     31.15%     62.36% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            5      0.07%     62.43% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond         2545     37.27%     99.71% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           20      0.29%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total         6828                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           69     39.88%     39.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            5      2.89%     42.77% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           86     49.71%     92.49% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond           13      7.51%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total          173                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget          626      2.63%      2.63% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        16865     70.86%     73.49% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS         6311     26.51%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        23802                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          213     96.38%     96.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            7      3.17%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            1      0.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          221                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted         9014                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken         8759                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          224                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss          147                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          218                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        23802                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          212                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        16906                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.710276                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted          184                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           11                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           11                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return         6314     26.53%     26.53% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect         8364     35.14%     61.67% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           11      0.05%     61.71% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond         9014     37.87%     99.58% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond           99      0.42%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        23802                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return         6314     91.56%     91.56% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect          136      1.97%     93.53% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           11      0.16%     93.69% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond          386      5.60%     99.29% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           49      0.71%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total         6896                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           95     44.81%     44.81% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.81% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           89     41.98%     86.79% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           28     13.21%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total          212                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           95     44.81%     44.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           89     41.98%     86.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           28     13.21%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total          212                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           11                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           11                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           16                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes        12558                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops        12557                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes        10426                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts       168864                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          105                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples       262562                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.420209                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     1.180308                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0       217611     82.88%     82.88% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        16882      6.43%     89.31% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        12658      4.82%     94.13% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         6631      2.53%     96.66% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4         2313      0.88%     97.54% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         4187      1.59%     99.13% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           76      0.03%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           35      0.01%     99.17% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8         2169      0.83%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total       262562                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        65647     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       110331                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples         2169                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts        72525                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       110331                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP        72525                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       110331                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     4.034926                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.247836                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       103712                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        65647     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       110331                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         6828                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         4692                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         2545                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        25771                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles       213043                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        34104                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles        10440                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         2171                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        12861                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          125                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       312723                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          642                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       188110                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        13133                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        45882                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts        17217                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.642819                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        23753                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        38855                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads          662                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites          397                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       243869                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       142216                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        63099                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        89360                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        23176                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles       238821                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         4590                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles           60                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.cacheLines        39743                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes         2176                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples       285529                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     1.309124                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.701429                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0       224360     78.58%     78.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1         2127      0.74%     79.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2         6221      2.18%     81.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3          143      0.05%     81.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4         6238      2.18%     83.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         4235      1.48%     85.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6         6262      2.19%     87.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7        12448      4.36%     91.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        23495      8.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total       285529                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       249387                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.852218                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        23802                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.081337                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles        44345                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         2171                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles       159402                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         6233                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       279402                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts        72684                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        33720                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         4142                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents         4106                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents           77                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         2053                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          122                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       188058                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       187950                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       136082                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       238993                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.642272                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.569397                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         4245                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        43412                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         2053                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        20704                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     7.139758                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    11.289824                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        25172     85.99%     85.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19          112      0.38%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29         1986      6.78%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39          316      1.08%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49         1583      5.41%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59          100      0.34%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        45879                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        17217                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           76                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        39753                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           54                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         2171                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        30067                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles       190290                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        36145                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        26856                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       296124                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents        16489                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents         4170                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands       394802                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       898913                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       420337                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       149954                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       244848                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        62510                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          539432                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         581356                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts        72525                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       110331                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles         710707                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.cpi             9.929404                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores10.core.ipc             0.100711                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded        265643                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued       192823                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined       169461                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined       317408                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples       710514                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.271385                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     0.926867                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0       638725     89.90%     89.90% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1        18995      2.67%     92.57% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2        16825      2.37%     94.94% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3        14658      2.06%     97.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4        12679      1.78%     98.79% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5         6397      0.90%     99.69% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6         2164      0.30%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7           49      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total       710514                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu           43      0.52%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::Matrix            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixMov            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixOP            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead         4105     49.76%     50.28% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite         4102     49.72%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass         6314      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu       119503     61.98%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::Matrix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead        47949     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite        19037      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total       192823                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.271312                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy              8250                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.042785                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads      1104383                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites       449517                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses       186341                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses       194737                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numSquashedInsts         6298                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.timesIdled            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles           193                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles       616695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.MemDepUnit__0.insertedLoads        72756                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores        33500                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads        53395                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores        26730                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::Return         6333     26.72%     26.72% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallDirect         8376     35.35%     62.07% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallIndirect           21      0.09%     62.16% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectCond         8857     37.38%     99.54% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectUncond          110      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::total        23697                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::Return         4208     24.70%     24.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallDirect         6255     36.72%     61.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallIndirect           16      0.09%     61.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectCond         6461     37.93%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectUncond           93      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::total        17033                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallDirect           87     43.94%     44.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallIndirect            5      2.53%     46.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectCond           80     40.40%     87.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectUncond           25     12.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::total          198                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.targetProvider_0::NoTarget          600      2.53%      2.53% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::BTB        16767     70.76%     73.29% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::RAS         6330     26.71%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::total        23697                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetWrong_0::NoBranch          178     95.70%     95.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::Return            7      3.76%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::total          186                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.condPredicted         8857                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condPredictedTaken         8597                       # Number of conditional branches predicted as taken (Count)
board.processor.cores10.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.predTakenBTBMiss          132                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores10.core.branchPred.NotTakenMispredicted          193                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores10.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores10.core.branchPred.BTBLookups        23697                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBUpdates          187                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.BTBHits        16814                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.709541                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores10.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses           21                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::Return         6333     26.72%     26.72% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallDirect         8376     35.35%     62.07% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallIndirect           21      0.09%     62.16% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectCond         8857     37.38%     99.54% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectUncond          110      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::total        23697                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::Return         6333     92.01%     92.01% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallDirect          125      1.82%     93.83% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallIndirect           21      0.31%     94.13% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectCond          363      5.27%     99.40% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::total         6883                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallDirect           87     46.52%     46.52% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.52% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectCond           75     40.11%     86.63% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectUncond           25     13.37%    100.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::total          187                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallDirect           87     46.52%     46.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectCond           75     40.11%     86.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectUncond           25     13.37%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::total          187                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.branchPred.indirectBranchPred.lookups           21                       # Number of lookups (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.misses           21                       # Number of misses (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores10.core.branchPred.ras.pushes        12605                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores10.core.branchPred.ras.pops        12604                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores10.core.branchPred.ras.squashes        10479                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores10.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores10.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores10.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores10.core.commit.commitSquashedInsts       169246                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts          114                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples       687471                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.157934                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     0.751151                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0       643128     93.55%     93.55% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1        16713      2.43%     95.98% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2        12520      1.82%     97.80% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3         6522      0.95%     98.75% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4         2229      0.32%     99.08% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5         4125      0.60%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6           68      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7           21      0.00%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8         2145      0.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total       687471                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples         2145                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores10.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.commitStats0.cpi     9.929404                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores10.core.commitStats0.ipc     0.100711                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores10.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores10.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores10.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores10.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores10.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores10.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores10.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores10.core.decode.idleCycles        23717                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles       640203                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles        34078                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles        10338                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles         2178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved        12756                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts       311547                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts          577                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.executeStats0.numInsts       186525                       # Number of executed instructions (Count)
board.processor.cores10.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores10.core.executeStats0.numBranches        12966                       # Number of branches executed (Count)
board.processor.cores10.core.executeStats0.numLoadInsts        45880                       # Number of load instructions executed (Count)
board.processor.cores10.core.executeStats0.numStoreInsts        16976                       # Number of stores executed (Count)
board.processor.cores10.core.executeStats0.instRate     0.262450                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.executeStats0.numCCRegReads        22859                       # Number of times the CC registers were read (Count)
board.processor.cores10.core.executeStats0.numCCRegWrites        38229                       # Number of times the CC registers were written (Count)
board.processor.cores10.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores10.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores10.core.executeStats0.numIntRegReads       242501                       # Number of times the integer registers were read (Count)
board.processor.cores10.core.executeStats0.numIntRegWrites       141586                       # Number of times the integer registers were written (Count)
board.processor.cores10.core.executeStats0.numMemRefs        62856                       # Number of memory refs (Count)
board.processor.cores10.core.executeStats0.numMiscRegReads        88794                       # Number of times the Misc registers were read (Count)
board.processor.cores10.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores10.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores10.core.fetch.predictedBranches        23097                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles       665792                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles         4582                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles          204                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.cacheLines        39754                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes         2146                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples       710514                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     0.524395                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     1.826176                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0       649572     91.42%     91.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1         2114      0.30%     91.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2         6193      0.87%     92.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3           70      0.01%     92.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4         6238      0.88%     93.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5         4240      0.60%     94.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6         6258      0.88%     94.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7        12452      1.75%     96.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8        23377      3.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total       710514                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetchStats0.numInsts       248693                       # Number of instructions fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.fetchRate     0.349923                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.fetchStats0.numBranches        23697                       # Number of branches fetched (Count)
board.processor.cores10.core.fetchStats0.branchRate     0.033343                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetchStats0.icacheStallCycles        42194                       # ICache total stall cycles (Cycle)
board.processor.cores10.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles         2178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles       590454                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles         6161                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts       278036                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts        72756                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts        33500                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents         4109                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts          126                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit       186476                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount       186363                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst       135137                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst       237781                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.262222                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.568325                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores10.core.lsq0.forwLoads         4292                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads        43518                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores        20772                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    21.897462                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev    64.657783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9        25074     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19          133      0.45%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::20-29         1964      6.72%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39           15      0.05%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89           23      0.08%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99            5      0.02%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::110-119           61      0.21%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129            5      0.02%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::130-139            2      0.01%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::140-149           56      0.19%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159            9      0.03%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179           44      0.15%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::180-189            8      0.03%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209           49      0.17%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219            5      0.02%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239           66      0.23%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249           11      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259            1      0.00%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::260-269         1544      5.28%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::270-279          159      0.54%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::280-289            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value          281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses        45877                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses        16976                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses           95                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses        39789                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses           80                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles         2178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles        27964                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles       621232                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles        36061                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles        23079                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts       294903                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.IQFullEvents        16483                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents           98                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents          342                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.renamedOperands       392482                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups       894858                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups       419497                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps       245335                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts        61890                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads         963056                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes        578684                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles         711289                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.cpi             9.937535                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores11.core.ipc             0.100629                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded        265570                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued       192760                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined       169388                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined       317301                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples       711092                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.271076                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     0.926357                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0       639327     89.91%     89.91% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1        18986      2.67%     92.58% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2        16822      2.37%     94.94% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3        14652      2.06%     97.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4        12673      1.78%     98.79% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5         6398      0.90%     99.69% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6         2165      0.30%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7           50      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total       711092                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu           42      0.51%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::Matrix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixMov            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixOP            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead         4105     49.76%     50.27% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite         4102     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass         6311      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu       119458     61.97%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead        47937     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite        19034      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total       192760                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.271001                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy              8249                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.042794                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads      1104834                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites       449371                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses       186302                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses       194676                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numSquashedInsts         6283                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.timesIdled            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles           197                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles       621191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.MemDepUnit__0.insertedLoads        72747                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores        33495                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads        53396                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores        26730                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::Return         6333     26.74%     26.74% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallDirect         8374     35.36%     62.10% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallIndirect           21      0.09%     62.19% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectCond         8844     37.34%     99.54% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectUncond          110      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::total        23682                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::Return         4208     24.73%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallDirect         6253     36.74%     61.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallIndirect           16      0.09%     61.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectCond         6448     37.89%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectUncond           93      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::total        17018                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.targetProvider_0::NoTarget          592      2.50%      2.50% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::BTB        16760     70.77%     73.27% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::RAS         6330     26.73%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::total        23682                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.condPredicted         8844                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condPredictedTaken         8596                       # Number of conditional branches predicted as taken (Count)
board.processor.cores11.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.predTakenBTBMiss          132                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores11.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores11.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores11.core.branchPred.BTBLookups        23682                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.BTBHits        16805                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.709611                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores11.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses           21                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::Return         6333     26.74%     26.74% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallDirect         8374     35.36%     62.10% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallIndirect           21      0.09%     62.19% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectCond         8844     37.34%     99.54% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectUncond          110      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::total        23682                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::Return         6333     92.09%     92.09% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallDirect          125      1.82%     93.91% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallIndirect           21      0.31%     94.21% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectCond          357      5.19%     99.40% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::total         6877                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.branchPred.indirectBranchPred.lookups           21                       # Number of lookups (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.misses           21                       # Number of misses (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores11.core.branchPred.ras.pushes        12603                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores11.core.branchPred.ras.pops        12602                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores11.core.branchPred.ras.squashes        10477                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores11.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores11.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores11.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores11.core.commit.commitSquashedInsts       169172                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts          113                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples       688062                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.157798                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     0.750753                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0       643716     93.55%     93.55% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1        16712      2.43%     95.98% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2        12521      1.82%     97.80% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3         6525      0.95%     98.75% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4         2231      0.32%     99.08% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5         4125      0.60%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6           70      0.01%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7           19      0.00%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8         2143      0.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total       688062                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples         2143                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores11.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.commitStats0.cpi     9.937535                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores11.core.commitStats0.ipc     0.100629                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores11.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores11.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores11.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores11.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores11.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores11.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores11.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores11.core.decode.idleCycles        23753                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles       640762                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles        34062                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles        10338                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles         2177                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved        12750                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts       311443                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts          577                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.executeStats0.numInsts       186477                       # Number of executed instructions (Count)
board.processor.cores11.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores11.core.executeStats0.numBranches        12961                       # Number of branches executed (Count)
board.processor.cores11.core.executeStats0.numLoadInsts        45871                       # Number of load instructions executed (Count)
board.processor.cores11.core.executeStats0.numStoreInsts        16972                       # Number of stores executed (Count)
board.processor.cores11.core.executeStats0.instRate     0.262168                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.executeStats0.numCCRegReads        22835                       # Number of times the CC registers were read (Count)
board.processor.cores11.core.executeStats0.numCCRegWrites        38215                       # Number of times the CC registers were written (Count)
board.processor.cores11.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores11.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores11.core.executeStats0.numIntRegReads       242446                       # Number of times the integer registers were read (Count)
board.processor.cores11.core.executeStats0.numIntRegWrites       141563                       # Number of times the integer registers were written (Count)
board.processor.cores11.core.executeStats0.numMemRefs        62843                       # Number of memory refs (Count)
board.processor.cores11.core.executeStats0.numMiscRegReads        88772                       # Number of times the Misc registers were read (Count)
board.processor.cores11.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores11.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores11.core.fetch.predictedBranches        23090                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles       666345                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles         4580                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles          205                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.cacheLines        39744                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes         2147                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples       711092                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     0.523801                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     1.825214                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0       650170     91.43%     91.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1         2111      0.30%     91.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2         6192      0.87%     92.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3           69      0.01%     92.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4         6238      0.88%     93.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5         4239      0.60%     94.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6         6255      0.88%     94.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7        12452      1.75%     96.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8        23366      3.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total       711092                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetchStats0.numInsts       248631                       # Number of instructions fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.fetchRate     0.349550                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.fetchStats0.numBranches        23682                       # Number of branches fetched (Count)
board.processor.cores11.core.fetchStats0.branchRate     0.033294                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetchStats0.icacheStallCycles        42219                       # ICache total stall cycles (Cycle)
board.processor.cores11.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles         2177                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles       590375                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles         6160                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts       277963                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts        72747                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts        33495                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents         4110                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts          125                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit       186434                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount       186324                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst       135120                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst       237747                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.261953                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.568335                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores11.core.lsq0.forwLoads         4294                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads        43509                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores        20767                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    21.914324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev    64.798678                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9        25077     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19          135      0.46%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29         1961      6.71%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::30-39           13      0.04%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89           25      0.09%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99            5      0.02%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::110-119           59      0.20%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129            6      0.02%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::130-139            1      0.00%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::140-149           57      0.19%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159            8      0.03%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::170-179           44      0.15%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::180-189            8      0.03%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::190-199            1      0.00%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209           48      0.16%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219            6      0.02%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239           66      0.23%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249           11      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::260-269         1539      5.26%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::270-279          163      0.56%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::280-289            3      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value          769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses        45868                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses        16972                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses           94                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses        39779                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses           81                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles         2177                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles        28000                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles       621157                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles        36045                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles        23713                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts       294798                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.IQFullEvents        16487                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents          730                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents          342                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.renamedOperands       392318                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups       894527                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups       419388                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps       245171                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts        61895                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads         963575                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes        578523                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles         709537                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.cpi             9.913057                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores12.core.ipc             0.100877                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded        265688                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded        12400                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued       192818                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined       169513                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined       317572                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved         6214                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples       709352                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.271823                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     0.927435                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0       637534     89.88%     89.88% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1        19032      2.68%     92.56% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2        16831      2.37%     94.93% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3        14654      2.07%     97.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4        12667      1.79%     98.78% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5         6400      0.90%     99.69% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6         2165      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7           48      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total       709352                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead         4105     49.75%     50.28% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite         4102     49.72%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass         6312      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu       119514     61.98%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::Matrix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead        47938     24.86%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite        19034      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total       192818                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.271752                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy              8251                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.042792                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads      1103213                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites       449622                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses       186359                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses       194735                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numSquashedInsts         6285                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.timesIdled            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles           185                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles       626471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.MemDepUnit__0.insertedLoads        72764                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores        33502                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads        53412                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores        26736                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::Return         6334     26.73%     26.73% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallDirect         8375     35.34%     62.06% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallIndirect           21      0.09%     62.15% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectCond         8860     37.38%     99.54% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectUncond          110      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::total        23700                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::Return         4209     24.71%     24.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallDirect         6254     36.71%     61.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallIndirect           16      0.09%     61.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectCond         6464     37.94%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectUncond           93      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::total        17036                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.targetProvider_0::NoTarget          605      2.55%      2.55% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::BTB        16764     70.73%     73.29% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::RAS         6331     26.71%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::total        23700                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.condPredicted         8860                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condPredictedTaken         8598                       # Number of conditional branches predicted as taken (Count)
board.processor.cores12.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.predTakenBTBMiss          132                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores12.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores12.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores12.core.branchPred.BTBLookups        23700                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.BTBHits        16809                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.709241                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores12.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses           21                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::Return         6334     26.73%     26.73% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallDirect         8375     35.34%     62.06% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallIndirect           21      0.09%     62.15% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectCond         8860     37.38%     99.54% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectUncond          110      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::total        23700                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::Return         6334     91.92%     91.92% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallDirect          125      1.81%     93.73% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallIndirect           21      0.30%     94.04% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectCond          371      5.38%     99.42% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectUncond           40      0.58%    100.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::total         6891                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.branchPred.indirectBranchPred.lookups           21                       # Number of lookups (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.misses           21                       # Number of misses (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores12.core.branchPred.ras.pushes        12605                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores12.core.branchPred.ras.pops        12604                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores12.core.branchPred.ras.squashes        10479                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores12.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores12.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores12.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores12.core.commit.commitSquashedInsts       169330                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts          113                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples       686302                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.158203                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     0.751721                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0       641959     93.54%     93.54% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1        16711      2.43%     95.97% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2        12521      1.82%     97.80% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3         6520      0.95%     98.75% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4         2233      0.33%     99.07% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5         4125      0.60%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6           70      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7           19      0.00%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8         2144      0.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total       686302                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples         2144                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores12.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.commitStats0.cpi     9.913057                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores12.core.commitStats0.ipc     0.100877                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores12.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores12.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores12.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores12.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores12.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores12.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores12.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores12.core.decode.idleCycles        23704                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles       639052                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles        34069                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles        10349                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles         2178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved        12752                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts       311571                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts          564                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.executeStats0.numInsts       186533                       # Number of executed instructions (Count)
board.processor.cores12.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores12.core.executeStats0.numBranches        12966                       # Number of branches executed (Count)
board.processor.cores12.core.executeStats0.numLoadInsts        45872                       # Number of load instructions executed (Count)
board.processor.cores12.core.executeStats0.numStoreInsts        16974                       # Number of stores executed (Count)
board.processor.cores12.core.executeStats0.instRate     0.262894                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.executeStats0.numCCRegReads        22852                       # Number of times the CC registers were read (Count)
board.processor.cores12.core.executeStats0.numCCRegWrites        38229                       # Number of times the CC registers were written (Count)
board.processor.cores12.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores12.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores12.core.executeStats0.numIntRegReads       242485                       # Number of times the integer registers were read (Count)
board.processor.cores12.core.executeStats0.numIntRegWrites       141608                       # Number of times the integer registers were written (Count)
board.processor.cores12.core.executeStats0.numMemRefs        62846                       # Number of memory refs (Count)
board.processor.cores12.core.executeStats0.numMiscRegReads        88793                       # Number of times the Misc registers were read (Count)
board.processor.cores12.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores12.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores12.core.fetch.predictedBranches        23095                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles       664609                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles         4582                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles          205                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.cacheLines        39756                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes         2146                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples       709352                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     0.525325                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     1.827662                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0       648402     91.41%     91.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1         2115      0.30%     91.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2         6192      0.87%     92.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3           68      0.01%     92.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4         6244      0.88%     93.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5         4241      0.60%     94.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6         6256      0.88%     94.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7        12452      1.76%     96.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8        23382      3.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total       709352                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetchStats0.numInsts       248708                       # Number of instructions fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.fetchRate     0.350522                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.fetchStats0.numBranches        23700                       # Number of branches fetched (Count)
board.processor.cores12.core.fetchStats0.branchRate     0.033402                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetchStats0.icacheStallCycles        42214                       # ICache total stall cycles (Cycle)
board.processor.cores12.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles         2178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles       589234                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles         6166                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts       278088                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts        72764                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts        33502                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts         4133                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents         4113                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents         2058                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts          125                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit       186490                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount       186381                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst       135153                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst       237802                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.262680                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.568343                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores12.core.lsq0.forwLoads         4292                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads        43526                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation         2058                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores        20774                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    21.855701                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev    64.618661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9        25074     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19          133      0.45%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::20-29         1963      6.71%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::30-39           15      0.05%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49            1      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59           19      0.06%     93.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69            4      0.01%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89           26      0.09%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99            2      0.01%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::110-119           41      0.14%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129            5      0.02%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::130-139            2      0.01%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::140-149           53      0.18%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159           10      0.03%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179           46      0.16%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::180-189            7      0.02%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209           49      0.17%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219            5      0.02%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239           65      0.22%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249           13      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::260-269         1533      5.24%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::270-279          172      0.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value          277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses        45869                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses        16974                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses          100                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses        39791                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses           90                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles         2178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles        27956                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles       620043                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles        36059                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles        23116                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts       294914                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.IQFullEvents        16526                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents           81                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents          353                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.renamedOperands       392504                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups       894907                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups       419531                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps       245357                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts        61963                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads         961972                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes        578859                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles         707363                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.cpi             9.882684                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores13.core.ipc             0.101187                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded        265577                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded        12400                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued       192749                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined       169402                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined       317308                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved         6214                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples       707173                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.272563                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     0.928542                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0       635375     89.85%     89.85% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1        19030      2.69%     92.54% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2        16822      2.38%     94.92% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3        14658      2.07%     96.99% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4        12661      1.79%     98.78% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5         6394      0.90%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6         2165      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7           47      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total       707173                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead         4105     49.75%     50.28% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite         4102     49.72%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass         6312      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu       119455     61.97%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::Matrix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead        47931     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite        19031      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total       192749                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.272490                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy              8251                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.042807                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads      1100895                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites       449400                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses       186301                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses       194666                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numSquashedInsts         6279                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.timesIdled            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles           190                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles       630975                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.MemDepUnit__0.insertedLoads        72752                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores        33494                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads        53412                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores        26735                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::Return         6334     26.75%     26.75% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallDirect         8374     35.37%     62.12% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallIndirect           18      0.08%     62.20% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectCond         8844     37.36%     99.56% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectUncond          105      0.44%    100.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::total        23675                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::Return         4209     24.74%     24.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallDirect         6253     36.76%     61.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallIndirect           13      0.08%     61.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectCond         6448     37.90%     99.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectUncond           88      0.52%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::total        17011                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.targetProvider_0::NoTarget          583      2.46%      2.46% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::BTB        16761     70.80%     73.26% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::RAS         6331     26.74%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::total        23675                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.condPredicted         8844                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condPredictedTaken         8598                       # Number of conditional branches predicted as taken (Count)
board.processor.cores13.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.predTakenBTBMiss          132                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores13.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores13.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores13.core.branchPred.BTBLookups        23675                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.BTBHits        16806                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.709863                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores13.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::Return         6334     26.75%     26.75% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallDirect         8374     35.37%     62.12% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallIndirect           18      0.08%     62.20% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectCond         8844     37.36%     99.56% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectUncond          105      0.44%    100.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::total        23675                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::Return         6334     92.21%     92.21% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallDirect          124      1.81%     94.02% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallIndirect           18      0.26%     94.28% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectCond          355      5.17%     99.45% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectUncond           38      0.55%    100.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::total         6869                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores13.core.branchPred.ras.pushes        12601                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores13.core.branchPred.ras.pops        12600                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores13.core.branchPred.ras.squashes        10475                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores13.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores13.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores13.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores13.core.commit.commitSquashedInsts       169224                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts          113                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples       684136                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.158704                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     0.752719                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0       639785     93.52%     93.52% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1        16715      2.44%     95.96% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2        12521      1.83%     97.79% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3         6527      0.95%     98.74% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4         2232      0.33%     99.07% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5         4127      0.60%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6           69      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7           20      0.00%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8         2140      0.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total       684136                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores13.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.commitStats0.cpi     9.882684                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores13.core.commitStats0.ipc     0.101187                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores13.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores13.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores13.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores13.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores13.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores13.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores13.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores13.core.decode.idleCycles        23720                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles       636871                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles        34056                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles        10348                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles         2178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved        12749                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts       311473                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts          564                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.executeStats0.numInsts       186470                       # Number of executed instructions (Count)
board.processor.cores13.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores13.core.executeStats0.numBranches        12961                       # Number of branches executed (Count)
board.processor.cores13.core.executeStats0.numLoadInsts        45865                       # Number of load instructions executed (Count)
board.processor.cores13.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores13.core.executeStats0.instRate     0.263613                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.executeStats0.numCCRegReads        22846                       # Number of times the CC registers were read (Count)
board.processor.cores13.core.executeStats0.numCCRegWrites        38219                       # Number of times the CC registers were written (Count)
board.processor.cores13.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores13.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores13.core.executeStats0.numIntRegReads       242449                       # Number of times the integer registers were read (Count)
board.processor.cores13.core.executeStats0.numIntRegWrites       141560                       # Number of times the integer registers were written (Count)
board.processor.cores13.core.executeStats0.numMemRefs        62836                       # Number of memory refs (Count)
board.processor.cores13.core.executeStats0.numMiscRegReads        88760                       # Number of times the Misc registers were read (Count)
board.processor.cores13.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores13.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores13.core.fetch.predictedBranches        23092                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles       662434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles         4582                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles          205                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.cacheLines        39757                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes         2147                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples       707173                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     0.526751                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     1.829888                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0       646242     91.38%     91.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1         2113      0.30%     91.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2         6192      0.88%     92.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3           68      0.01%     92.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4         6244      0.88%     93.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5         4241      0.60%     94.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6         6255      0.88%     94.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7        12452      1.76%     96.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8        23366      3.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total       707173                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetchStats0.numInsts       248644                       # Number of instructions fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.fetchRate     0.351508                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.fetchStats0.numBranches        23675                       # Number of branches fetched (Count)
board.processor.cores13.core.fetchStats0.branchRate     0.033469                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetchStats0.icacheStallCycles        42210                       # ICache total stall cycles (Cycle)
board.processor.cores13.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles         2178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles       587061                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles         6165                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts       277977                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts        72752                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts        33494                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts         4133                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents         4111                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents         2058                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts          125                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit       186433                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount       186323                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst       135102                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst       237742                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.263405                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.568271                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores13.core.lsq0.forwLoads         4291                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads        43514                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation         2058                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores        20766                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    21.781004                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    64.532464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9        25074     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19          134      0.46%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29         1962      6.71%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39           34      0.12%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59           21      0.07%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69            3      0.01%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89           25      0.09%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::90-99            3      0.01%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::110-119           42      0.14%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::120-129            3      0.01%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::130-139            1      0.00%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::140-149           42      0.14%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159            5      0.02%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::170-179           45      0.15%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::180-189            7      0.02%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209           49      0.17%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::210-219            5      0.02%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::220-229            1      0.00%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239           65      0.22%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::240-249           12      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::260-269         1543      5.28%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::270-279          159      0.54%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::280-289            3      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value          281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses        45862                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses          101                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses           17                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses        39792                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses           90                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles         2178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles        27971                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles       617871                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles        36045                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles        23108                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts       294824                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.IQFullEvents        16524                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents           79                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents          348                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.renamedOperands       392351                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups       894601                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups       419437                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps       245204                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts        61949                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads         959704                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes        578634                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles         704865                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.cpi             9.847784                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores14.core.ipc             0.101546                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded        265561                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded        12400                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued       192741                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined       169386                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined       317254                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved         6214                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples       704677                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.273517                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     0.929973                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0       632880     89.81%     89.81% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1        19028      2.70%     92.51% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2        16821      2.39%     94.90% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3        14659      2.08%     96.98% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4        12668      1.80%     98.78% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5         6391      0.91%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6         2163      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7           47      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8           20      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total       704677                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu           42      0.51%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::Matrix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixMov            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixOP            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead         4105     49.76%     50.27% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite         4102     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass         6312      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu       119447     61.97%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead        47931     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite        19031      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total       192741                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.273444                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy              8249                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.042798                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads      1098380                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites       449368                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses       186294                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses       194656                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numSquashedInsts         6278                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.timesIdled            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles           188                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles       635573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.MemDepUnit__0.insertedLoads        72751                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores        33495                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads        53412                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores        26736                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::Return         6335     26.75%     26.75% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallDirect         8375     35.37%     62.12% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallIndirect           18      0.08%     62.20% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectCond         8844     37.35%     99.54% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectUncond          108      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::total        23680                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::Return         4210     24.74%     24.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallDirect         6254     36.75%     61.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallIndirect           13      0.08%     61.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectCond         6448     37.89%     99.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectUncond           91      0.53%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::total        17016                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.targetProvider_0::NoTarget          587      2.48%      2.48% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::BTB        16761     70.78%     73.26% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::RAS         6332     26.74%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::total        23680                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.condPredicted         8844                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condPredictedTaken         8598                       # Number of conditional branches predicted as taken (Count)
board.processor.cores14.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.predTakenBTBMiss          132                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores14.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores14.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores14.core.branchPred.BTBLookups        23680                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.BTBHits        16806                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.709713                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores14.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::Return         6335     26.75%     26.75% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallDirect         8375     35.37%     62.12% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallIndirect           18      0.08%     62.20% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectCond         8844     37.35%     99.54% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectUncond          108      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::total        23680                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::Return         6335     92.16%     92.16% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallDirect          125      1.82%     93.98% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallIndirect           18      0.26%     94.24% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectCond          355      5.16%     99.40% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::total         6874                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores14.core.branchPred.ras.pushes        12603                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores14.core.branchPred.ras.pops        12602                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores14.core.branchPred.ras.squashes        10477                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores14.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores14.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores14.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores14.core.commit.commitSquashedInsts       169161                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts          113                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples       681648                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.159283                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     0.754068                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0       637302     93.49%     93.49% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1        16711      2.45%     95.95% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2        12519      1.84%     97.78% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3         6525      0.96%     98.74% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4         2234      0.33%     99.07% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5         4127      0.61%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6           70      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7           20      0.00%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8         2140      0.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total       681648                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores14.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.commitStats0.cpi     9.847784                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores14.core.commitStats0.ipc     0.101546                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores14.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores14.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores14.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores14.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores14.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores14.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores14.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores14.core.decode.idleCycles        23732                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles       634366                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles        34056                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles        10345                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles         2178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved        12749                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts       311457                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts          564                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.executeStats0.numInsts       186463                       # Number of executed instructions (Count)
board.processor.cores14.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores14.core.executeStats0.numBranches        12961                       # Number of branches executed (Count)
board.processor.cores14.core.executeStats0.numLoadInsts        45865                       # Number of load instructions executed (Count)
board.processor.cores14.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores14.core.executeStats0.instRate     0.264537                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.executeStats0.numCCRegReads        22846                       # Number of times the CC registers were read (Count)
board.processor.cores14.core.executeStats0.numCCRegWrites        38219                       # Number of times the CC registers were written (Count)
board.processor.cores14.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores14.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores14.core.executeStats0.numIntRegReads       242448                       # Number of times the integer registers were read (Count)
board.processor.cores14.core.executeStats0.numIntRegWrites       141553                       # Number of times the integer registers were written (Count)
board.processor.cores14.core.executeStats0.numMemRefs        62836                       # Number of memory refs (Count)
board.processor.cores14.core.executeStats0.numMiscRegReads        88758                       # Number of times the Misc registers were read (Count)
board.processor.cores14.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores14.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores14.core.fetch.predictedBranches        23093                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles       659948                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles         4582                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles          204                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.cacheLines        39755                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes         2144                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples       704677                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     0.528618                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     1.832873                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0       643748     91.35%     91.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1         2111      0.30%     91.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2         6192      0.88%     92.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3           70      0.01%     92.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4         6240      0.89%     93.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5         4242      0.60%     94.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6         6256      0.89%     94.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7        12450      1.77%     96.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8        23368      3.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total       704677                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetchStats0.numInsts       248638                       # Number of instructions fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.fetchRate     0.352746                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.fetchStats0.numBranches        23680                       # Number of branches fetched (Count)
board.processor.cores14.core.fetchStats0.branchRate     0.033595                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetchStats0.icacheStallCycles        42201                       # ICache total stall cycles (Cycle)
board.processor.cores14.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles         2178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles       584569                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles         6165                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts       277961                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts        72751                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts        33495                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts         4133                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents         4112                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents         2058                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts          125                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit       186426                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount       186316                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst       135097                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst       237734                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.264329                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.568270                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores14.core.lsq0.forwLoads         4288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads        43513                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation         2058                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores        20767                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    21.695704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    64.421533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9        25073     85.75%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19          135      0.46%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::20-29         1964      6.72%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::30-39           47      0.16%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49            2      0.01%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59           22      0.08%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69            2      0.01%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89           25      0.09%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::90-99            3      0.01%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::100-109            1      0.00%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119           42      0.14%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129            2      0.01%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::130-139            1      0.00%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::140-149           42      0.14%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159            4      0.01%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::170-179           33      0.11%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189            4      0.01%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::190-199            1      0.00%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::200-209           46      0.16%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::210-219            7      0.02%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::230-239           65      0.22%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249           12      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::260-269         1540      5.27%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::270-279          165      0.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value          279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses        45862                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses          107                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses        39790                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses           98                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles         2178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles        27982                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles       615382                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles        36043                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles        23092                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts       294801                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.IQFullEvents        16519                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents           67                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents          350                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.renamedOperands       392308                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups       894535                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups       419419                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps       245161                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts        61947                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads         957153                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes        578500                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles         701927                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.cpi             9.806737                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores15.core.ipc             0.101971                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded        265487                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued       192707                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined       169305                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined       317125                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples       701749                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.274610                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     0.931762                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0       629983     89.77%     89.77% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1        19001      2.71%     92.48% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2        16823      2.40%     94.88% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3        14653      2.09%     96.97% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4        12667      1.81%     98.77% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5         6388      0.91%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6         2165      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7           49      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8           20      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total       701749                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu           42      0.51%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::Matrix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixMov            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixOP            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead         4105     49.76%     50.27% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite         4102     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass         6309      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu       119416     61.97%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead        47930     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite        19032      9.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total       192707                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.274540                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy              8249                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.042806                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads      1095385                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites       449205                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses       186254                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses       194625                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numSquashedInsts         6285                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.timesIdled            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles           178                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles       640685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.MemDepUnit__0.insertedLoads        72734                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores        33491                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads        53396                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores        26732                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::Return         6333     26.76%     26.76% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallDirect         8375     35.39%     62.15% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallIndirect           18      0.08%     62.22% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectCond         8834     37.33%     99.55% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectUncond          107      0.45%    100.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::total        23667                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::Return         4208     24.75%     24.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallDirect         6254     36.78%     61.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallIndirect           13      0.08%     61.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectCond         6438     37.86%     99.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectUncond           90      0.53%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::total        17003                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallDirect           87     43.94%     44.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallIndirect            6      3.03%     47.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectCond           79     39.90%     87.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectUncond           25     12.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::total          198                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.targetProvider_0::NoTarget          578      2.44%      2.44% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::BTB        16759     70.81%     73.25% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::RAS         6330     26.75%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::total        23667                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetWrong_0::NoBranch          178     95.70%     95.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::Return            7      3.76%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::total          186                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.condPredicted         8834                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condPredictedTaken         8596                       # Number of conditional branches predicted as taken (Count)
board.processor.cores15.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.predTakenBTBMiss          132                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores15.core.branchPred.NotTakenMispredicted          193                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores15.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores15.core.branchPred.BTBLookups        23667                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.BTBHits        16804                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.710018                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores15.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::Return         6333     26.76%     26.76% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallDirect         8375     35.39%     62.15% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallIndirect           18      0.08%     62.22% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectCond         8834     37.33%     99.55% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectUncond          107      0.45%    100.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::total        23667                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::Return         6333     92.28%     92.28% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallDirect          125      1.82%     94.10% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallIndirect           18      0.26%     94.36% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectCond          347      5.06%     99.42% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectUncond           40      0.58%    100.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::total         6863                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores15.core.branchPred.ras.pushes        12601                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores15.core.branchPred.ras.pops        12600                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores15.core.branchPred.ras.squashes        10475                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores15.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores15.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores15.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores15.core.commit.commitSquashedInsts       169084                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts          112                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples       678723                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.159970                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     0.755593                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0       634374     93.47%     93.47% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1        16712      2.46%     95.93% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2        12521      1.84%     97.77% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3         6529      0.96%     98.73% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4         2231      0.33%     99.06% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5         4127      0.61%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6           68      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7           21      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8         2140      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total       678723                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores15.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.commitStats0.cpi     9.806737                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores15.core.commitStats0.ipc     0.101971                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores15.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores15.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores15.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores15.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores15.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores15.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores15.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores15.core.decode.idleCycles        23732                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles       631455                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles        34042                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles        10344                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles         2176                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved        12746                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts       311373                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts          580                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.executeStats0.numInsts       186422                       # Number of executed instructions (Count)
board.processor.cores15.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores15.core.executeStats0.numBranches        12958                       # Number of branches executed (Count)
board.processor.cores15.core.executeStats0.numLoadInsts        45863                       # Number of load instructions executed (Count)
board.processor.cores15.core.executeStats0.numStoreInsts        16970                       # Number of stores executed (Count)
board.processor.cores15.core.executeStats0.instRate     0.265586                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.executeStats0.numCCRegReads        22829                       # Number of times the CC registers were read (Count)
board.processor.cores15.core.executeStats0.numCCRegWrites        38205                       # Number of times the CC registers were written (Count)
board.processor.cores15.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores15.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores15.core.executeStats0.numIntRegReads       242415                       # Number of times the integer registers were read (Count)
board.processor.cores15.core.executeStats0.numIntRegWrites       141521                       # Number of times the integer registers were written (Count)
board.processor.cores15.core.executeStats0.numMemRefs        62833                       # Number of memory refs (Count)
board.processor.cores15.core.executeStats0.numMiscRegReads        88747                       # Number of times the Misc registers were read (Count)
board.processor.cores15.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores15.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores15.core.fetch.predictedBranches        23089                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles       657032                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles         4578                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles          192                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.cacheLines        39749                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes         2146                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples       701749                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     0.530654                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     1.836067                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0       640837     91.32%     91.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1         2110      0.30%     91.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2         6191      0.88%     92.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3           70      0.01%     92.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4         6240      0.89%     93.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5         4240      0.60%     94.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6         6256      0.89%     94.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7        12452      1.77%     96.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8        23353      3.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total       701749                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetchStats0.numInsts       248592                       # Number of instructions fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.fetchRate     0.354156                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.fetchStats0.numBranches        23667                       # Number of branches fetched (Count)
board.processor.cores15.core.fetchStats0.branchRate     0.033717                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetchStats0.icacheStallCycles        42205                       # ICache total stall cycles (Cycle)
board.processor.cores15.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles         2176                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles       581533                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles         6166                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts       277880                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts        72734                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts        33491                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents         4110                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts          124                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit       186384                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount       186276                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst       135070                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst       237690                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.265378                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.568261                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores15.core.lsq0.forwLoads         4287                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads        43496                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores        20763                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    21.595732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    64.263394                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9        25075     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19          134      0.46%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29         1962      6.71%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39           65      0.22%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49            2      0.01%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59           21      0.07%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69            2      0.01%     93.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89           25      0.09%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99            3      0.01%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::110-119           43      0.15%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::120-129            3      0.01%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::140-149           43      0.15%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159            4      0.01%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::170-179           32      0.11%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::180-189            4      0.01%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::200-209           35      0.12%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::210-219            3      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::220-229            1      0.00%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::230-239           65      0.22%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249           11      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::260-269         1542      5.27%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::270-279          160      0.55%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::280-289            3      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value          283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses        45860                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses        16970                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses          109                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses        39782                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses           94                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles         2176                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles        27980                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles       612412                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles        36031                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles        23150                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts       294732                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.IQFullEvents        16510                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents           82                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents          403                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.renamedOperands       392217                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups       894324                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups       419325                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps       245070                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts        61928                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads         954151                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes        578343                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores16.core.numCycles         698598                       # Number of cpu cycles simulated (Cycle)
board.processor.cores16.core.cpi             9.760227                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores16.core.ipc             0.102457                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores16.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores16.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores16.core.instsAdded        265476                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores16.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores16.core.instsIssued       192721                       # Number of instructions issued (Count)
board.processor.cores16.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores16.core.squashedInstsExamined       169291                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores16.core.squashedOperandsExamined       316992                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores16.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores16.core.numIssuedDist::samples       698401                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::mean     0.275946                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::stdev     0.933972                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::0       626637     89.72%     89.72% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::1        19005      2.72%     92.45% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::2        16817      2.41%     94.85% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::3        14651      2.10%     96.95% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::4        12665      1.81%     98.76% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::5         6386      0.91%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::6         2165      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::7           51      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::8           24      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::total       698401                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntAlu           48      0.58%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCvt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMisc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatSqrt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAddAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCvt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMisc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShift            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShiftAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSqrt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCvt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMisc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAes            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAesMix            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma2            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma3            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdPredAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::Matrix            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixMov            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixOP            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemRead         4105     49.73%     50.31% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemWrite         4102     49.69%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statIssuedInstType_0::No_OpClass         6308      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntAlu       119429     61.97%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAlu            4      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemRead        47934     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemWrite        19034      9.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::total       192721                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.issueRate       0.275868                       # Inst issue rate ((Count/Cycle))
board.processor.cores16.core.fuBusy              8255                       # FU busy when requested (Count)
board.processor.cores16.core.fuBusyRate      0.042834                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores16.core.intInstQueueReads      1092081                       # Number of integer instruction queue reads (Count)
board.processor.cores16.core.intInstQueueWrites       449185                       # Number of integer instruction queue writes (Count)
board.processor.cores16.core.intInstQueueWakeupAccesses       186276                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores16.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores16.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores16.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores16.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores16.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores16.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores16.core.intAluAccesses       194650                       # Number of integer alu accesses (Count)
board.processor.cores16.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores16.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.numSquashedInsts         6285                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores16.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores16.core.timesIdled            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores16.core.idleCycles           197                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores16.core.quiesceCycles       645314                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores16.core.MemDepUnit__0.insertedLoads        72731                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.insertedStores        33488                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingLoads        53393                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingStores        26728                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::Return         6333     26.76%     26.76% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::CallDirect         8377     35.39%     62.15% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::CallIndirect           17      0.07%     62.22% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::DirectCond         8834     37.32%     99.54% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::DirectUncond          108      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::total        23669                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::Return         4208     24.75%     24.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::CallDirect         6256     36.79%     61.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::CallIndirect           12      0.07%     61.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::DirectCond         6438     37.86%     99.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::DirectUncond           91      0.54%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::total        17005                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.targetProvider_0::NoTarget          577      2.44%      2.44% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::BTB        16762     70.82%     73.26% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::RAS         6330     26.74%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::total        23669                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.condPredicted         8834                       # Number of conditional branches predicted (Count)
board.processor.cores16.core.branchPred.condPredictedTaken         8590                       # Number of conditional branches predicted as taken (Count)
board.processor.cores16.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores16.core.branchPred.predTakenBTBMiss          130                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores16.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores16.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores16.core.branchPred.BTBLookups        23669                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.BTBHits        16808                       # Number of BTB hits (Count)
board.processor.cores16.core.branchPred.BTBHitRatio     0.710127                       # BTB Hit Ratio (Ratio)
board.processor.cores16.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores16.core.branchPred.indirectLookups           17                       # Number of indirect predictor lookups. (Count)
board.processor.cores16.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores16.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores16.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores16.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::Return         6333     26.76%     26.76% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::CallDirect         8377     35.39%     62.15% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::CallIndirect           17      0.07%     62.22% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::DirectCond         8834     37.32%     99.54% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::DirectUncond          108      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::total        23669                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::Return         6333     92.30%     92.30% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::CallDirect          125      1.82%     94.13% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::CallIndirect           17      0.25%     94.37% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::DirectCond          345      5.03%     99.40% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::total         6861                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores16.core.branchPred.ras.pushes        12602                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores16.core.branchPred.ras.pops        12601                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores16.core.branchPred.ras.squashes        10476                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores16.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores16.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores16.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores16.core.commit.commitSquashedInsts       169119                       # The number of squashed insts skipped by commit (Count)
board.processor.cores16.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores16.core.commit.branchMispredicts          110                       # The number of times a branch was mispredicted (Count)
board.processor.cores16.core.commit.numCommittedDist::samples       675380                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::mean     0.160761                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::stdev     0.757593                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::0       631041     93.43%     93.43% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::1        16710      2.47%     95.91% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::2        12518      1.85%     97.76% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::3         6523      0.97%     98.73% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::4         2228      0.33%     99.06% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::5         4126      0.61%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::6           67      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::7           20      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::8         2147      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::total       675380                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores16.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores16.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores16.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.commitEligibleSamples         2147                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores16.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores16.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores16.core.commitStats0.cpi     9.760227                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores16.core.commitStats0.ipc     0.102457                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores16.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores16.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores16.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores16.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores16.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores16.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores16.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores16.core.decode.idleCycles        23730                       # Number of cycles decode is idle (Cycle)
board.processor.cores16.core.decode.blockedCycles       628113                       # Number of cycles decode is blocked (Cycle)
board.processor.cores16.core.decode.runCycles        34043                       # Number of cycles decode is running (Cycle)
board.processor.cores16.core.decode.unblockCycles        10341                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores16.core.decode.squashCycles         2174                       # Number of cycles decode is squashing (Cycle)
board.processor.cores16.core.decode.branchResolved        12749                       # Number of times decode resolved a branch (Count)
board.processor.cores16.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores16.core.decode.decodedInsts       311375                       # Number of instructions handled by decode (Count)
board.processor.cores16.core.decode.squashedInsts          572                       # Number of squashed instructions handled by decode (Count)
board.processor.cores16.core.executeStats0.numInsts       186436                       # Number of executed instructions (Count)
board.processor.cores16.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores16.core.executeStats0.numBranches        12961                       # Number of branches executed (Count)
board.processor.cores16.core.executeStats0.numLoadInsts        45868                       # Number of load instructions executed (Count)
board.processor.cores16.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores16.core.executeStats0.instRate     0.266872                       # Inst execution rate ((Count/Cycle))
board.processor.cores16.core.executeStats0.numCCRegReads        22857                       # Number of times the CC registers were read (Count)
board.processor.cores16.core.executeStats0.numCCRegWrites        38217                       # Number of times the CC registers were written (Count)
board.processor.cores16.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores16.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores16.core.executeStats0.numIntRegReads       242456                       # Number of times the integer registers were read (Count)
board.processor.cores16.core.executeStats0.numIntRegWrites       141534                       # Number of times the integer registers were written (Count)
board.processor.cores16.core.executeStats0.numMemRefs        62839                       # Number of memory refs (Count)
board.processor.cores16.core.executeStats0.numMiscRegReads        88755                       # Number of times the Misc registers were read (Count)
board.processor.cores16.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores16.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores16.core.fetch.predictedBranches        23092                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores16.core.fetch.cycles       653686                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores16.core.fetch.squashCycles         4574                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores16.core.fetch.miscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores16.core.fetch.pendingTrapStallCycles          184                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores16.core.fetch.cacheLines        39749                       # Number of cache lines fetched (Count)
board.processor.cores16.core.fetch.icacheSquashes         2143                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores16.core.fetch.nisnDist::samples       698401                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::mean     0.533227                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::stdev     1.840140                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::0       637486     91.28%     91.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::1         2109      0.30%     91.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::2         6192      0.89%     92.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::3           71      0.01%     92.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::4         6240      0.89%     93.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::5         4240      0.61%     93.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::6         6256      0.90%     94.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::7        12452      1.78%     96.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::8        23355      3.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::total       698401                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetchStats0.numInsts       248596                       # Number of instructions fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.fetchRate     0.355850                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores16.core.fetchStats0.numBranches        23669                       # Number of branches fetched (Count)
board.processor.cores16.core.fetchStats0.branchRate     0.033881                       # Number of branch fetches per cycle (Ratio)
board.processor.cores16.core.fetchStats0.icacheStallCycles        42215                       # ICache total stall cycles (Cycle)
board.processor.cores16.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores16.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores16.core.iew.squashCycles         2174                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores16.core.iew.blockCycles       578327                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores16.core.iew.unblockCycles         6166                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores16.core.iew.dispatchedInsts       277866                       # Number of instructions dispatched to IQ (Count)
board.processor.cores16.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores16.core.iew.dispLoadInsts        72731                       # Number of dispatched load instructions (Count)
board.processor.cores16.core.iew.dispStoreInsts        33488                       # Number of dispatched store instructions (Count)
board.processor.cores16.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores16.core.iew.iqFullEvents         4111                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores16.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores16.core.iew.predictedNotTakenIncorrect          114                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores16.core.iew.branchMispredicts          121                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores16.core.iew.instsToCommit       186400                       # Cumulative count of insts sent to commit (Count)
board.processor.cores16.core.iew.writebackCount       186294                       # Cumulative count of insts written-back (Count)
board.processor.cores16.core.iew.producerInst       135081                       # Number of instructions producing a value (Count)
board.processor.cores16.core.iew.consumerInst       237716                       # Number of instructions consuming a value (Count)
board.processor.cores16.core.iew.wbRate      0.266668                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores16.core.iew.wbFanout     0.568245                       # Average fanout of values written-back ((Count/Count))
board.processor.cores16.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores16.core.lsq0.forwLoads         4287                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores16.core.lsq0.squashedLoads        43493                       # Number of loads squashed (Count)
board.processor.cores16.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores16.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores16.core.lsq0.squashedStores        20760                       # Number of stores squashed (Count)
board.processor.cores16.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores16.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores16.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::mean    21.481873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::stdev    64.088821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::0-9        25087     85.80%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::10-19          137      0.47%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::20-29         1962      6.71%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::30-39           65      0.22%     93.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::40-49            1      0.00%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::50-59           21      0.07%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::60-69            3      0.01%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::80-89           26      0.09%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::90-99            2      0.01%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::100-109            2      0.01%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::110-119           41      0.14%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::120-129            2      0.01%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::130-139            1      0.00%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::140-149           42      0.14%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::150-159            4      0.01%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::170-179           32      0.11%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::180-189            4      0.01%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::200-209           35      0.12%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::210-219            2      0.01%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::230-239           56      0.19%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::240-249            9      0.03%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::260-269         1534      5.25%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::270-279          170      0.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::max_value          278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.mmu.dtb.rdAccesses        45865                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.dtb.rdMisses          116                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrMisses           14                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrAccesses        39780                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrMisses           95                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.rename.squashCycles         2174                       # Number of cycles rename is squashing (Cycle)
board.processor.cores16.core.rename.idleCycles        27978                       # Number of cycles rename is idle (Cycle)
board.processor.cores16.core.rename.blockCycles       609122                       # Number of cycles rename is blocking (Cycle)
board.processor.cores16.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores16.core.rename.runCycles        36030                       # Number of cycles rename is running (Cycle)
board.processor.cores16.core.rename.unblockCycles        23097                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores16.core.rename.renamedInsts       294729                       # Number of instructions processed by rename (Count)
board.processor.cores16.core.rename.IQFullEvents        16509                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores16.core.rename.LQFullEvents           67                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores16.core.rename.SQFullEvents          366                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores16.core.rename.renamedOperands       392234                       # Number of destination operands rename has renamed (Count)
board.processor.cores16.core.rename.lookups       894353                       # Number of register rename lookups that rename has made (Count)
board.processor.cores16.core.rename.intLookups       419330                       # Number of integer rename lookups (Count)
board.processor.cores16.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores16.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores16.core.rename.undoneMaps       245087                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores16.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores16.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores16.core.rename.skidInsts        61922                       # count of insts added to the skid buffer (Count)
board.processor.cores16.core.rob.reads         950836                       # The number of ROB reads (Count)
board.processor.cores16.core.rob.writes        578408                       # The number of ROB writes (Count)
board.processor.cores16.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores16.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores16.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles          287768                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              3.967736                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.252033                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         267943                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        12445                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        194995                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       170052                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       318388                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved         6250                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples       287551                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.678123                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     1.371349                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0       215083     74.80%     74.80% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        19203      6.68%     81.48% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        16984      5.91%     87.38% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        14726      5.12%     92.50% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        12703      4.42%     96.92% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5         6473      2.25%     99.17% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6         2220      0.77%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7          123      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           36      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total       287551                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           71      0.86%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.86% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         4104     49.57%     50.43% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         4104     49.57%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass         6293      3.23%      3.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       121085     62.10%     65.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd          132      0.07%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc          132      0.07%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        47988     24.61%     90.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        19085      9.79%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            4      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite          270      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       194995                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.677612                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy               8279                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.042457                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads       684490                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       451791                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       187839                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads         1348                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites          707                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses          669                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       196307                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses          674                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts         6330                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles            217                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       569818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads        72819                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        33848                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads        53416                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        26745                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return         6344     26.47%     26.47% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect         8393     35.02%     61.49% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           19      0.08%     61.57% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond         9099     37.96%     99.53% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond          112      0.47%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        23967                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return         4213     24.58%     24.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect         6266     36.56%     61.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           14      0.08%     61.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond         6553     38.24%     99.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           92      0.54%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total        17138                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            2      0.87%      0.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           97     41.99%     42.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            5      2.16%     45.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           96     41.56%     86.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           31     13.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total          231                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return         2131     31.21%     31.21% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect         2127     31.15%     62.35% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            5      0.07%     62.42% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond         2546     37.28%     99.71% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           20      0.29%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total         6829                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect           61     37.42%     37.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            5      3.07%     40.49% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           85     52.15%     92.64% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond           12      7.36%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total          163                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget          723      3.02%      3.02% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        16903     70.53%     73.54% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS         6341     26.46%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        23967                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch          217     95.18%     95.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            9      3.95%     99.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            2      0.88%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total          228                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted         9099                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken         8786                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect          231                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss          152                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted          225                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        23967                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          218                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        16948                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.707139                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted          188                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return         6344     26.47%     26.47% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect         8393     35.02%     61.49% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           19      0.08%     61.57% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond         9099     37.96%     99.53% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond          112      0.47%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        23967                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return         6344     90.38%     90.38% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect          141      2.01%     92.39% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           19      0.27%     92.66% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond          462      6.58%     99.24% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           53      0.76%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total         7019                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           97     44.50%     44.50% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.50% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           90     41.28%     85.78% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           31     14.22%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total          218                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           97     44.50%     44.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           90     41.28%     85.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           31     14.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total          218                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           19                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes        12625                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops        12624                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes        10493                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commit.commitSquashedInsts       169766                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          106                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples       264446                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.417235                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     1.177888                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0       219540     83.02%     83.02% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        16857      6.37%     89.39% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        12648      4.78%     94.18% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         6614      2.50%     96.68% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4         2305      0.87%     97.55% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         4184      1.58%     99.13% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           75      0.03%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           33      0.01%     99.17% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8         2190      0.83%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total       264446                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        65652     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       110336                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples         2190                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        72527                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       110336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        72527                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       110336                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     3.967736                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.252033                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       103717                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        65652     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       110336                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         6829                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         4693                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         2546                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        24144                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles       216501                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        34249                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles        10481                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         2176                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        12894                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred          131                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       314046                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          655                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       188665                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        13175                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        45924                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts        17276                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.655615                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        23808                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        38909                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads          674                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites          401                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       244385                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       142645                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        63200                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        89587                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        23244                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles       242294                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         4612                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        39858                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes         2166                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples       287551                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     1.306067                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     2.699444                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0       226106     78.63%     78.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1         2147      0.75%     79.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2         6235      2.17%     81.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3          149      0.05%     81.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4         6258      2.18%     83.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         4258      1.48%     85.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6         6271      2.18%     87.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7        12467      4.34%     91.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        23660      8.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total       287551                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       250309                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.869829                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        23967                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.083286                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles        42876                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         2176                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles       162268                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         6244                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       280388                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts        72819                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        33848                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts         4148                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents         4110                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents           77                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents         2058                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          114                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          122                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       188624                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       188508                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       136454                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       239575                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.655069                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.569567                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         4314                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        43547                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation         2058                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        20832                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean     7.233568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev    10.741814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        25105     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           29      0.10%     85.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29          278      0.95%     86.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39         3832     13.09%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49           24      0.08%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::60-69            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::100-109            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::110-119            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        45924                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses        17276                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           81                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses           14                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        39870                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           60                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         2176                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        28472                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles       193226                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        36293                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        27384                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       297303                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.IQFullEvents        16560                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents           71                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents         4552                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       396395                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       902345                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       421755                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups          683                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       149963                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       246432                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        62694                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          542202                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         583309                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        72527                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       110336                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles          281454                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              3.932240                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.254308                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         265623                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        192782                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       169438                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       317486                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples       281266                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.685408                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     1.373320                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0       209491     74.48%     74.48% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        18992      6.75%     81.23% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        16828      5.98%     87.22% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        14649      5.21%     92.42% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        12674      4.51%     96.93% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5         6396      2.27%     99.21% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6         2162      0.77%     99.97% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           53      0.02%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           21      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total       281266                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           48      0.58%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         4105     49.73%     50.31% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         4102     49.69%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass         6308      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       119467     61.97%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            4      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        47955     24.88%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        19036      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       192782                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.684950                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy               8255                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.042820                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads       675065                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       449479                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       186319                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       194711                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts         6292                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles            188                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       578404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads        72761                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        33495                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads        53397                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        26729                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return         6342     26.76%     26.76% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect         8379     35.36%     62.12% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           20      0.08%     62.20% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond         8852     37.35%     99.55% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond          106      0.45%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        23699                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return         4217     24.75%     24.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect         6258     36.74%     61.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           15      0.09%     61.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond         6456     37.90%     99.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           89      0.52%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total        17035                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            2      1.00%      1.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           87     43.50%     44.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            6      3.00%     47.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           80     40.00%     87.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           25     12.50%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total          200                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect           56     38.10%     38.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            5      3.40%     41.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           76     51.70%     93.20% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond           10      6.80%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total          147                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget          600      2.53%      2.53% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        16759     70.72%     73.25% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS         6339     26.75%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        23699                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch          180     95.74%     95.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            6      3.19%     98.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            2      1.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total          188                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted         8852                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken         8603                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect          200                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss          134                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted          194                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        23699                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        16808                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.709228                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return         6342     26.76%     26.76% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect         8379     35.36%     62.12% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           20      0.08%     62.20% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond         8852     37.35%     99.55% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond          106      0.45%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        23699                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return         6342     92.03%     92.03% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect          132      1.92%     93.95% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           20      0.29%     94.24% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond          357      5.18%     99.42% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           40      0.58%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total         6891                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           20                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes        12616                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops        12615                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes        10490                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commit.commitSquashedInsts       169240                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          114                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples       258218                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.420478                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     1.179840                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0       213879     82.83%     82.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        16711      6.47%     89.30% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        12518      4.85%     94.15% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         6520      2.52%     96.67% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4         2231      0.86%     97.54% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         4125      1.60%     99.13% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           66      0.03%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           21      0.01%     99.17% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8         2147      0.83%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total       258218                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples         2147                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     3.932240                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.254308                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        23830                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles       210848                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        34076                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles        10333                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         2179                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        12749                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred          116                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       311587                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          564                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       186490                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        12962                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        45886                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.662595                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        22849                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        38217                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       242468                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       141575                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        62857                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        88789                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        23099                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles       236466                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         4582                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          164                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        39768                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes         2149                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples       281266                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     1.324970                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     2.713874                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0       220313     78.33%     78.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1         2108      0.75%     79.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2         6192      2.20%     81.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3           72      0.03%     81.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4         6246      2.22%     83.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5         4240      1.51%     85.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6         6264      2.23%     87.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7        12455      4.43%     91.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        23376      8.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total       281266                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       248716                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.883683                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        23699                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.084202                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles        42316                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         2179                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles       161052                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         6159                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       278013                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts        72761                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        33495                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents         4105                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          124                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       186444                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       186337                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       135123                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       237753                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.662051                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.568334                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         4290                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        43523                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        20767                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean     7.210753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev    11.381192                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        25074     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19          134      0.46%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29         1964      6.72%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::30-39          343      1.17%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49         1689      5.78%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59           28      0.10%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69            1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::100-109            2      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        45879                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           82                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        39797                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           66                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         2179                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        28076                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles       191856                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        36056                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        23099                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       294918                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.IQFullEvents        16499                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents           62                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents          387                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands       392566                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       894978                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       419576                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       245419                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        61906                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads          533782                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         578679                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles          279553                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              3.905681                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.256037                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         265529                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        192743                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       169344                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       317149                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples       279359                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.689947                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     1.376555                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0       207595     74.31%     74.31% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        18987      6.80%     81.11% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        16828      6.02%     87.13% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        14646      5.24%     92.37% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        12669      4.54%     96.91% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5         6400      2.29%     99.20% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6         2168      0.78%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           50      0.02%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           16      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total       279359                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         4108     49.75%     50.28% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         4105     49.72%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass         6290      3.26%      3.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       119461     61.98%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        47943     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        19029      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       192743                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.689469                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy               8257                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.042839                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads       673074                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       449283                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       186305                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       194688                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts         6284                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles            194                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       583997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads        72752                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        33492                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads        53407                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        26743                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return         6332     26.75%     26.75% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect         8381     35.40%     62.15% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           19      0.08%     62.23% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond         8836     37.33%     99.56% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond          105      0.44%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        23673                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return         4207     24.73%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect         6260     36.80%     61.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           14      0.08%     61.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond         6440     37.86%     99.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           88      0.52%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total        17009                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            1      0.50%      0.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           88     43.78%     44.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            5      2.49%     46.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           82     40.80%     87.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           25     12.44%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total          201                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect           54     37.24%     37.24% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            5      3.45%     40.69% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           76     52.41%     93.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond           10      6.90%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total          145                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget          579      2.45%      2.45% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        16765     70.82%     73.26% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS         6329     26.74%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        23673                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch          177     93.65%     93.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return           11      5.82%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            1      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total          189                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted         8836                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken         8587                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect          201                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted          195                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        23673                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          189                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        16812                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.710176                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted          160                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return         6332     26.75%     26.75% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect         8381     35.40%     62.15% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           19      0.08%     62.23% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond         8836     37.33%     99.56% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond          105      0.44%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        23673                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return         6332     92.29%     92.29% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect          126      1.84%     94.13% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           19      0.28%     94.40% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond          343      5.00%     99.40% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total         6861                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           88     46.56%     46.56% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.56% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           76     40.21%     86.77% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           25     13.23%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total          189                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           88     46.56%     46.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           76     40.21%     86.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           25     13.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total          189                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           19                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes        12607                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops        12606                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes        10481                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commit.commitSquashedInsts       169136                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts           90                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples       256355                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.423534                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     1.183315                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0       212010     82.70%     82.70% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        16710      6.52%     89.22% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        12521      4.88%     94.10% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         6525      2.55%     96.65% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4         2233      0.87%     97.52% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         4126      1.61%     99.13% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           67      0.03%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           20      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8         2143      0.84%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total       256355                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples         2143                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     3.905681                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.256037                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        23796                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles       209036                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        34037                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles        10336                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         2154                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        12754                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred          118                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       311395                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          587                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       186459                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        12966                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        45876                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts        16969                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.666990                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        22848                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        38223                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       242460                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       141557                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        62845                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        88778                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        23094                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles       234663                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         4540                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles           56                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines        39758                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes         2143                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples       279359                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     1.333173                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     2.720194                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0       218439     78.19%     78.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1         2110      0.76%     78.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2         6191      2.22%     81.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3           71      0.03%     81.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4         6240      2.23%     83.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5         4245      1.52%     84.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6         6253      2.24%     87.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7        12454      4.46%     91.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        23356      8.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total       279359                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       248605                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.889295                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        23673                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.084682                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles        42361                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         2154                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles       159307                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         6164                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       277919                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts        72752                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        33492                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents         4110                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          103                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       186413                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       186327                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       135114                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       237761                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.666518                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.568277                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         4291                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        43514                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        20764                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean     7.146111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev    11.289548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        25119     85.91%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19          142      0.49%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::20-29         1951      6.67%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::30-39          348      1.19%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49         1567      5.36%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59          106      0.36%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69            2      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::100-109            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::110-119            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::130-139            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        45873                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses        16969                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           83                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        39770                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           50                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         2154                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        28044                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles       190089                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        36021                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        23051                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       294749                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.IQFullEvents        16477                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents           63                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents          359                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands       392255                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       894407                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       419334                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       245108                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        61869                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads          531832                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         578426                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles          676275                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              9.448349                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.105839                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         265736                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        192863                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       169554                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       317663                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples       676111                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.285253                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.948090                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0       604303     89.38%     89.38% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        18999      2.81%     92.19% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        16829      2.49%     94.68% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        14671      2.17%     96.85% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        12671      1.87%     98.72% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5         6404      0.95%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6         2166      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7           51      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total       676111                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           41      0.50%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         4109     49.76%     50.25% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         4108     49.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass         6289      3.26%      3.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       119567     62.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        47948     24.86%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        19039      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       192863                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.285184                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy               8258                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.042818                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads      1070067                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       449704                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       186420                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       194810                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts         6284                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles            164                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       589229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads        72772                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        33508                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads        53414                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        26746                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return         6333     26.69%     26.69% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect         8375     35.30%     62.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           28      0.12%     62.11% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond         8872     37.40%     99.51% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond          116      0.49%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        23724                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return         4208     24.67%     24.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect         6254     36.66%     61.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           23      0.13%     61.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond         6476     37.96%     99.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           99      0.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total        17060                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget          626      2.64%      2.64% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB        16768     70.68%     73.32% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS         6330     26.68%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        23724                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch          176     95.14%     95.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            8      4.32%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted         8872                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken         8599                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        23724                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        16814                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.708734                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted          160                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           28                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           28                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return         6333     26.69%     26.69% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect         8375     35.30%     62.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           28      0.12%     62.11% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond         8872     37.40%     99.51% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond          116      0.49%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        23724                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return         6333     91.65%     91.65% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect          125      1.81%     93.46% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           28      0.41%     93.86% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond          383      5.54%     99.41% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           41      0.59%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total         6910                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           28                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           33                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            6                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes        12611                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops        12610                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes        10485                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commit.commitSquashedInsts       169355                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts           88                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples       653071                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.166253                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.769695                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0       608727     93.21%     93.21% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1        16709      2.56%     95.77% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        12521      1.92%     97.69% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         6526      1.00%     98.68% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4         2231      0.34%     99.03% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         4125      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           69      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7           21      0.00%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         2142      0.33%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total       653071                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         2142                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     9.448349                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.105839                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        23709                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles       605845                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        34059                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles        10345                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         2153                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        12755                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       311612                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          588                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       186579                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        12970                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        45882                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts        16979                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.275892                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        22856                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        38237                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       242523                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       141662                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        62861                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        88833                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        23098                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles       631448                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         4534                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles           64                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        39749                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes         2139                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples       676111                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.551266                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.868461                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0       615148     90.98%     90.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1         2119      0.31%     91.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2         6193      0.92%     92.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3           71      0.01%     92.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4         6241      0.92%     93.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5         4238      0.63%     93.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6         6255      0.93%     94.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7        12453      1.84%     96.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        23393      3.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total       676111                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       248747                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.367819                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        23724                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.035080                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles        42323                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         2153                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles       556037                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         6168                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       278129                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts        72772                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        33508                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents         4115                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents         2058                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          101                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       186530                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       186442                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       135189                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       237838                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.275690                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.568408                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         4291                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        43534                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation         2058                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        20780                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    20.715644                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev    62.972177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        25140     85.98%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19          140      0.48%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29         1953      6.68%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::30-39          129      0.44%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49            4      0.01%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59           36      0.12%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69           10      0.03%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89           25      0.09%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::90-99            4      0.01%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::100-109            1      0.00%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::110-119           21      0.07%     93.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::120-129            3      0.01%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::130-139            1      0.00%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::140-149           12      0.04%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::150-159            6      0.02%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::170-179           13      0.04%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::180-189            4      0.01%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209           15      0.05%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219            3      0.01%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::230-239            8      0.03%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249            5      0.02%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::260-269         1536      5.25%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::270-279          168      0.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        45879                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses        16979                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           80                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        39761                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           46                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         2153                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        27966                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles       586851                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        36040                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        23101                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       294967                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.IQFullEvents        16515                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents           66                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents          362                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands       392619                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups       895123                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       419575                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       245472                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        61976                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads          928768                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         578899                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles          691420                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              9.659942                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.103520                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         265729                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        192873                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       169544                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       317594                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples       691226                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.279030                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.938843                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0       619440     89.61%     89.61% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        18979      2.75%     92.36% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        16825      2.43%     94.79% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        14662      2.12%     96.92% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        12678      1.83%     98.75% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5         6407      0.93%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6         2158      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7           53      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           24      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total       691226                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           49      0.59%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.59% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead         4105     49.72%     50.31% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         4102     49.69%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass         6310      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       119552     61.98%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            4      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        47952     24.86%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        19043      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       192873                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.278952                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy               8256                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.042805                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads      1085209                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       449691                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       186420                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       194801                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts         6288                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles            194                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       595237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads        72764                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        33504                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads        53392                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        26726                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return         6338     26.72%     26.72% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect         8382     35.34%     62.06% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           20      0.08%     62.14% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond         8867     37.38%     99.53% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond          112      0.47%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        23719                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return         4213     24.70%     24.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect         6261     36.71%     61.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           15      0.09%     61.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond         6471     37.94%     99.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           95      0.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total        17055                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            2      0.99%      0.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           90     44.55%     45.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            5      2.48%     48.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           80     39.60%     87.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           25     12.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total          202                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect           56     38.10%     38.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            5      3.40%     41.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           76     51.70%     93.20% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond           10      6.80%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total          147                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget          617      2.60%      2.60% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB        16767     70.69%     73.29% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS         6335     26.71%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        23719                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch          180     94.74%     94.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            8      4.21%     98.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            2      1.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total          190                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted         8867                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken         8610                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss          134                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted          196                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        23719                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          189                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        16816                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.708967                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted          165                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return         6338     26.72%     26.72% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect         8382     35.34%     62.06% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           20      0.08%     62.14% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond         8867     37.38%     99.53% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond          112      0.47%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        23719                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return         6338     91.82%     91.82% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect          129      1.87%     93.68% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           20      0.29%     93.97% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond          372      5.39%     99.36% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           44      0.64%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total         6903                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           90     47.62%     47.62% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     47.62% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           74     39.15%     86.77% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           25     13.23%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total          189                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           90     47.62%     47.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     47.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           74     39.15%     86.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           25     13.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total          189                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           20                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           20                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           25                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes        12615                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops        12614                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes        10489                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commit.commitSquashedInsts       169340                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          113                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples       668164                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.162498                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.761356                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0       623817     93.36%     93.36% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1        16714      2.50%     95.86% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        12522      1.87%     97.74% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         6522      0.98%     98.71% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4         2232      0.33%     99.05% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         4125      0.62%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           69      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           20      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         2143      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total       668164                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         2143                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     9.659942                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.103520                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        23824                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles       620793                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        34092                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles        10339                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         2178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        12757                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred          119                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       311661                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          604                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       186585                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        12969                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        45883                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts        16979                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.269858                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        22868                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        38235                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       242539                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       141661                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs        62862                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        88828                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        23102                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles       646380                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         4588                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          189                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines        39767                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes         2143                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples       691226                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.539321                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.849828                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0       630255     91.18%     91.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1         2111      0.31%     91.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2         6194      0.90%     92.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3           72      0.01%     92.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4         6244      0.90%     93.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5         4241      0.61%     93.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6         6259      0.91%     94.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7        12457      1.80%     96.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        23393      3.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total       691226                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       248785                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.359817                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        23719                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.034305                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles        42333                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         2178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles       571011                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         6161                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       278119                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts        72764                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        33504                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents         4110                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          126                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       186546                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       186438                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       135202                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       237869                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.269645                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.568388                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         4288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        43526                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        20776                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    21.230180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev    63.780565                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        25075     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19          137      0.47%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::20-29         1961      6.71%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::30-39          125      0.43%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49            4      0.01%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59           39      0.13%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69            8      0.03%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89           25      0.09%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::90-99            4      0.01%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::110-119           21      0.07%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129            2      0.01%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::130-139            2      0.01%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::140-149           13      0.04%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159            6      0.02%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::170-179           12      0.04%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::180-189            5      0.02%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209           15      0.05%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::210-219            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::230-239           64      0.22%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::240-249           13      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269         1536      5.25%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::270-279          168      0.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses        45880                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses        16979                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           81                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        39799                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           70                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         2178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        28081                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles       601806                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        36066                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        23095                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       294985                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.IQFullEvents        16483                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents           98                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents          357                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands       392656                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups       895167                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       419636                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       245509                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        61917                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads          943832                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes         578891                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles          697845                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              9.749707                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.102567                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         265712                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        192833                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       169527                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       317765                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples       697674                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.276394                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.934690                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0       625881     89.71%     89.71% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        19009      2.72%     92.43% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        16810      2.41%     94.84% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        14659      2.10%     96.94% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        12678      1.82%     98.76% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5         6403      0.92%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6         2159      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7           54      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total       697674                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           51      0.62%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         4105     49.71%     50.33% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         4102     49.67%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass         6306      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       119524     61.98%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            4      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        47951     24.87%     90.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        19036      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       192833                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.276326                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy               8258                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.042825                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads      1091579                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       449657                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       186373                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       194767                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts         6294                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            171                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       599905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads        72766                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        33499                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads        53394                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        26728                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return         6337     26.72%     26.72% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect         8382     35.34%     62.06% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           21      0.09%     62.15% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond         8865     37.38%     99.53% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond          111      0.47%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        23716                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return         4212     24.70%     24.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect         6261     36.72%     61.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           16      0.09%     61.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond         6469     37.94%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           94      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total        17052                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            2      0.99%      0.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           89     44.06%     45.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            5      2.48%     47.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           81     40.10%     87.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           25     12.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total          202                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect           56     38.10%     38.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            5      3.40%     41.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           76     51.70%     93.20% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond           10      6.80%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total          147                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget          617      2.60%      2.60% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB        16765     70.69%     73.29% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS         6334     26.71%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        23716                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch          180     94.74%     94.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            8      4.21%     98.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            2      1.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total          190                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted         8865                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken         8609                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss          134                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted          196                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        23716                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          189                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        16815                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.709015                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted          164                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           21                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return         6337     26.72%     26.72% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect         8382     35.34%     62.06% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           21      0.09%     62.15% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond         8865     37.38%     99.53% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond          111      0.47%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        23716                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return         6337     91.83%     91.83% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect          130      1.88%     93.71% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           21      0.30%     94.02% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond          369      5.35%     99.36% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           44      0.64%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total         6901                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           89     47.09%     47.09% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     47.09% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           75     39.68%     86.77% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           25     13.23%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total          189                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           89     47.09%     47.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     47.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           75     39.68%     86.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           25     13.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total          189                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           21                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           21                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes        12615                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops        12614                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes        10489                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commit.commitSquashedInsts       169342                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          113                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples       674615                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.160944                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.757792                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0       630264     93.43%     93.43% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1        16714      2.48%     95.90% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2        12523      1.86%     97.76% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         6530      0.97%     98.73% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4         2228      0.33%     99.06% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         4125      0.61%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           69      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           22      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         2140      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total       674615                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     9.749707                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.102567                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        23800                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles       627270                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        34084                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles        10342                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         2178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        12754                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred          117                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       311636                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          593                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       186539                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        12961                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        45882                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts        16972                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.267307                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        22835                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        38216                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       242470                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       141635                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs        62854                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        88809                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        23099                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles       652852                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         4586                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          186                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        39768                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes         2148                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples       697674                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.534282                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.841909                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0       636710     91.26%     91.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1         2111      0.30%     91.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2         6193      0.89%     92.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3           72      0.01%     92.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4         6243      0.89%     93.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5         4239      0.61%     93.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6         6259      0.90%     94.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7        12455      1.79%     96.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        23392      3.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total       697674                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       248768                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.356480                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        23716                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.033985                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles        42313                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         2178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles       577492                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         6166                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       278102                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts        72766                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        33499                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents         4113                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          123                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       186499                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       186391                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       135184                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       237819                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.267095                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.568432                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         4289                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        43528                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        20771                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    21.449928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev    64.134953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        25077     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19          135      0.46%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29         1961      6.71%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::30-39           91      0.31%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::40-49            3      0.01%     93.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59           35      0.12%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::60-69            9      0.03%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::70-79            1      0.00%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89           24      0.08%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99            5      0.02%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::110-119           21      0.07%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::120-129            2      0.01%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::130-139            2      0.01%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::140-149           13      0.04%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            6      0.02%     93.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::170-179           12      0.04%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::180-189            5      0.02%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209           49      0.17%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::210-219            4      0.01%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239           67      0.23%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249           10      0.03%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::250-259            1      0.00%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::260-269         1538      5.26%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::270-279          165      0.56%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::280-289            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses        45879                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses        16972                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           86                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        39800                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           72                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         2178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        28053                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles       608282                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        36064                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        23097                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       294973                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.IQFullEvents        16491                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents           92                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents          360                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands       392653                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups       895151                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       419608                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       245506                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        61916                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads          950288                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes         578893                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles          702918                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi              9.820582                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.101827                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded         265517                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded        12387                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued        192719                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined       169329                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined       317249                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples       702730                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.274243                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     0.931245                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0       630972     89.79%     89.79% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1        18995      2.70%     92.49% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2        16814      2.39%     94.88% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3        14648      2.08%     96.97% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4        12669      1.80%     98.77% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5         6401      0.91%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6         2165      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7           47      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total       702730                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead         4105     49.75%     50.28% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite         4102     49.72%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass         6307      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu       119435     61.97%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            4      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead        47934     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite        19027      9.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total       192719                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.274170                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy               8251                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.042814                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads      1096400                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites       449261                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses       186271                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses       194645                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts         6281                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.timesIdled             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles            188                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles       604399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.MemDepUnit__0.insertedLoads        72740                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores        33482                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads        53394                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores        26727                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::Return         6333     26.74%     26.74% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallDirect         8374     35.36%     62.10% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallIndirect           20      0.08%     62.19% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectCond         8845     37.35%     99.54% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectUncond          110      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::total        23682                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::Return         4208     24.73%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallDirect         6253     36.74%     61.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallIndirect           15      0.09%     61.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectCond         6449     37.90%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectUncond           93      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::total        17018                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.targetProvider_0::NoTarget          592      2.50%      2.50% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::BTB        16760     70.77%     73.27% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::RAS         6330     26.73%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::total        23682                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.condPredicted         8845                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condPredictedTaken         8592                       # Number of conditional branches predicted as taken (Count)
board.processor.cores8.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores8.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores8.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores8.core.branchPred.BTBLookups        23682                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits        16805                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.709611                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores8.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::Return         6333     26.74%     26.74% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallDirect         8374     35.36%     62.10% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallIndirect           20      0.08%     62.19% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectCond         8845     37.35%     99.54% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectUncond          110      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::total        23682                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::Return         6333     92.09%     92.09% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallDirect          125      1.82%     93.91% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallIndirect           20      0.29%     94.20% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectCond          358      5.21%     99.40% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::total         6877                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.branchPred.indirectBranchPred.lookups           20                       # Number of lookups (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.misses           20                       # Number of misses (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.indirectRecords           25                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores8.core.branchPred.ras.pushes        12602                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores8.core.branchPred.ras.pops        12601                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores8.core.branchPred.ras.squashes        10476                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores8.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores8.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores8.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores8.core.commit.commitSquashedInsts       169166                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts          110                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples       679705                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.159738                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     0.755196                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0       635362     93.48%     93.48% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1        16711      2.46%     95.93% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2        12519      1.84%     97.78% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3         6524      0.96%     98.74% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4         2231      0.33%     99.06% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5         4126      0.61%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6           68      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7           20      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8         2144      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total       679705                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples         2144                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi     9.820582                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.101827                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores8.core.decode.idleCycles        23739                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles       632428                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles        34048                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles        10341                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles         2174                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved        12749                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts       311397                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts          577                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.executeStats0.numInsts       186438                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches        12961                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts        45868                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts        16965                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate     0.265234                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numCCRegReads        22833                       # Number of times the CC registers were read (Count)
board.processor.cores8.core.executeStats0.numCCRegWrites        38211                       # Number of times the CC registers were written (Count)
board.processor.cores8.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores8.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numIntRegReads       242404                       # Number of times the integer registers were read (Count)
board.processor.cores8.core.executeStats0.numIntRegWrites       141539                       # Number of times the integer registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs        62833                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numMiscRegReads        88764                       # Number of times the Misc registers were read (Count)
board.processor.cores8.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.predictedBranches        23090                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles       657993                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles         4574                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.miscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles          184                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.cacheLines        39743                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes         2143                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples       702730                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     0.530006                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     1.835087                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0       641810     91.33%     91.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1         2111      0.30%     91.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2         6192      0.88%     92.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3           70      0.01%     92.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4         6239      0.89%     93.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5         4238      0.60%     94.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6         6254      0.89%     94.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7        12452      1.77%     96.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8        23364      3.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total       702730                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetchStats0.numInsts       248624                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate     0.353703                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.numBranches        23682                       # Number of branches fetched (Count)
board.processor.cores8.core.fetchStats0.branchRate     0.033691                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.icacheStallCycles        42237                       # ICache total stall cycles (Cycle)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles         2174                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles       582679                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles         6166                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts       277904                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts        72740                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts        33482                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts         4129                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents         4114                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts          122                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit       186395                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount       186289                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst       135100                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst       237715                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.265022                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.568328                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads         4287                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads        43502                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores        20754                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    21.627950                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev    64.372878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9        25076     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19          135      0.46%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29         1962      6.71%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::30-39           55      0.19%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::40-49            3      0.01%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59           36      0.12%     93.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69           10      0.03%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89           24      0.08%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99            4      0.01%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::100-109            1      0.00%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119           19      0.06%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129            4      0.01%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::130-139            1      0.00%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::140-149           13      0.04%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159            6      0.02%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179           45      0.15%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189            7      0.02%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209           49      0.17%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219            5      0.02%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239           65      0.22%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249           13      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269         1536      5.25%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::270-279          169      0.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value          277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses        45865                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses        16965                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses           90                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses        39774                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           73                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles         2174                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles        27990                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles       613465                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles        36031                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles        23070                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts       294733                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.IQFullEvents        16490                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents           63                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents          362                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.renamedOperands       392267                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups       894374                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups       419313                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps       245120                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts        61900                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads          955211                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes         578506                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles          708115                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.cpi              9.893190                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores9.core.ipc              0.101080                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded         265501                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued        192714                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined       169316                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined       317177                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples       707959                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.272211                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     0.928100                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0       636210     89.87%     89.87% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1        18984      2.68%     92.55% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2        16813      2.37%     94.92% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3        14650      2.07%     96.99% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4        12670      1.79%     98.78% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5         6403      0.90%     99.69% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6         2165      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7           43      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total       707959                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu           42      0.51%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::Matrix            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixMov            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixOP            0      0.00%      0.51% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead         4105     49.76%     50.27% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite         4102     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass         6308      3.27%      3.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu       119424     61.97%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu            4      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::Matrix            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead        47933     24.87%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite        19033      9.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total       192714                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.272151                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy               8249                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.042804                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads      1101616                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites       449235                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses       186269                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses       194637                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numSquashedInsts         6282                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.timesIdled             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles            156                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles       610205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.MemDepUnit__0.insertedLoads        72738                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores        33490                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads        53394                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores        26728                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::Return         6332     26.75%     26.75% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallDirect         8373     35.37%     62.11% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallIndirect           20      0.08%     62.20% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectCond         8839     37.34%     99.54% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectUncond          110      0.46%    100.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::total        23674                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::Return         4207     24.73%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallDirect         6252     36.75%     61.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallIndirect           15      0.09%     61.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectCond         6443     37.88%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectUncond           93      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::total        17010                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallDirect           87     44.16%     44.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallIndirect            5      2.54%     47.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectCond           79     40.10%     87.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectUncond           25     12.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::total          197                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::Return         2125     31.89%     31.89% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallDirect         2121     31.83%     63.72% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallIndirect            5      0.08%     63.79% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectCond         2396     35.95%     99.74% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectUncond           17      0.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::total         6664                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallDirect           56     38.36%     38.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallIndirect            5      3.42%     41.78% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectCond           75     51.37%     93.15% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectUncond           10      6.85%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::total          146                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.targetProvider_0::NoTarget          586      2.48%      2.48% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::BTB        16759     70.79%     73.27% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::RAS         6329     26.73%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::total        23674                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetWrong_0::NoBranch          177     95.68%     95.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::Return            7      3.78%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.condPredicted         8839                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condPredictedTaken         8592                       # Number of conditional branches predicted as taken (Count)
board.processor.cores9.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores9.core.branchPred.NotTakenMispredicted          192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores9.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores9.core.branchPred.BTBLookups        23674                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.BTBHits        16804                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.709808                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores9.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::Return         6332     26.75%     26.75% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallDirect         8373     35.37%     62.11% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallIndirect           20      0.08%     62.20% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectCond         8839     37.34%     99.54% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectUncond          110      0.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::total        23674                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::Return         6332     92.17%     92.17% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallDirect          125      1.82%     93.99% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallIndirect           20      0.29%     94.28% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectCond          352      5.12%     99.40% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectUncond           41      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::total         6870                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectCond           74     39.78%     86.56% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectUncond           25     13.44%    100.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectCond           74     39.78%     86.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectUncond           25     13.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.branchPred.indirectBranchPred.lookups           20                       # Number of lookups (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.misses           20                       # Number of misses (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.indirectRecords           25                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores9.core.branchPred.ras.pushes        12600                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores9.core.branchPred.ras.pops        12599                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores9.core.branchPred.ras.squashes        10474                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores9.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores9.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores9.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores9.core.commit.commitSquashedInsts       169152                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts          111                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples       684934                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.158519                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     0.752438                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0       640592     93.53%     93.53% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1        16708      2.44%     95.97% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2        12520      1.83%     97.79% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3         6528      0.95%     98.75% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4         2228      0.33%     99.07% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5         4126      0.60%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6           67      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7           21      0.00%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8         2144      0.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total       684934                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples         2144                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores9.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.commitStats0.cpi     9.893190                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores9.core.commitStats0.ipc     0.101080                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores9.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores9.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores9.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores9.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores9.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores9.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores9.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores9.core.decode.idleCycles        23747                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles       637652                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles        34045                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles        10340                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles         2175                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved        12748                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts       311364                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts          577                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.executeStats0.numInsts       186432                       # Number of executed instructions (Count)
board.processor.cores9.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores9.core.executeStats0.numBranches        12962                       # Number of branches executed (Count)
board.processor.cores9.core.executeStats0.numLoadInsts        45867                       # Number of load instructions executed (Count)
board.processor.cores9.core.executeStats0.numStoreInsts        16970                       # Number of stores executed (Count)
board.processor.cores9.core.executeStats0.instRate     0.263279                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.executeStats0.numCCRegReads        22821                       # Number of times the CC registers were read (Count)
board.processor.cores9.core.executeStats0.numCCRegWrites        38203                       # Number of times the CC registers were written (Count)
board.processor.cores9.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores9.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores9.core.executeStats0.numIntRegReads       242410                       # Number of times the integer registers were read (Count)
board.processor.cores9.core.executeStats0.numIntRegWrites       141533                       # Number of times the integer registers were written (Count)
board.processor.cores9.core.executeStats0.numMemRefs        62837                       # Number of memory refs (Count)
board.processor.cores9.core.executeStats0.numMiscRegReads        88762                       # Number of times the Misc registers were read (Count)
board.processor.cores9.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores9.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores9.core.fetch.predictedBranches        23088                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles       663216                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles         4576                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles          190                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.cacheLines        39740                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes         2142                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples       707959                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     0.526011                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     1.828723                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0       647047     91.40%     91.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1         2111      0.30%     91.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2         6192      0.87%     92.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3           71      0.01%     92.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4         6237      0.88%     93.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5         4237      0.60%     94.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6         6255      0.88%     94.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7        12449      1.76%     96.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8        23360      3.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total       707959                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetchStats0.numInsts       248590                       # Number of instructions fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.fetchRate     0.351059                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.fetchStats0.numBranches        23674                       # Number of branches fetched (Count)
board.processor.cores9.core.fetchStats0.branchRate     0.033432                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetchStats0.icacheStallCycles        42235                       # ICache total stall cycles (Cycle)
board.processor.cores9.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles         2175                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles       587894                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles         6166                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts       277891                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts        72738                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts        33490                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents         4114                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents         2057                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts          123                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit       186394                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount       186287                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst       135089                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst       237694                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.263075                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.568332                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
board.processor.cores9.core.lsq0.forwLoads         4287                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads        43500                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation         2057                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores        20762                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    21.806485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev    64.571366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9        25078     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19          134      0.46%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29         1961      6.71%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::30-39           14      0.05%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59           35      0.12%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69            7      0.02%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89           24      0.08%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99            5      0.02%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109            1      0.00%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::110-119           19      0.06%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129            4      0.01%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::130-139            1      0.00%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::140-149           56      0.19%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159            7      0.02%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::160-169            1      0.00%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::170-179           46      0.16%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189            7      0.02%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209           50      0.17%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219            4      0.01%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::230-239           65      0.22%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::240-249           13      0.04%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::260-269         1539      5.26%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279          164      0.56%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value          280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses        45864                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses        16970                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses           90                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses        39772                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses           76                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON    683921500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles         2175                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles        27993                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles       618680                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles        36032                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles        23079                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts       294718                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.IQFullEvents        16480                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents           63                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents          383                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.renamedOperands       392206                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups       894288                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups       419300                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps       245059                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts        61882                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads          960426                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes         578478                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
