-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
-- Date        : Mon Dec  3 23:24:18 2018
-- Host        : eecs-digital-19 running 64-bit Ubuntu 14.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/hanning/hanning_sim_netlist.vhdl
-- Design      : hanning
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hanning_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end hanning_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of hanning_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFC000FFFE0001FFFF80000FFFFFC000000FFFFFFFFC00000000000000000000",
      INITP_01 => X"E03FC07F80FF00FF00FF007F803FE00FF803FF003FF003FF800FFE001FFE000F",
      INITP_02 => X"07E0FC0F81F83F03E07E07E07E07E07E07E03F03F01F80FC07F03F80FE03F80F",
      INITP_03 => X"F83E0F83E07C1F07C1F07E0F83E0F81F07C1F83E0FC1F03E0FC1F03E0FC1F83F",
      INITP_04 => X"07E0FC1F03E07C1F83E07C1F03E0F83F07C1F07E0F83E0F81F07C1F07C1F03E0",
      INITP_05 => X"0FE03F80FC07F01F80FC07E07F03F03F81F81F81F83F03F03F07E07C0FC1F83F",
      INITP_06 => X"1FFF000FFF000FFE007FF003FF007FE00FF803FC01FE01FE01FE01FE03FC07F0",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFC00000001FFFFFF800001FFFFE0000FFFF8000FFFC00",
      INITP_08 => X"003FFF0001FFFF00007FFFF800001FFFFFF800000003FFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"0FE03FC07F807F807F807F803FC01FF007FE00FFC00FFE007FF000FFF000FFF8",
      INITP_0A => X"FC1F83F03E07E0FC0FC0F81F81F81F81FC0FC0FE07E03F01F80FE03F01FC07F0",
      INITP_0B => X"07C0F83E0F83E0F81F07C1F07E0F83E0FC1F07C0F83E07C1F83E07C0F83F07E0",
      INITP_0C => X"FC1F83F07C0F83F07C0F83F07C1F83E0F81F07C1F07E0F83E0F83E07C1F07C1F",
      INITP_0D => X"F01FC07F01FC0FE03F01F80FC0FC07E07E07E07E07E07E07C0FC1F81F03F07E0",
      INITP_0E => X"F0007FF8007FF001FFC00FFC00FFC01FF007FC01FE00FF00FF00FF01FE03FC07",
      INITP_0F => X"000000000000000000003FFFFFFFF0000003FFFFF00001FFFF80007FFF0003FF",
      INIT_00 => X"2522201E1C1A18161412110F0D0C0B0908070605040303020101000000000000",
      INIT_01 => X"98948F8A86817D7874706C6864605C5855514E4A4744403D3A3734312F2C2927",
      INIT_02 => X"5B544D453E37312A231C160F0903FCF6F0EAE4DED8D2CDC7C2BCB7B2ACA7A29D",
      INIT_03 => X"6C62584F453C332920170E05FCF4EBE2DAD1C9C0B8B0A8A09890888079716A62",
      INIT_04 => X"CABEB2A69A8E82776B6054493D32271C1106FBF1E6DBD1C6BCB2A79D93897F75",
      INIT_05 => X"756658493B2D1F1103F5E7D9CCBEB1A396887B6E6154473A2D211407FBEFE2D6",
      INIT_06 => X"6B5A4939281807F7E6D6C6B6A69686766657473828190AFAEBDCCDBEAFA19283",
      INIT_07 => X"AC998673604D3A271502F0DDCBB9A69482705E4C3B291706F4E3D2C0AF9E8D7C",
      INIT_08 => X"36200BF6E0CBB6A18C78634E392510FCE8D3BFAB97836F5B4734200DF9E6D2BF",
      INIT_09 => X"07EFD8C0A9927A634C351E07F0D9C3AC957F68523C260FF9E3CDB7A28C76614B",
      INIT_0A => X"1E04EAD1B79E846B52381F06EDD4BBA38A715840270FF7DEC6AE967E664E361F",
      INIT_0B => X"795D41250AEED3B79C80654A2F14F9DEC3A88D73583E2309EED4BAA0866C5238",
      INIT_0C => X"15F7D9BC9E806345280BEDD0B396795C3F2205E8CCAF93765A3D2105E9CDB095",
      INIT_0D => X"F1D1B29272533314F4D5B6967758391AFBDCBE9F8062432506E8CAAB8D6F5133",
      INIT_0E => X"0AE9C7A584624120FEDDBC9B7A593817F6D5B59473533312F2D1B19171513111",
      INIT_0F => X"5E3A17F4D0AD8A674421FEDBB89572502D0AE8C5A3815E3C1AF8D6B492704E2C",
      INIT_10 => X"EAC49F7A55300BE6C29D78532F0AE6C19D7954300CE8C4A07C583410ECC9A581",
      INIT_11 => X"AA845D360FE9C29C754F2902DCB6906A431DF8D2AC86603B15EFCAA47F59340F",
      INIT_12 => X"9D754D24FCD4AC845C340CE4BC956D451EF6CFA78058310AE2BB946D461FF8D1",
      INIT_13 => X"BF966C4219EFC59C734920F6CDA47B522900D7AE855C330AE1B990683F16EEC6",
      INIT_14 => X"0DE2B78C61360CE1B68B60360BE1B68C61370CE2B88D63390FE5BB91673D13E9",
      INIT_15 => X"84582CFFD3A77B4F23F7CB9F73471BF0C4986C4115EABE93673C11E5BA8F6438",
      INIT_16 => X"20F3C5986B3D10E3B6895C2E01D4A77B4E21F4C79A6E4114E8BB8F623609DDB0",
      INIT_17 => X"DEB0815325F6C89A6C3D0FE1B3855729FBCD9F714416E8BA8D5F3104D6A97B4E",
      INIT_18 => X"BA8B5C2CFDCE9F704111E2B3845526F7C99A6B3C0DDEB0815224F5C698693B0C",
      INIT_19 => X"B1815121F1C191613101D1A1724212E2B3835324F4C495653606D7A7784819EA",
      INIT_1A => X"BF8E5E2DFCCC9B6A3A09D8A8774716E6B5855524F4C393633302D2A2724211E1",
      INIT_1B => X"E0AF7E4C1BEAB9885625F4C3926130FFCD9C6B3A09D8A8774615E4B3825121F0",
      INIT_1C => X"11DFAE7C4A18E7B5845220EFBD8C5A28F7C5946231FFCE9D6B3A08D7A6744312",
      INIT_1D => X"4D1BE9B7855321EFBD8B5928F6C492602EFCCA98663503D19F6D3C0AD8A67443",
      INIT_1E => X"925F2DFBC997643200CE9C693705D3A16F3D0AD8A6744210DEAC7A4816E3B17F",
      INIT_1F => X"DAA8754311DEAC7A4815E3B17E4C1AE8B583511FECBA885623F1BF8D5A28F6C4",
      INIT_20 => X"22F0BE8B5927F5C2905E2CF9C7956330FECC9A673503D19E6C3A07D5A3713E0C",
      INIT_21 => X"673502D09E6C3A08D6A472400EDBA9774513E1AF7C4A18E6B4824F1DEBB98754",
      INIT_22 => X"A372400EDCAB794715E3B1804E1CEAB8865422F0BF8D5B29F7C593612FFDCB99",
      INIT_23 => X"D5A372410FDEAD7B4A18E7B5845221EFBE8C5B29F7C6946331FFCE9C6A3907D5",
      INIT_24 => X"F7C695643403D2A1703F0EDDAC7B4A19E8B7865524F2C1905F2EFCCB9A693706",
      INIT_25 => X"06D6A5754515E5B4845423F3C392623101D0A06F3F0EDEAD7C4C1BEABA895828",
      INIT_26 => X"FECE9F704011E1B2825323F3C494643505D5A5754616E6B6865626F6C6966636",
      INIT_27 => X"DBAD7E5021F3C495673809DAAC7D4E1FF0C192633405D6A7784919EABB8C5C2D",
      INIT_28 => X"9B6D4012E5B7895C2E00D2A577491BEDBF91633507D9AB7C4E20F2C39567380A",
      INIT_29 => X"380CE0B3875A2E01D4A87B4E21F5C89B6E4114E7BA8D603305D8AB7E5023F6C8",
      INIT_2A => X"B1865B2F04D9AD82572BFFD4A87D5125FACEA2764A1EF2C69A6E4216EABD9165",
      INIT_2B => X"01D7AD83592F05DBB1875D3208DEB3895E3409DFB4895E3409DEB3885D3207DC",
      INIT_2C => X"25FDD4AC835B3209E0B88F663D14EBC29970461DF4CBA1784E25FBD2A87E552B",
      INIT_2D => X"1AF3CDA57E573009E2BA936C441DF5CDA67E562F07DFB78F673F17EFC69E764E",
      INIT_2E => X"DEB8936D4822FDD7B28C66401AF4CFA8825C3610EAC39D76502903DCB68F6841",
      INIT_2F => X"6C482401DDB995714D2905E1BD9974502B07E2BE9975502B06E1BC97724D2803",
      INIT_30 => X"C2A07E5C3A18F6D4B2906D4B2806E3C19E7B593613F0CDAA8764401DFAD6B38F",
      INIT_31 => X"DEBE9E7E5E3E1DFDDDBC9C7B5B3A19F8D8B79675543211F0CFAD8C6A492706E4",
      INIT_32 => X"BD9F8163452608EACBAD8E6F513213F4D5B69778593A1AFBDCBC9D7D5D3E1EFE",
      INIT_33 => X"5C402408ECD0B4977B5E422508EBCFB295785B3E2003E6C8AB8D70523417F9DB",
      INIT_34 => X"BAA0866C52381E04E9CFB49A7F644A2F14F9DEC3A88C71563A1F03E8CCB09478",
      INIT_35 => X"D5BDA58D755D452D14FCE4CBB39A826950371E05ECD3BAA1876E553B2108EED4",
      INIT_36 => X"A9947E68523D2711FBE5CEB8A28B755E48311A03EDD6BFA79079624A331B04EC",
      INIT_37 => X"362310FCE9D5C1AE9A86725E4A36210DF9E4D0BBA7927D68533E2914FFE9D4BF",
      INIT_38 => X"7B6A594736251302F0DFCDBBAA98867462503D2B1906F4E1CEBCA99683705D4A",
      INIT_39 => X"75665748392A1B0CFDEEDECFC0B0A091817161514131211000F0DFCFBEAD9C8C",
      INIT_3A => X"23170AFEF1E5D8CBBEB2A5988A7D706355483A2D1F1103F5E7D9CBBDAEA09283",
      INIT_3B => X"857B71675D52483E33291E1409FEF3E8DDD2C7BCB1A59A8E83776B5F53473B2F",
      INIT_3C => X"99928A827B736B635B534B433A322A21191007FEF5ECE3DAD1C8BEB5ABA2988E",
      INIT_3D => X"5F5A55504B45403B352F2A241E18120C0600F9F3ECE6DFD9D2CBC4BDB6AFA8A0",
      INIT_3E => X"D7D4D2CFCCC9C6C3C0BDBAB7B3B0ACA9A5A19D9995918D8984807C77726E6964",
      INIT_3F => X"FFFFFFFFFFFEFEFDFDFCFBFAF9F8F7F6F5F4F2F1EFEEECEAE8E6E4E2E0DEDCD9",
      INIT_40 => X"D9DCDEE0E2E4E6E8EAECEEEFF1F2F4F5F6F7F8F9FAFBFCFDFDFEFEFFFFFFFFFF",
      INIT_41 => X"64696E72777C8084898D9195999DA1A5A9ACB0B3B7BABDC0C3C6C9CCCFD2D4D7",
      INIT_42 => X"A0A8AFB6BDC4CBD2D9DFE6ECF3F900060C12181E242A2F353B40454B50555A5F",
      INIT_43 => X"8E98A2ABB5BEC8D1DAE3ECF5FE071019212A323A434B535B636B737B828A9299",
      INIT_44 => X"2F3B47535F6B77838E9AA5B1BCC7D2DDE8F3FE09141E29333E48525D67717B85",
      INIT_45 => X"8392A0AEBDCBD9E7F503111F2D3A485563707D8A98A5B2BECBD8E5F1FE0A1723",
      INIT_46 => X"8C9CADBECFDFF000102131415161718191A0B0C0CFDEEEFD0C1B2A3948576675",
      INIT_47 => X"4A5D708396A9BCCEE1F406192B3D5062748698AABBCDDFF00213253647596A7B",
      INIT_48 => X"BFD4E9FF14293E53687D92A7BBD0E4F90D21364A5E72869AAEC1D5E9FC102336",
      INIT_49 => X"EC041B334A627990A7BFD6ED031A31485E758BA2B8CEE5FB11273D52687E94A9",
      INIT_4A => X"D4EE08213B556E87A1BAD3EC051E375069829AB3CBE4FC142D455D758DA5BDD5",
      INIT_4B => X"7894B0CCE8031F3A56718CA8C3DEF9142F4A647F9AB4CFE9041E38526C86A0BA",
      INIT_4C => X"DBF9173452708DABC8E603203E5B7895B2CFEB0825425E7B97B4D0EC0824405C",
      INIT_4D => X"FE1E3E5D7D9DBCDCFB1A3A597897B6D5F41332516F8EADCBEA08264563819FBD",
      INIT_4E => X"E40627496A8CADCFF01132547596B7D8F8193A5B7B9CBCDDFD1D3E5E7E9EBEDE",
      INIT_4F => X"8FB3D6FA1D406487AACDF01336597B9EC1E306284B6D90B2D4F6183A5C7EA0C2",
      INIT_50 => X"03284D7297BCE1062B507599BEE2072B507499BDE105294D7195B9DD0124486C",
      INIT_51 => X"41688FB6DC032950769DC3EA10365C82A8CFF41A40668CB2D7FD22486D93B8DE",
      INIT_52 => X"4E769EC6EF173F678FB7DF072F567EA6CDF51D446C93BAE20930577EA5CDF31A",
      INIT_53 => X"2B557EA8D2FB254E78A1CBF41D467099C2EB143D668FB8E009325B83ACD4FD25",
      INIT_54 => X"DC07325D88B3DE09345E89B4DF09345E89B3DE08325D87B1DB052F5983ADD701",
      INIT_55 => X"6591BDEA16426E9AC6F21E4A76A2CEFA25517DA8D4002B5782ADD9042F5B86B1",
      INIT_56 => X"C8F623507EABD80533608DBAE714416E9BC8F5214E7BA8D4012E5A87B3E00C38",
      INIT_57 => X"0A386795C3F2204E7CABD907356391BFED1B4977A5D2002E5C89B7E512406D9B",
      INIT_58 => X"2D5C8CBBEA194978A7D605346392C1F01F4E7DACDA09386795C4F321507EADDB",
      INIT_59 => X"366696C6F6265686B6E6164675A5D505356494C4F3235382B2E11140709FCEFE",
      INIT_5A => X"285889BAEA1B4C7CADDE0E3F6FA0D001316292C3F3235484B4E5154575A5D606",
      INIT_5B => X"0637699ACBFC2E5F90C1F2245586B7E8194A7BACDD0E3F70A1D203346495C6F7",
      INIT_5C => X"D507396A9CCEFF316394C6F7295B8CBEEF215284B5E7184A7BADDE0F4172A3D5",
      INIT_5D => X"99CBFD2F6193C5F7295B8DBFF0225486B8EA1C4E80B1E3154779ABDC0E4072A3",
      INIT_5E => X"5487B9EB1D4F82B4E6184A7CAFE1134577A9DB0E4072A4D6083A6C9ED0023567",
      INIT_5F => X"0C3E71A3D5073A6C9ED10335679ACCFE306395C7F92C5E90C2F527598BBEF022",
      INIT_60 => X"C4F6285A8DBFF1235688BAEC1F5183B5E81A4C7EB1E315487AACDE114375A8DA",
      INIT_61 => X"7FB1E316487AACDE104274A6D80A3D6FA1D30537699CCE00326497C9FB2D5F92",
      INIT_62 => X"4374A6D80A3C6D9FD103356698CAFC2E6092C4F628598BBDEF215385B7E91B4D",
      INIT_63 => X"124374A6D7083A6B9DCEFF316294C5F7285A8CBDEF205284B5E7184A7CAEDF11",
      INIT_64 => X"F0215182B3E4154677A8D8093A6B9CCDFF306192C3F4255688B9EA1B4C7EAFE0",
      INIT_65 => X"E1114272A2D202336393C3F4245585B5E6164777A8D8093A6A9BCCFC2D5E8EBF",
      INIT_66 => X"EA194878A7D706366595C4F4245383B3E2124272A1D101316191C1F1215181B1",
      INIT_67 => X"0C3B6998C6F5245281B0DE0D3C6B9AC9F7265584B3E21141709FCEFD2C5C8BBA",
      INIT_68 => X"4E7BA9D604315F8DBAE81644719FCDFB295785B3E10F3D6C9AC8F6255381B0DE",
      INIT_69 => X"B0DD0936628FBBE814416E9AC7F4214E7BA7D4012E5C89B6E3103D6B98C5F320",
      INIT_6A => X"38648FBAE5113C6793BEEA15416C98C4F01B47739FCBF7234F7BA7D3FF2C5884",
      INIT_6B => X"E9133D6791BBE50F39638DB8E20C37618CB6E10B36608BB6E10C36618CB7E20D",
      INIT_6C => X"C6EE163F6890B9E10A335C85AED70029527BA4CDF62049739CC5EF19426C96BF",
      INIT_6D => X"D1F81F466D94BBE20A315880A7CFF61E456D95BCE40C345C84ACD4FC244D759D",
      INIT_6E => X"0F34597FA4CAEF153B6086ACD2F81D436A90B6DC02294F759CC2E90F365D84AA",
      INIT_6F => X"81A5C9EC1034587CA0C4E80C3054799DC1E60A2F53789DC2E60B30557A9FC4EA",
      INIT_70 => X"2C4E7092B4D6F81A3C5E81A3C5E80A2D507295B8DBFE2144678AADD0F4173A5E",
      INIT_71 => X"1131517191B1D1F21233537394B5D5F61738597A9BBCDDFE20416284A5C7E90A",
      INIT_72 => X"33516F8DABCAE806254362809FBEDCFB1A39587796B6D5F41433537292B2D1F1",
      INIT_73 => X"95B0CDE905213D5A7693AFCCE805223F5C7996B3D0ED0B284563809EBCD9F715",
      INIT_74 => X"38526C86A0BAD4EE09233E58738DA8C3DEF9142F4A65809CB7D3EE0A25415D79",
      INIT_75 => X"1F364E667E96AEC6DEF70F274058718AA3BBD4ED061F38526B849EB7D1EA041E",
      INIT_76 => X"4B61768CA2B7CDE3F90F263C52687F95ACC3D9F0071E354C637A92A9C0D8EF07",
      INIT_77 => X"BFD2E6F90D2034475B6F8397ABBFD3E8FC1025394E63788CA1B6CBE0F60B2036",
      INIT_78 => X"7C8D9EAFC0D2E3F40617293B4C5E708294A6B9CBDDF00215273A4D60738699AC",
      INIT_79 => X"8392A1AFBECDDCEBFA0A192838475766768696A6B6C6D6E6F707182839495A6B",
      INIT_7A => X"D6E2EFFB0714212D3A4754616E7B8896A3B1BECCD9E7F503111F2D3B49586675",
      INIT_7B => X"757F89939DA7B2BCC6D1DBE6F1FB06111C27323D4954606B77828E9AA6B2BECA",
      INIT_7C => X"626A717980889098A0A8B0B8C0C9D1DAE2EBF4FC050E172029333C454F58626C",
      INIT_7D => X"9DA2A7ACB2B7BCC2C7CDD2D8DEE4EAF0F6FC03090F161C232A31373E454D545B",
      INIT_7E => X"27292C2F3134373A3D4044474A4E5155585C6064686C7074787D81868A8F9498",
      INIT_7F => X"00000000000001010203030405060708090B0C0D0F11121416181A1C1E202225",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hanning_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hanning_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \hanning_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \hanning_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0101010101010101010101010000000000000000000000000000000000000000",
      INIT_04 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_05 => X"0202020202020202020202020202020202020202020202020202020201010101",
      INIT_06 => X"0303030303030303030303030303030303030303030303020202020202020202",
      INIT_07 => X"0404040404040404040404040404040404040404040404040303030303030303",
      INIT_08 => X"0606060505050505050505050505050505050505050505050505050504040404",
      INIT_09 => X"0707070707070707070707070606060606060606060606060606060606060606",
      INIT_0A => X"0909080808080808080808080808080808080808080807070707070707070707",
      INIT_0B => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A090909090909090909090909090909090909",
      INIT_0C => X"0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A",
      INIT_0D => X"0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C",
      INIT_0E => X"10101010101010100F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E",
      INIT_0F => X"1212121212121212121211111111111111111111111111111110101010101010",
      INIT_10 => X"1414141414141414141414141414131313131313131313131313131312121212",
      INIT_11 => X"1717171717161616161616161616161616161515151515151515151515151515",
      INIT_12 => X"1919191919191919191919181818181818181818181818181717171717171717",
      INIT_13 => X"1C1C1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1919",
      INIT_14 => X"1F1E1E1E1E1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C",
      INIT_15 => X"2121212121212121212020202020202020202020201F1F1F1F1F1F1F1F1F1F1F",
      INIT_16 => X"2424242424242423232323232323232323232222222222222222222222222121",
      INIT_17 => X"2727272727262626262626262626262625252525252525252525252524242424",
      INIT_18 => X"2A2A2A2A29292929292929292929292828282828282828282828272727272727",
      INIT_19 => X"2D2D2D2D2C2C2C2C2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A",
      INIT_1A => X"303030302F2F2F2F2F2F2F2F2F2F2F2E2E2E2E2E2E2E2E2E2E2E2D2D2D2D2D2D",
      INIT_1B => X"3333333333323232323232323232323131313131313131313131303030303030",
      INIT_1C => X"3636363636363535353535353535353534343434343434343434343333333333",
      INIT_1D => X"3939393939393938383838383838383838373737373737373737373736363636",
      INIT_1E => X"3C3C3C3C3C3C3C3C3C3B3B3B3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3A3A393939",
      INIT_1F => X"3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3C3C",
      INIT_20 => X"4342424242424242424242414141414141414141414140404040404040404040",
      INIT_21 => X"4646464545454545454545454544444444444444444444434343434343434343",
      INIT_22 => X"4949494948484848484848484848474747474747474747474646464646464646",
      INIT_23 => X"4C4C4C4C4C4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A49494949494949",
      INIT_24 => X"4F4F4F4F4F4F4E4E4E4E4E4E4E4E4E4E4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C",
      INIT_25 => X"5252525252525151515151515151515151505050505050505050504F4F4F4F4F",
      INIT_26 => X"5555555555555454545454545454545454535353535353535353535252525252",
      INIT_27 => X"5858585858575757575757575757575756565656565656565656565555555555",
      INIT_28 => X"5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5959595959595959595959585858585858",
      INIT_29 => X"5E5E5D5D5D5D5D5D5D5D5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5B5B5B5B5B5B5B",
      INIT_2A => X"606060606060606060605F5F5F5F5F5F5F5F5F5F5F5F5E5E5E5E5E5E5E5E5E5E",
      INIT_2B => X"6363636363636362626262626262626262626261616161616161616161616160",
      INIT_2C => X"6665656565656565656565656565646464646464646464646464636363636363",
      INIT_2D => X"6868686868686868676767676767676767676767676666666666666666666666",
      INIT_2E => X"6A6A6A6A6A6A6A6A6A6A6A6A6A69696969696969696969696969696868686868",
      INIT_2F => X"6D6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_30 => X"6F6F6F6F6F6F6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6D6D6D6D6D6D6D6D6D6D",
      INIT_31 => X"71717171717171707070707070707070707070707070706F6F6F6F6F6F6F6F6F",
      INIT_32 => X"7373737373737372727272727272727272727272727272717171717171717171",
      INIT_33 => X"7575757574747474747474747474747474747474747473737373737373737373",
      INIT_34 => X"7676767676767676767676767676767676757575757575757575757575757575",
      INIT_35 => X"7878787878787878787777777777777777777777777777777777777777777676",
      INIT_36 => X"7979797979797979797979797979797979797979787878787878787878787878",
      INIT_37 => X"7B7B7B7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A79797979",
      INIT_38 => X"7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_39 => X"7D7D7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C",
      INIT_3A => X"7E7E7E7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_3B => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_3C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_3D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_3E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_3F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_40 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_41 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_42 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_43 => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_44 => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_45 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7E7E7E",
      INIT_46 => X"7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D",
      INIT_47 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C",
      INIT_48 => X"797979797A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7B7B7B",
      INIT_49 => X"7878787878787878787878787979797979797979797979797979797979797979",
      INIT_4A => X"7676777777777777777777777777777777777777777777787878787878787878",
      INIT_4B => X"7575757575757575757575757575757676767676767676767676767676767676",
      INIT_4C => X"7373737373737373737374747474747474747474747474747474747475757575",
      INIT_4D => X"7171717171717171717272727272727272727272727272727273737373737373",
      INIT_4E => X"6F6F6F6F6F6F6F6F6F7070707070707070707070707070707071717171717171",
      INIT_4F => X"6D6D6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6F6F6F6F6F6F",
      INIT_50 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D",
      INIT_51 => X"686868686869696969696969696969696969696A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_52 => X"6666666666666666666666676767676767676767676767676868686868686868",
      INIT_53 => X"6363636363636464646464646464646464646565656565656565656565656566",
      INIT_54 => X"6061616161616161616161616162626262626262626262626263636363636363",
      INIT_55 => X"5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F6060606060606060606060",
      INIT_56 => X"5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5D5E5E",
      INIT_57 => X"58585858585859595959595959595959595A5A5A5A5A5A5A5A5A5A5A5B5B5B5B",
      INIT_58 => X"5555555555565656565656565656565657575757575757575757575858585858",
      INIT_59 => X"5252525252535353535353535353535454545454545454545454555555555555",
      INIT_5A => X"4F4F4F4F4F505050505050505050505151515151515151515151525252525252",
      INIT_5B => X"4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F",
      INIT_5C => X"494949494949494A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4C4C4C4C4C",
      INIT_5D => X"4646464646464646474747474747474747474848484848484848484849494949",
      INIT_5E => X"4343434343434343434444444444444444444445454545454545454545464646",
      INIT_5F => X"4040404040404040404041414141414141414141414242424242424242424243",
      INIT_60 => X"3C3C3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F",
      INIT_61 => X"3939393A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C",
      INIT_62 => X"3636363637373737373737373737373838383838383838383839393939393939",
      INIT_63 => X"3333333333343434343434343434343435353535353535353535363636363636",
      INIT_64 => X"3030303030303131313131313131313131323232323232323232323333333333",
      INIT_65 => X"2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F2F2F30303030",
      INIT_66 => X"2A2A2A2A2A2A2B2B2B2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C2C2D2D2D2D",
      INIT_67 => X"272727272727282828282828282828282829292929292929292929292A2A2A2A",
      INIT_68 => X"2424242425252525252525252525252526262626262626262626262727272727",
      INIT_69 => X"2121222222222222222222222222232323232323232323232324242424242424",
      INIT_6A => X"1F1F1F1F1F1F1F1F1F1F1F202020202020202020202020212121212121212121",
      INIT_6B => X"1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E1F",
      INIT_6C => X"19191A1A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1C1C1C1C1C",
      INIT_6D => X"1717171717171717181818181818181818181818181919191919191919191919",
      INIT_6E => X"1515151515151515151515151515161616161616161616161616161717171717",
      INIT_6F => X"1212121213131313131313131313131313131414141414141414141414141414",
      INIT_70 => X"1010101010101011111111111111111111111111111112121212121212121212",
      INIT_71 => X"0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1010101010101010",
      INIT_72 => X"0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E",
      INIT_73 => X"0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C",
      INIT_74 => X"0909090909090909090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_75 => X"0707070707070707070708080808080808080808080808080808080808080909",
      INIT_76 => X"0606060606060606060606060606060606060606070707070707070707070707",
      INIT_77 => X"0404040405050505050505050505050505050505050505050505050505060606",
      INIT_78 => X"0303030303030303040404040404040404040404040404040404040404040404",
      INIT_79 => X"0202020202020202020303030303030303030303030303030303030303030303",
      INIT_7A => X"0101010102020202020202020202020202020202020202020202020202020202",
      INIT_7B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_7C => X"0000000000000000000000000000000000000000010101010101010101010101",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hanning_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end hanning_blk_mem_gen_prim_width;

architecture STRUCTURE of hanning_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.hanning_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hanning_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hanning_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \hanning_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \hanning_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\hanning_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(6 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hanning_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end hanning_blk_mem_gen_generic_cstr;

architecture STRUCTURE of hanning_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.hanning_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\hanning_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(15 downto 9),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hanning_blk_mem_gen_top : entity is "blk_mem_gen_top";
end hanning_blk_mem_gen_top;

architecture STRUCTURE of hanning_blk_mem_gen_top is
begin
\valid.cstr\: entity work.hanning_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hanning_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end hanning_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of hanning_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.hanning_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of hanning_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of hanning_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of hanning_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of hanning_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of hanning_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of hanning_blk_mem_gen_v8_3_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of hanning_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of hanning_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of hanning_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of hanning_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     4.6527989999999999 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of hanning_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of hanning_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of hanning_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of hanning_blk_mem_gen_v8_3_3 : entity is "hanning.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of hanning_blk_mem_gen_v8_3_3 : entity is "hanning.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of hanning_blk_mem_gen_v8_3_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of hanning_blk_mem_gen_v8_3_3 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of hanning_blk_mem_gen_v8_3_3 : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of hanning_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of hanning_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of hanning_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of hanning_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of hanning_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of hanning_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of hanning_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of hanning_blk_mem_gen_v8_3_3 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of hanning_blk_mem_gen_v8_3_3 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of hanning_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of hanning_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of hanning_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of hanning_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of hanning_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hanning_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of hanning_blk_mem_gen_v8_3_3 : entity is "yes";
end hanning_blk_mem_gen_v8_3_3;

architecture STRUCTURE of hanning_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.hanning_blk_mem_gen_v8_3_3_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hanning is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hanning : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hanning : entity is "hanning,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of hanning : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of hanning : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end hanning;

architecture STRUCTURE of hanning is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.6527989999999999 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "hanning.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "hanning.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.hanning_blk_mem_gen_v8_3_3
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
