set moduleName kp_502_7
set isTopModule 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {kp_502_7}
set C_modelType { void 0 }
set C_modelArgList {
	{ A_0 int 32 regular {pointer 0}  }
	{ A_1 int 32 regular {pointer 0}  }
	{ A_2 int 32 regular {pointer 0}  }
	{ A_3 int 32 regular {pointer 0}  }
	{ A_4 int 32 regular {pointer 0}  }
	{ A_5 int 32 regular {pointer 0}  }
	{ A_6 int 32 regular {pointer 0}  }
	{ A_7 int 32 regular {pointer 0}  }
	{ B_0 int 32 regular {pointer 0}  }
	{ B_1 int 32 regular {pointer 0}  }
	{ B_2 int 32 regular {pointer 0}  }
	{ B_3 int 32 regular {pointer 0}  }
	{ B_4 int 32 regular {pointer 0}  }
	{ B_5 int 32 regular {pointer 0}  }
	{ B_6 int 32 regular {pointer 0}  }
	{ B_7 int 32 regular {pointer 0}  }
	{ C_0 int 32 regular {pointer 0}  }
	{ C_1 int 32 regular {pointer 0}  }
	{ C_2 int 32 regular {pointer 0}  }
	{ C_3 int 32 regular {pointer 0}  }
	{ C_4 int 32 regular {pointer 0}  }
	{ C_5 int 32 regular {pointer 0}  }
	{ C_6 int 32 regular {pointer 0}  }
	{ C_7 int 32 regular {pointer 0}  }
	{ X1_0 int 32 regular {pointer 1}  }
	{ X1_1 int 32 regular {pointer 1}  }
	{ X1_2 int 32 regular {pointer 1}  }
	{ X1_3 int 32 regular {pointer 1}  }
	{ X1_4 int 32 regular {pointer 1}  }
	{ X1_5 int 32 regular {pointer 1}  }
	{ X1_6 int 32 regular {pointer 1}  }
	{ X1_7 int 32 regular {pointer 1}  }
	{ X2_0 int 32 regular {pointer 1}  }
	{ X2_1 int 32 regular {pointer 1}  }
	{ X2_2 int 32 regular {pointer 1}  }
	{ X2_3 int 32 regular {pointer 1}  }
	{ X2_4 int 32 regular {pointer 1}  }
	{ X2_5 int 32 regular {pointer 1}  }
	{ X2_6 int 32 regular {pointer 1}  }
	{ X2_7 int 32 regular {pointer 1}  }
	{ D_0 int 32 regular {pointer 1}  }
	{ D_1 int 32 regular {pointer 1}  }
	{ D_2 int 32 regular {pointer 1}  }
	{ D_3 int 32 regular {pointer 1}  }
	{ D_4 int 32 regular {pointer 1}  }
	{ D_5 int 32 regular {pointer 1}  }
	{ D_6 int 32 regular {pointer 1}  }
	{ D_7 int 32 regular {pointer 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "A_0", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "A_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_0", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "B_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_0", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "C_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "X1_0", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_1", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_2", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_3", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_4", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_5", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_6", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X1_7", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_0", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_1", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_2", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_3", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_4", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_5", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_6", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X2_7", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_0", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_1", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_2", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_3", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_4", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_5", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_6", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "D_7", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 80
set portList { 
	{ ap_local_block sc_out sc_logic 1 signal -1 } 
	{ ap_local_deadlock sc_out sc_logic 1 signal -1 } 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ A_0 sc_in sc_lv 32 signal 0 } 
	{ A_1 sc_in sc_lv 32 signal 1 } 
	{ A_2 sc_in sc_lv 32 signal 2 } 
	{ A_3 sc_in sc_lv 32 signal 3 } 
	{ A_4 sc_in sc_lv 32 signal 4 } 
	{ A_5 sc_in sc_lv 32 signal 5 } 
	{ A_6 sc_in sc_lv 32 signal 6 } 
	{ A_7 sc_in sc_lv 32 signal 7 } 
	{ B_0 sc_in sc_lv 32 signal 8 } 
	{ B_1 sc_in sc_lv 32 signal 9 } 
	{ B_2 sc_in sc_lv 32 signal 10 } 
	{ B_3 sc_in sc_lv 32 signal 11 } 
	{ B_4 sc_in sc_lv 32 signal 12 } 
	{ B_5 sc_in sc_lv 32 signal 13 } 
	{ B_6 sc_in sc_lv 32 signal 14 } 
	{ B_7 sc_in sc_lv 32 signal 15 } 
	{ C_0 sc_in sc_lv 32 signal 16 } 
	{ C_1 sc_in sc_lv 32 signal 17 } 
	{ C_2 sc_in sc_lv 32 signal 18 } 
	{ C_3 sc_in sc_lv 32 signal 19 } 
	{ C_4 sc_in sc_lv 32 signal 20 } 
	{ C_5 sc_in sc_lv 32 signal 21 } 
	{ C_6 sc_in sc_lv 32 signal 22 } 
	{ C_7 sc_in sc_lv 32 signal 23 } 
	{ X1_0 sc_out sc_lv 32 signal 24 } 
	{ X1_0_ap_vld sc_out sc_logic 1 outvld 24 } 
	{ X1_1 sc_out sc_lv 32 signal 25 } 
	{ X1_1_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ X1_2 sc_out sc_lv 32 signal 26 } 
	{ X1_2_ap_vld sc_out sc_logic 1 outvld 26 } 
	{ X1_3 sc_out sc_lv 32 signal 27 } 
	{ X1_3_ap_vld sc_out sc_logic 1 outvld 27 } 
	{ X1_4 sc_out sc_lv 32 signal 28 } 
	{ X1_4_ap_vld sc_out sc_logic 1 outvld 28 } 
	{ X1_5 sc_out sc_lv 32 signal 29 } 
	{ X1_5_ap_vld sc_out sc_logic 1 outvld 29 } 
	{ X1_6 sc_out sc_lv 32 signal 30 } 
	{ X1_6_ap_vld sc_out sc_logic 1 outvld 30 } 
	{ X1_7 sc_out sc_lv 32 signal 31 } 
	{ X1_7_ap_vld sc_out sc_logic 1 outvld 31 } 
	{ X2_0 sc_out sc_lv 32 signal 32 } 
	{ X2_0_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ X2_1 sc_out sc_lv 32 signal 33 } 
	{ X2_1_ap_vld sc_out sc_logic 1 outvld 33 } 
	{ X2_2 sc_out sc_lv 32 signal 34 } 
	{ X2_2_ap_vld sc_out sc_logic 1 outvld 34 } 
	{ X2_3 sc_out sc_lv 32 signal 35 } 
	{ X2_3_ap_vld sc_out sc_logic 1 outvld 35 } 
	{ X2_4 sc_out sc_lv 32 signal 36 } 
	{ X2_4_ap_vld sc_out sc_logic 1 outvld 36 } 
	{ X2_5 sc_out sc_lv 32 signal 37 } 
	{ X2_5_ap_vld sc_out sc_logic 1 outvld 37 } 
	{ X2_6 sc_out sc_lv 32 signal 38 } 
	{ X2_6_ap_vld sc_out sc_logic 1 outvld 38 } 
	{ X2_7 sc_out sc_lv 32 signal 39 } 
	{ X2_7_ap_vld sc_out sc_logic 1 outvld 39 } 
	{ D_0 sc_out sc_lv 32 signal 40 } 
	{ D_0_ap_vld sc_out sc_logic 1 outvld 40 } 
	{ D_1 sc_out sc_lv 32 signal 41 } 
	{ D_1_ap_vld sc_out sc_logic 1 outvld 41 } 
	{ D_2 sc_out sc_lv 32 signal 42 } 
	{ D_2_ap_vld sc_out sc_logic 1 outvld 42 } 
	{ D_3 sc_out sc_lv 32 signal 43 } 
	{ D_3_ap_vld sc_out sc_logic 1 outvld 43 } 
	{ D_4 sc_out sc_lv 32 signal 44 } 
	{ D_4_ap_vld sc_out sc_logic 1 outvld 44 } 
	{ D_5 sc_out sc_lv 32 signal 45 } 
	{ D_5_ap_vld sc_out sc_logic 1 outvld 45 } 
	{ D_6 sc_out sc_lv 32 signal 46 } 
	{ D_6_ap_vld sc_out sc_logic 1 outvld 46 } 
	{ D_7 sc_out sc_lv 32 signal 47 } 
	{ D_7_ap_vld sc_out sc_logic 1 outvld 47 } 
}
set NewPortList {[ 
	{ "name": "ap_local_block", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_local_block", "role": "default" }} , 
 	{ "name": "ap_local_deadlock", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_local_deadlock", "role": "default" }} , 
 	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "A_0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_0", "role": "default" }} , 
 	{ "name": "A_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_1", "role": "default" }} , 
 	{ "name": "A_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_2", "role": "default" }} , 
 	{ "name": "A_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_3", "role": "default" }} , 
 	{ "name": "A_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_4", "role": "default" }} , 
 	{ "name": "A_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_5", "role": "default" }} , 
 	{ "name": "A_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_6", "role": "default" }} , 
 	{ "name": "A_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A_7", "role": "default" }} , 
 	{ "name": "B_0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_0", "role": "default" }} , 
 	{ "name": "B_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_1", "role": "default" }} , 
 	{ "name": "B_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_2", "role": "default" }} , 
 	{ "name": "B_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_3", "role": "default" }} , 
 	{ "name": "B_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_4", "role": "default" }} , 
 	{ "name": "B_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_5", "role": "default" }} , 
 	{ "name": "B_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_6", "role": "default" }} , 
 	{ "name": "B_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "B_7", "role": "default" }} , 
 	{ "name": "C_0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_0", "role": "default" }} , 
 	{ "name": "C_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_1", "role": "default" }} , 
 	{ "name": "C_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_2", "role": "default" }} , 
 	{ "name": "C_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_3", "role": "default" }} , 
 	{ "name": "C_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_4", "role": "default" }} , 
 	{ "name": "C_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_5", "role": "default" }} , 
 	{ "name": "C_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_6", "role": "default" }} , 
 	{ "name": "C_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C_7", "role": "default" }} , 
 	{ "name": "X1_0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_0", "role": "default" }} , 
 	{ "name": "X1_0_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_0", "role": "ap_vld" }} , 
 	{ "name": "X1_1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_1", "role": "default" }} , 
 	{ "name": "X1_1_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_1", "role": "ap_vld" }} , 
 	{ "name": "X1_2", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_2", "role": "default" }} , 
 	{ "name": "X1_2_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_2", "role": "ap_vld" }} , 
 	{ "name": "X1_3", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_3", "role": "default" }} , 
 	{ "name": "X1_3_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_3", "role": "ap_vld" }} , 
 	{ "name": "X1_4", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_4", "role": "default" }} , 
 	{ "name": "X1_4_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_4", "role": "ap_vld" }} , 
 	{ "name": "X1_5", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_5", "role": "default" }} , 
 	{ "name": "X1_5_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_5", "role": "ap_vld" }} , 
 	{ "name": "X1_6", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_6", "role": "default" }} , 
 	{ "name": "X1_6_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_6", "role": "ap_vld" }} , 
 	{ "name": "X1_7", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X1_7", "role": "default" }} , 
 	{ "name": "X1_7_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X1_7", "role": "ap_vld" }} , 
 	{ "name": "X2_0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_0", "role": "default" }} , 
 	{ "name": "X2_0_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_0", "role": "ap_vld" }} , 
 	{ "name": "X2_1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_1", "role": "default" }} , 
 	{ "name": "X2_1_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_1", "role": "ap_vld" }} , 
 	{ "name": "X2_2", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_2", "role": "default" }} , 
 	{ "name": "X2_2_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_2", "role": "ap_vld" }} , 
 	{ "name": "X2_3", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_3", "role": "default" }} , 
 	{ "name": "X2_3_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_3", "role": "ap_vld" }} , 
 	{ "name": "X2_4", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_4", "role": "default" }} , 
 	{ "name": "X2_4_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_4", "role": "ap_vld" }} , 
 	{ "name": "X2_5", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_5", "role": "default" }} , 
 	{ "name": "X2_5_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_5", "role": "ap_vld" }} , 
 	{ "name": "X2_6", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_6", "role": "default" }} , 
 	{ "name": "X2_6_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_6", "role": "ap_vld" }} , 
 	{ "name": "X2_7", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "X2_7", "role": "default" }} , 
 	{ "name": "X2_7_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "X2_7", "role": "ap_vld" }} , 
 	{ "name": "D_0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_0", "role": "default" }} , 
 	{ "name": "D_0_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_0", "role": "ap_vld" }} , 
 	{ "name": "D_1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_1", "role": "default" }} , 
 	{ "name": "D_1_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_1", "role": "ap_vld" }} , 
 	{ "name": "D_2", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_2", "role": "default" }} , 
 	{ "name": "D_2_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_2", "role": "ap_vld" }} , 
 	{ "name": "D_3", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_3", "role": "default" }} , 
 	{ "name": "D_3_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_3", "role": "ap_vld" }} , 
 	{ "name": "D_4", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_4", "role": "default" }} , 
 	{ "name": "D_4_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_4", "role": "ap_vld" }} , 
 	{ "name": "D_5", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_5", "role": "default" }} , 
 	{ "name": "D_5_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_5", "role": "ap_vld" }} , 
 	{ "name": "D_6", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_6", "role": "default" }} , 
 	{ "name": "D_6_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_6", "role": "ap_vld" }} , 
 	{ "name": "D_7", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "D_7", "role": "default" }} , 
 	{ "name": "D_7_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "D_7", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40"],
		"CDFG" : "kp_502_7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "53", "EstimateLatencyMax" : "53",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "A_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "A_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "B_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "C_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "X1_0", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_1", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_2", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_3", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_4", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_5", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_6", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X1_7", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_0", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_1", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_2", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_3", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_4", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_5", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_6", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "X2_7", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_0", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_1", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_2", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_3", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_4", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_5", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_6", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "D_7", "Type" : "Vld", "Direction" : "O"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_432", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_437", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_442", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_447", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_452", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_457", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_462", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_sqrt_fixed_32_32_s_fu_467", "Parent" : "0",
		"CDFG" : "sqrt_fixed_32_32_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "10", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "10",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "x", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U2", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U3", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U4", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U5", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U6", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U7", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U8", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U9", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U10", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U11", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U12", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U13", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U14", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U15", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U16", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_32_3_1_U17", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U18", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U19", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U20", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U21", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U22", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U23", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U24", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U25", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U26", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U27", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U28", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U29", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U30", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U31", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U32", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sdiv_32ns_32ns_32_36_seq_1_U33", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	kp_502_7 {
		A_0 {Type I LastRead 0 FirstWrite -1}
		A_1 {Type I LastRead 0 FirstWrite -1}
		A_2 {Type I LastRead 0 FirstWrite -1}
		A_3 {Type I LastRead 0 FirstWrite -1}
		A_4 {Type I LastRead 0 FirstWrite -1}
		A_5 {Type I LastRead 0 FirstWrite -1}
		A_6 {Type I LastRead 0 FirstWrite -1}
		A_7 {Type I LastRead 0 FirstWrite -1}
		B_0 {Type I LastRead 0 FirstWrite -1}
		B_1 {Type I LastRead 0 FirstWrite -1}
		B_2 {Type I LastRead 0 FirstWrite -1}
		B_3 {Type I LastRead 0 FirstWrite -1}
		B_4 {Type I LastRead 0 FirstWrite -1}
		B_5 {Type I LastRead 0 FirstWrite -1}
		B_6 {Type I LastRead 0 FirstWrite -1}
		B_7 {Type I LastRead 0 FirstWrite -1}
		C_0 {Type I LastRead 0 FirstWrite -1}
		C_1 {Type I LastRead 0 FirstWrite -1}
		C_2 {Type I LastRead 0 FirstWrite -1}
		C_3 {Type I LastRead 0 FirstWrite -1}
		C_4 {Type I LastRead 0 FirstWrite -1}
		C_5 {Type I LastRead 0 FirstWrite -1}
		C_6 {Type I LastRead 0 FirstWrite -1}
		C_7 {Type I LastRead 0 FirstWrite -1}
		X1_0 {Type O LastRead -1 FirstWrite 53}
		X1_1 {Type O LastRead -1 FirstWrite 53}
		X1_2 {Type O LastRead -1 FirstWrite 53}
		X1_3 {Type O LastRead -1 FirstWrite 53}
		X1_4 {Type O LastRead -1 FirstWrite 53}
		X1_5 {Type O LastRead -1 FirstWrite 53}
		X1_6 {Type O LastRead -1 FirstWrite 53}
		X1_7 {Type O LastRead -1 FirstWrite 53}
		X2_0 {Type O LastRead -1 FirstWrite 52}
		X2_1 {Type O LastRead -1 FirstWrite 52}
		X2_2 {Type O LastRead -1 FirstWrite 52}
		X2_3 {Type O LastRead -1 FirstWrite 52}
		X2_4 {Type O LastRead -1 FirstWrite 52}
		X2_5 {Type O LastRead -1 FirstWrite 52}
		X2_6 {Type O LastRead -1 FirstWrite 52}
		X2_7 {Type O LastRead -1 FirstWrite 52}
		D_0 {Type O LastRead -1 FirstWrite 3}
		D_1 {Type O LastRead -1 FirstWrite 3}
		D_2 {Type O LastRead -1 FirstWrite 3}
		D_3 {Type O LastRead -1 FirstWrite 3}
		D_4 {Type O LastRead -1 FirstWrite 3}
		D_5 {Type O LastRead -1 FirstWrite 3}
		D_6 {Type O LastRead -1 FirstWrite 3}
		D_7 {Type O LastRead -1 FirstWrite 3}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}
	sqrt_fixed_32_32_s {
		x {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "53", "Max" : "53"}
	, {"Name" : "Interval", "Min" : "54", "Max" : "54"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	A_0 { ap_none {  { A_0 in_data 0 32 } } }
	A_1 { ap_none {  { A_1 in_data 0 32 } } }
	A_2 { ap_none {  { A_2 in_data 0 32 } } }
	A_3 { ap_none {  { A_3 in_data 0 32 } } }
	A_4 { ap_none {  { A_4 in_data 0 32 } } }
	A_5 { ap_none {  { A_5 in_data 0 32 } } }
	A_6 { ap_none {  { A_6 in_data 0 32 } } }
	A_7 { ap_none {  { A_7 in_data 0 32 } } }
	B_0 { ap_none {  { B_0 in_data 0 32 } } }
	B_1 { ap_none {  { B_1 in_data 0 32 } } }
	B_2 { ap_none {  { B_2 in_data 0 32 } } }
	B_3 { ap_none {  { B_3 in_data 0 32 } } }
	B_4 { ap_none {  { B_4 in_data 0 32 } } }
	B_5 { ap_none {  { B_5 in_data 0 32 } } }
	B_6 { ap_none {  { B_6 in_data 0 32 } } }
	B_7 { ap_none {  { B_7 in_data 0 32 } } }
	C_0 { ap_none {  { C_0 in_data 0 32 } } }
	C_1 { ap_none {  { C_1 in_data 0 32 } } }
	C_2 { ap_none {  { C_2 in_data 0 32 } } }
	C_3 { ap_none {  { C_3 in_data 0 32 } } }
	C_4 { ap_none {  { C_4 in_data 0 32 } } }
	C_5 { ap_none {  { C_5 in_data 0 32 } } }
	C_6 { ap_none {  { C_6 in_data 0 32 } } }
	C_7 { ap_none {  { C_7 in_data 0 32 } } }
	X1_0 { ap_vld {  { X1_0 out_data 1 32 }  { X1_0_ap_vld out_vld 1 1 } } }
	X1_1 { ap_vld {  { X1_1 out_data 1 32 }  { X1_1_ap_vld out_vld 1 1 } } }
	X1_2 { ap_vld {  { X1_2 out_data 1 32 }  { X1_2_ap_vld out_vld 1 1 } } }
	X1_3 { ap_vld {  { X1_3 out_data 1 32 }  { X1_3_ap_vld out_vld 1 1 } } }
	X1_4 { ap_vld {  { X1_4 out_data 1 32 }  { X1_4_ap_vld out_vld 1 1 } } }
	X1_5 { ap_vld {  { X1_5 out_data 1 32 }  { X1_5_ap_vld out_vld 1 1 } } }
	X1_6 { ap_vld {  { X1_6 out_data 1 32 }  { X1_6_ap_vld out_vld 1 1 } } }
	X1_7 { ap_vld {  { X1_7 out_data 1 32 }  { X1_7_ap_vld out_vld 1 1 } } }
	X2_0 { ap_vld {  { X2_0 out_data 1 32 }  { X2_0_ap_vld out_vld 1 1 } } }
	X2_1 { ap_vld {  { X2_1 out_data 1 32 }  { X2_1_ap_vld out_vld 1 1 } } }
	X2_2 { ap_vld {  { X2_2 out_data 1 32 }  { X2_2_ap_vld out_vld 1 1 } } }
	X2_3 { ap_vld {  { X2_3 out_data 1 32 }  { X2_3_ap_vld out_vld 1 1 } } }
	X2_4 { ap_vld {  { X2_4 out_data 1 32 }  { X2_4_ap_vld out_vld 1 1 } } }
	X2_5 { ap_vld {  { X2_5 out_data 1 32 }  { X2_5_ap_vld out_vld 1 1 } } }
	X2_6 { ap_vld {  { X2_6 out_data 1 32 }  { X2_6_ap_vld out_vld 1 1 } } }
	X2_7 { ap_vld {  { X2_7 out_data 1 32 }  { X2_7_ap_vld out_vld 1 1 } } }
	D_0 { ap_vld {  { D_0 out_data 1 32 }  { D_0_ap_vld out_vld 1 1 } } }
	D_1 { ap_vld {  { D_1 out_data 1 32 }  { D_1_ap_vld out_vld 1 1 } } }
	D_2 { ap_vld {  { D_2 out_data 1 32 }  { D_2_ap_vld out_vld 1 1 } } }
	D_3 { ap_vld {  { D_3 out_data 1 32 }  { D_3_ap_vld out_vld 1 1 } } }
	D_4 { ap_vld {  { D_4 out_data 1 32 }  { D_4_ap_vld out_vld 1 1 } } }
	D_5 { ap_vld {  { D_5 out_data 1 32 }  { D_5_ap_vld out_vld 1 1 } } }
	D_6 { ap_vld {  { D_6 out_data 1 32 }  { D_6_ap_vld out_vld 1 1 } } }
	D_7 { ap_vld {  { D_7 out_data 1 32 }  { D_7_ap_vld out_vld 1 1 } } }
}

set busDeadlockParameterList { 
}

# RTL port scheduling information:
set fifoSchedulingInfoList { 
}

# RTL bus port read request latency information:
set busReadReqLatencyList { 
}

# RTL bus port write response latency information:
set busWriteResLatencyList { 
}

# RTL array port load latency information:
set memoryLoadLatencyList { 
}
