<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/instance/instance_mcan1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_d22541a70a8d2d4e4b4c043ec4961df3.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_mcan1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="samv71_2instance_2instance__mcan1_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samv71_2instance_2instance__mcan1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ae07131ac71dd7e4a82a99ddc31f500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a6ae07131ac71dd7e4a82a99ddc31f500">REG_MCAN1_CREL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034000U)</td></tr>
<tr class="memdesc:a6ae07131ac71dd7e4a82a99ddc31f500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Core Release Register  <a href="#a6ae07131ac71dd7e4a82a99ddc31f500">More...</a><br /></td></tr>
<tr class="separator:a6ae07131ac71dd7e4a82a99ddc31f500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79d830d83252996f29ebda8e20532cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ac79d830d83252996f29ebda8e20532cf">REG_MCAN1_ENDN</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034004U)</td></tr>
<tr class="memdesc:ac79d830d83252996f29ebda8e20532cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Endian Register  <a href="#ac79d830d83252996f29ebda8e20532cf">More...</a><br /></td></tr>
<tr class="separator:ac79d830d83252996f29ebda8e20532cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a673ee73933cef0b0e0bc0110a661f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a34a673ee73933cef0b0e0bc0110a661f">REG_MCAN1_CUST</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034008U)</td></tr>
<tr class="memdesc:a34a673ee73933cef0b0e0bc0110a661f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Customer Register  <a href="#a34a673ee73933cef0b0e0bc0110a661f">More...</a><br /></td></tr>
<tr class="separator:a34a673ee73933cef0b0e0bc0110a661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7226520b301cf080a945ddd2be8a3b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a7226520b301cf080a945ddd2be8a3b84">REG_MCAN1_FBTP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003400CU)</td></tr>
<tr class="memdesc:a7226520b301cf080a945ddd2be8a3b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Fast Bit Timing and Prescaler Register  <a href="#a7226520b301cf080a945ddd2be8a3b84">More...</a><br /></td></tr>
<tr class="separator:a7226520b301cf080a945ddd2be8a3b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79c70588c8efed52ec1940aea20f30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#af79c70588c8efed52ec1940aea20f30a">REG_MCAN1_TEST</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034010U)</td></tr>
<tr class="memdesc:af79c70588c8efed52ec1940aea20f30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Test Register  <a href="#af79c70588c8efed52ec1940aea20f30a">More...</a><br /></td></tr>
<tr class="separator:af79c70588c8efed52ec1940aea20f30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2decd735241fe624607e7ee2fdf9bfcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a2decd735241fe624607e7ee2fdf9bfcb">REG_MCAN1_RWD</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034014U)</td></tr>
<tr class="memdesc:a2decd735241fe624607e7ee2fdf9bfcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) RAM Watchdog Register  <a href="#a2decd735241fe624607e7ee2fdf9bfcb">More...</a><br /></td></tr>
<tr class="separator:a2decd735241fe624607e7ee2fdf9bfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e62bbb4693043c96b6c9b84ca8f526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a45e62bbb4693043c96b6c9b84ca8f526">REG_MCAN1_CCCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034018U)</td></tr>
<tr class="memdesc:a45e62bbb4693043c96b6c9b84ca8f526"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) CC Control Register  <a href="#a45e62bbb4693043c96b6c9b84ca8f526">More...</a><br /></td></tr>
<tr class="separator:a45e62bbb4693043c96b6c9b84ca8f526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e3e80da601e6504f76d1e2a43eaa82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a45e3e80da601e6504f76d1e2a43eaa82">REG_MCAN1_BTP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003401CU)</td></tr>
<tr class="memdesc:a45e3e80da601e6504f76d1e2a43eaa82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Bit Timing and Prescaler Register  <a href="#a45e3e80da601e6504f76d1e2a43eaa82">More...</a><br /></td></tr>
<tr class="separator:a45e3e80da601e6504f76d1e2a43eaa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637d041ace46099683413973144c3b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a637d041ace46099683413973144c3b3c">REG_MCAN1_TSCC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034020U)</td></tr>
<tr class="memdesc:a637d041ace46099683413973144c3b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Timestamp Counter Configuration Register  <a href="#a637d041ace46099683413973144c3b3c">More...</a><br /></td></tr>
<tr class="separator:a637d041ace46099683413973144c3b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64cf389d5f44ad9b0c3750ea71611fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a64cf389d5f44ad9b0c3750ea71611fa2">REG_MCAN1_TSCV</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034024U)</td></tr>
<tr class="memdesc:a64cf389d5f44ad9b0c3750ea71611fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Timestamp Counter Value Register  <a href="#a64cf389d5f44ad9b0c3750ea71611fa2">More...</a><br /></td></tr>
<tr class="separator:a64cf389d5f44ad9b0c3750ea71611fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a72b2c40ac39cb7e4ba8aad370da60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a86a72b2c40ac39cb7e4ba8aad370da60">REG_MCAN1_TOCC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034028U)</td></tr>
<tr class="memdesc:a86a72b2c40ac39cb7e4ba8aad370da60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Timeout Counter Configuration Register  <a href="#a86a72b2c40ac39cb7e4ba8aad370da60">More...</a><br /></td></tr>
<tr class="separator:a86a72b2c40ac39cb7e4ba8aad370da60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90101905faad7838aae10874ac1a056d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a90101905faad7838aae10874ac1a056d">REG_MCAN1_TOCV</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003402CU)</td></tr>
<tr class="memdesc:a90101905faad7838aae10874ac1a056d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Timeout Counter Value Register  <a href="#a90101905faad7838aae10874ac1a056d">More...</a><br /></td></tr>
<tr class="separator:a90101905faad7838aae10874ac1a056d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1ae63aafa74484f44fb15843751305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a4e1ae63aafa74484f44fb15843751305">REG_MCAN1_ECR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034040U)</td></tr>
<tr class="memdesc:a4e1ae63aafa74484f44fb15843751305"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Error Counter Register  <a href="#a4e1ae63aafa74484f44fb15843751305">More...</a><br /></td></tr>
<tr class="separator:a4e1ae63aafa74484f44fb15843751305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d7b80fb8a88b1069afc11117de13d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a24d7b80fb8a88b1069afc11117de13d9">REG_MCAN1_PSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034044U)</td></tr>
<tr class="memdesc:a24d7b80fb8a88b1069afc11117de13d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Protocol Status Register  <a href="#a24d7b80fb8a88b1069afc11117de13d9">More...</a><br /></td></tr>
<tr class="separator:a24d7b80fb8a88b1069afc11117de13d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47268537a96b89b32ef0998140ec4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ae47268537a96b89b32ef0998140ec4fe">REG_MCAN1_IR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034050U)</td></tr>
<tr class="memdesc:ae47268537a96b89b32ef0998140ec4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Interrupt Register  <a href="#ae47268537a96b89b32ef0998140ec4fe">More...</a><br /></td></tr>
<tr class="separator:ae47268537a96b89b32ef0998140ec4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa099d0b32eedb0042b842e18bea57f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#aaa099d0b32eedb0042b842e18bea57f4">REG_MCAN1_IE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034054U)</td></tr>
<tr class="memdesc:aaa099d0b32eedb0042b842e18bea57f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Interrupt Enable Register  <a href="#aaa099d0b32eedb0042b842e18bea57f4">More...</a><br /></td></tr>
<tr class="separator:aaa099d0b32eedb0042b842e18bea57f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae542dd36ed5c615aeab78677058cb771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ae542dd36ed5c615aeab78677058cb771">REG_MCAN1_ILS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034058U)</td></tr>
<tr class="memdesc:ae542dd36ed5c615aeab78677058cb771"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Interrupt Line Select Register  <a href="#ae542dd36ed5c615aeab78677058cb771">More...</a><br /></td></tr>
<tr class="separator:ae542dd36ed5c615aeab78677058cb771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57864a70729bf73335a91983b24e46f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a57864a70729bf73335a91983b24e46f4">REG_MCAN1_ILE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003405CU)</td></tr>
<tr class="memdesc:a57864a70729bf73335a91983b24e46f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Interrupt Line Enable Register  <a href="#a57864a70729bf73335a91983b24e46f4">More...</a><br /></td></tr>
<tr class="separator:a57864a70729bf73335a91983b24e46f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878c10defdd98a36ff6c8aece121d00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a878c10defdd98a36ff6c8aece121d00a">REG_MCAN1_GFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034080U)</td></tr>
<tr class="memdesc:a878c10defdd98a36ff6c8aece121d00a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Global Filter Configuration Register  <a href="#a878c10defdd98a36ff6c8aece121d00a">More...</a><br /></td></tr>
<tr class="separator:a878c10defdd98a36ff6c8aece121d00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2ce4cdd4021ca5f25a01f52db924c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a7b2ce4cdd4021ca5f25a01f52db924c3">REG_MCAN1_SIDFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034084U)</td></tr>
<tr class="memdesc:a7b2ce4cdd4021ca5f25a01f52db924c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Standard ID Filter Configuration Register  <a href="#a7b2ce4cdd4021ca5f25a01f52db924c3">More...</a><br /></td></tr>
<tr class="separator:a7b2ce4cdd4021ca5f25a01f52db924c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35011ae7e9c3905ffd07aae525efc385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a35011ae7e9c3905ffd07aae525efc385">REG_MCAN1_XIDFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034088U)</td></tr>
<tr class="memdesc:a35011ae7e9c3905ffd07aae525efc385"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Extended ID Filter Configuration Register  <a href="#a35011ae7e9c3905ffd07aae525efc385">More...</a><br /></td></tr>
<tr class="separator:a35011ae7e9c3905ffd07aae525efc385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1252c6d8c7000f7e5a7d2a6b94006c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a1252c6d8c7000f7e5a7d2a6b94006c7b">REG_MCAN1_XIDAM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034090U)</td></tr>
<tr class="memdesc:a1252c6d8c7000f7e5a7d2a6b94006c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Extended ID AND Mask Register  <a href="#a1252c6d8c7000f7e5a7d2a6b94006c7b">More...</a><br /></td></tr>
<tr class="separator:a1252c6d8c7000f7e5a7d2a6b94006c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5176b994e415b01cf5564e05603b7ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a5176b994e415b01cf5564e05603b7ac6">REG_MCAN1_HPMS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034094U)</td></tr>
<tr class="memdesc:a5176b994e415b01cf5564e05603b7ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) High Priority Message Status Register  <a href="#a5176b994e415b01cf5564e05603b7ac6">More...</a><br /></td></tr>
<tr class="separator:a5176b994e415b01cf5564e05603b7ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4e89c04ff97c8f0c2585ccd92ec487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a7b4e89c04ff97c8f0c2585ccd92ec487">REG_MCAN1_NDAT1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034098U)</td></tr>
<tr class="memdesc:a7b4e89c04ff97c8f0c2585ccd92ec487"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) New Data 1 Register  <a href="#a7b4e89c04ff97c8f0c2585ccd92ec487">More...</a><br /></td></tr>
<tr class="separator:a7b4e89c04ff97c8f0c2585ccd92ec487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b664c58f8d15c6add0ae6a299e9d04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a8b664c58f8d15c6add0ae6a299e9d04e">REG_MCAN1_NDAT2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003409CU)</td></tr>
<tr class="memdesc:a8b664c58f8d15c6add0ae6a299e9d04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) New Data 2 Register  <a href="#a8b664c58f8d15c6add0ae6a299e9d04e">More...</a><br /></td></tr>
<tr class="separator:a8b664c58f8d15c6add0ae6a299e9d04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297ebafdce9167a4aae09a727bb5fc93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a297ebafdce9167a4aae09a727bb5fc93">REG_MCAN1_RXF0C</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340A0U)</td></tr>
<tr class="memdesc:a297ebafdce9167a4aae09a727bb5fc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive FIFO 0 Configuration Register  <a href="#a297ebafdce9167a4aae09a727bb5fc93">More...</a><br /></td></tr>
<tr class="separator:a297ebafdce9167a4aae09a727bb5fc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8973cafd92dd81cda339b5c99cd4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#afd8973cafd92dd81cda339b5c99cd4ea">REG_MCAN1_RXF0S</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340A4U)</td></tr>
<tr class="memdesc:afd8973cafd92dd81cda339b5c99cd4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive FIFO 0 Status Register  <a href="#afd8973cafd92dd81cda339b5c99cd4ea">More...</a><br /></td></tr>
<tr class="separator:afd8973cafd92dd81cda339b5c99cd4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5441325e26e316509efbe01bebe5f9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a5441325e26e316509efbe01bebe5f9a2">REG_MCAN1_RXF0A</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340A8U)</td></tr>
<tr class="memdesc:a5441325e26e316509efbe01bebe5f9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive FIFO 0 Acknowledge Register  <a href="#a5441325e26e316509efbe01bebe5f9a2">More...</a><br /></td></tr>
<tr class="separator:a5441325e26e316509efbe01bebe5f9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5e0e8ececd8ef50a4e11dd0072f3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a2e5e0e8ececd8ef50a4e11dd0072f3f2">REG_MCAN1_RXBC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340ACU)</td></tr>
<tr class="memdesc:a2e5e0e8ececd8ef50a4e11dd0072f3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive Rx Buffer Configuration Register  <a href="#a2e5e0e8ececd8ef50a4e11dd0072f3f2">More...</a><br /></td></tr>
<tr class="separator:a2e5e0e8ececd8ef50a4e11dd0072f3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcefeeff534bd4e280ff6987d89b460a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#adcefeeff534bd4e280ff6987d89b460a">REG_MCAN1_RXF1C</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340B0U)</td></tr>
<tr class="memdesc:adcefeeff534bd4e280ff6987d89b460a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive FIFO 1 Configuration Register  <a href="#adcefeeff534bd4e280ff6987d89b460a">More...</a><br /></td></tr>
<tr class="separator:adcefeeff534bd4e280ff6987d89b460a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4c9a5bae30866feec82e965adbbd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a2e4c9a5bae30866feec82e965adbbd34">REG_MCAN1_RXF1S</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340B4U)</td></tr>
<tr class="memdesc:a2e4c9a5bae30866feec82e965adbbd34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive FIFO 1 Status Register  <a href="#a2e4c9a5bae30866feec82e965adbbd34">More...</a><br /></td></tr>
<tr class="separator:a2e4c9a5bae30866feec82e965adbbd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73653d22fbe698a394d0b58e10bd62c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a73653d22fbe698a394d0b58e10bd62c4">REG_MCAN1_RXF1A</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340B8U)</td></tr>
<tr class="memdesc:a73653d22fbe698a394d0b58e10bd62c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive FIFO 1 Acknowledge Register  <a href="#a73653d22fbe698a394d0b58e10bd62c4">More...</a><br /></td></tr>
<tr class="separator:a73653d22fbe698a394d0b58e10bd62c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446f0e1a75eca3582f230721b3b9fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a446f0e1a75eca3582f230721b3b9fdef">REG_MCAN1_RXESC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340BCU)</td></tr>
<tr class="memdesc:a446f0e1a75eca3582f230721b3b9fdef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Receive Buffer / FIFO Element Size Configuration Register  <a href="#a446f0e1a75eca3582f230721b3b9fdef">More...</a><br /></td></tr>
<tr class="separator:a446f0e1a75eca3582f230721b3b9fdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96268f8fedf1da8b9ce548936a184c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a96268f8fedf1da8b9ce548936a184c83">REG_MCAN1_TXBC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340C0U)</td></tr>
<tr class="memdesc:a96268f8fedf1da8b9ce548936a184c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Configuration Register  <a href="#a96268f8fedf1da8b9ce548936a184c83">More...</a><br /></td></tr>
<tr class="separator:a96268f8fedf1da8b9ce548936a184c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf6bb30f4488209a472f9c627ed2c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a1cf6bb30f4488209a472f9c627ed2c80">REG_MCAN1_TXFQS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340C4U)</td></tr>
<tr class="memdesc:a1cf6bb30f4488209a472f9c627ed2c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit FIFO/Queue Status Register  <a href="#a1cf6bb30f4488209a472f9c627ed2c80">More...</a><br /></td></tr>
<tr class="separator:a1cf6bb30f4488209a472f9c627ed2c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af097d397160f0e74600f70ae0aa9e16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#af097d397160f0e74600f70ae0aa9e16b">REG_MCAN1_TXESC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340C8U)</td></tr>
<tr class="memdesc:af097d397160f0e74600f70ae0aa9e16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Element Size Configuration Register  <a href="#af097d397160f0e74600f70ae0aa9e16b">More...</a><br /></td></tr>
<tr class="separator:af097d397160f0e74600f70ae0aa9e16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce485769bd1ca451ce9df2878045684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a4ce485769bd1ca451ce9df2878045684">REG_MCAN1_TXBRP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340CCU)</td></tr>
<tr class="memdesc:a4ce485769bd1ca451ce9df2878045684"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Request Pending Register  <a href="#a4ce485769bd1ca451ce9df2878045684">More...</a><br /></td></tr>
<tr class="separator:a4ce485769bd1ca451ce9df2878045684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369f82d3462af315781bbb6918de7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ab369f82d3462af315781bbb6918de7a1">REG_MCAN1_TXBAR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340D0U)</td></tr>
<tr class="memdesc:ab369f82d3462af315781bbb6918de7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Add Request Register  <a href="#ab369f82d3462af315781bbb6918de7a1">More...</a><br /></td></tr>
<tr class="separator:ab369f82d3462af315781bbb6918de7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aad4f0786ab4645f4f09e2eaa51a843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a5aad4f0786ab4645f4f09e2eaa51a843">REG_MCAN1_TXBCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340D4U)</td></tr>
<tr class="memdesc:a5aad4f0786ab4645f4f09e2eaa51a843"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Cancellation Request Register  <a href="#a5aad4f0786ab4645f4f09e2eaa51a843">More...</a><br /></td></tr>
<tr class="separator:a5aad4f0786ab4645f4f09e2eaa51a843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9796aaab0f7648a028bcd36b67f395e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a9796aaab0f7648a028bcd36b67f395e0">REG_MCAN1_TXBTO</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340D8U)</td></tr>
<tr class="memdesc:a9796aaab0f7648a028bcd36b67f395e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Transmission Occurred Register  <a href="#a9796aaab0f7648a028bcd36b67f395e0">More...</a><br /></td></tr>
<tr class="separator:a9796aaab0f7648a028bcd36b67f395e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82dd30f4b6059e90cbf07a90e4e274c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ab82dd30f4b6059e90cbf07a90e4e274c">REG_MCAN1_TXBCF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340DCU)</td></tr>
<tr class="memdesc:ab82dd30f4b6059e90cbf07a90e4e274c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Cancellation Finished Register  <a href="#ab82dd30f4b6059e90cbf07a90e4e274c">More...</a><br /></td></tr>
<tr class="separator:ab82dd30f4b6059e90cbf07a90e4e274c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f78157e201a4a24ed306fa5d93fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a90f78157e201a4a24ed306fa5d93fdf5">REG_MCAN1_TXBTIE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340E0U)</td></tr>
<tr class="memdesc:a90f78157e201a4a24ed306fa5d93fdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Transmission Interrupt Enable Register  <a href="#a90f78157e201a4a24ed306fa5d93fdf5">More...</a><br /></td></tr>
<tr class="separator:a90f78157e201a4a24ed306fa5d93fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01b9775320bbc23bc46b2420d82cb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ad01b9775320bbc23bc46b2420d82cb62">REG_MCAN1_TXBCIE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340E4U)</td></tr>
<tr class="memdesc:ad01b9775320bbc23bc46b2420d82cb62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Buffer Cancellation Finished Interrupt Enable Register  <a href="#ad01b9775320bbc23bc46b2420d82cb62">More...</a><br /></td></tr>
<tr class="separator:ad01b9775320bbc23bc46b2420d82cb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57393ea43ffd8c350a858359102a64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#ae57393ea43ffd8c350a858359102a64c">REG_MCAN1_TXEFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340F0U)</td></tr>
<tr class="memdesc:ae57393ea43ffd8c350a858359102a64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Event FIFO Configuration Register  <a href="#ae57393ea43ffd8c350a858359102a64c">More...</a><br /></td></tr>
<tr class="separator:ae57393ea43ffd8c350a858359102a64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a848b6b540646173fcc88e77f9ff0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a39a848b6b540646173fcc88e77f9ff0e">REG_MCAN1_TXEFS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340F4U)</td></tr>
<tr class="memdesc:a39a848b6b540646173fcc88e77f9ff0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Event FIFO Status Register  <a href="#a39a848b6b540646173fcc88e77f9ff0e">More...</a><br /></td></tr>
<tr class="separator:a39a848b6b540646173fcc88e77f9ff0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a493f6b6fc384d24e362a135972b5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__mcan1_8h.xhtml#a8a493f6b6fc384d24e362a135972b5b5">REG_MCAN1_TXEFA</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340F8U)</td></tr>
<tr class="memdesc:a8a493f6b6fc384d24e362a135972b5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN1) Transmit Event FIFO Acknowledge Register  <a href="#a8a493f6b6fc384d24e362a135972b5b5">More...</a><br /></td></tr>
<tr class="separator:a8a493f6b6fc384d24e362a135972b5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a45e3e80da601e6504f76d1e2a43eaa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e3e80da601e6504f76d1e2a43eaa82">&sect;&nbsp;</a></span>REG_MCAN1_BTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_BTP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Bit Timing and Prescaler Register </p>

</div>
</div>
<a id="a45e62bbb4693043c96b6c9b84ca8f526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e62bbb4693043c96b6c9b84ca8f526">&sect;&nbsp;</a></span>REG_MCAN1_CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_CCCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) CC Control Register </p>

</div>
</div>
<a id="a6ae07131ac71dd7e4a82a99ddc31f500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae07131ac71dd7e4a82a99ddc31f500">&sect;&nbsp;</a></span>REG_MCAN1_CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_CREL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Core Release Register </p>

</div>
</div>
<a id="a34a673ee73933cef0b0e0bc0110a661f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a673ee73933cef0b0e0bc0110a661f">&sect;&nbsp;</a></span>REG_MCAN1_CUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_CUST&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Customer Register </p>

</div>
</div>
<a id="a4e1ae63aafa74484f44fb15843751305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1ae63aafa74484f44fb15843751305">&sect;&nbsp;</a></span>REG_MCAN1_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_ECR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Error Counter Register </p>

</div>
</div>
<a id="ac79d830d83252996f29ebda8e20532cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79d830d83252996f29ebda8e20532cf">&sect;&nbsp;</a></span>REG_MCAN1_ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_ENDN&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Endian Register </p>

</div>
</div>
<a id="a7226520b301cf080a945ddd2be8a3b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7226520b301cf080a945ddd2be8a3b84">&sect;&nbsp;</a></span>REG_MCAN1_FBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_FBTP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Fast Bit Timing and Prescaler Register </p>

</div>
</div>
<a id="a878c10defdd98a36ff6c8aece121d00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a878c10defdd98a36ff6c8aece121d00a">&sect;&nbsp;</a></span>REG_MCAN1_GFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_GFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Global Filter Configuration Register </p>

</div>
</div>
<a id="a5176b994e415b01cf5564e05603b7ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5176b994e415b01cf5564e05603b7ac6">&sect;&nbsp;</a></span>REG_MCAN1_HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_HPMS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) High Priority Message Status Register </p>

</div>
</div>
<a id="aaa099d0b32eedb0042b842e18bea57f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa099d0b32eedb0042b842e18bea57f4">&sect;&nbsp;</a></span>REG_MCAN1_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_IE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Interrupt Enable Register </p>

</div>
</div>
<a id="a57864a70729bf73335a91983b24e46f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57864a70729bf73335a91983b24e46f4">&sect;&nbsp;</a></span>REG_MCAN1_ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_ILE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003405CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Interrupt Line Enable Register </p>

</div>
</div>
<a id="ae542dd36ed5c615aeab78677058cb771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae542dd36ed5c615aeab78677058cb771">&sect;&nbsp;</a></span>REG_MCAN1_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_ILS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Interrupt Line Select Register </p>

</div>
</div>
<a id="ae47268537a96b89b32ef0998140ec4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47268537a96b89b32ef0998140ec4fe">&sect;&nbsp;</a></span>REG_MCAN1_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_IR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Interrupt Register </p>

</div>
</div>
<a id="a7b4e89c04ff97c8f0c2585ccd92ec487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4e89c04ff97c8f0c2585ccd92ec487">&sect;&nbsp;</a></span>REG_MCAN1_NDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_NDAT1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) New Data 1 Register </p>

</div>
</div>
<a id="a8b664c58f8d15c6add0ae6a299e9d04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b664c58f8d15c6add0ae6a299e9d04e">&sect;&nbsp;</a></span>REG_MCAN1_NDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_NDAT2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003409CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) New Data 2 Register </p>

</div>
</div>
<a id="a24d7b80fb8a88b1069afc11117de13d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d7b80fb8a88b1069afc11117de13d9">&sect;&nbsp;</a></span>REG_MCAN1_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_PSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Protocol Status Register </p>

</div>
</div>
<a id="a2decd735241fe624607e7ee2fdf9bfcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2decd735241fe624607e7ee2fdf9bfcb">&sect;&nbsp;</a></span>REG_MCAN1_RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RWD&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) RAM Watchdog Register </p>

</div>
</div>
<a id="a2e5e0e8ececd8ef50a4e11dd0072f3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5e0e8ececd8ef50a4e11dd0072f3f2">&sect;&nbsp;</a></span>REG_MCAN1_RXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXBC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive Rx Buffer Configuration Register </p>

</div>
</div>
<a id="a446f0e1a75eca3582f230721b3b9fdef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446f0e1a75eca3582f230721b3b9fdef">&sect;&nbsp;</a></span>REG_MCAN1_RXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXESC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive Buffer / FIFO Element Size Configuration Register </p>

</div>
</div>
<a id="a5441325e26e316509efbe01bebe5f9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5441325e26e316509efbe01bebe5f9a2">&sect;&nbsp;</a></span>REG_MCAN1_RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXF0A&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive FIFO 0 Acknowledge Register </p>

</div>
</div>
<a id="a297ebafdce9167a4aae09a727bb5fc93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297ebafdce9167a4aae09a727bb5fc93">&sect;&nbsp;</a></span>REG_MCAN1_RXF0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXF0C&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive FIFO 0 Configuration Register </p>

</div>
</div>
<a id="afd8973cafd92dd81cda339b5c99cd4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8973cafd92dd81cda339b5c99cd4ea">&sect;&nbsp;</a></span>REG_MCAN1_RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXF0S&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive FIFO 0 Status Register </p>

</div>
</div>
<a id="a73653d22fbe698a394d0b58e10bd62c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73653d22fbe698a394d0b58e10bd62c4">&sect;&nbsp;</a></span>REG_MCAN1_RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXF1A&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive FIFO 1 Acknowledge Register </p>

</div>
</div>
<a id="adcefeeff534bd4e280ff6987d89b460a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcefeeff534bd4e280ff6987d89b460a">&sect;&nbsp;</a></span>REG_MCAN1_RXF1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXF1C&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive FIFO 1 Configuration Register </p>

</div>
</div>
<a id="a2e4c9a5bae30866feec82e965adbbd34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4c9a5bae30866feec82e965adbbd34">&sect;&nbsp;</a></span>REG_MCAN1_RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_RXF1S&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Receive FIFO 1 Status Register </p>

</div>
</div>
<a id="a7b2ce4cdd4021ca5f25a01f52db924c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2ce4cdd4021ca5f25a01f52db924c3">&sect;&nbsp;</a></span>REG_MCAN1_SIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_SIDFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Standard ID Filter Configuration Register </p>

</div>
</div>
<a id="af79c70588c8efed52ec1940aea20f30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79c70588c8efed52ec1940aea20f30a">&sect;&nbsp;</a></span>REG_MCAN1_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TEST&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Test Register </p>

</div>
</div>
<a id="a86a72b2c40ac39cb7e4ba8aad370da60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a72b2c40ac39cb7e4ba8aad370da60">&sect;&nbsp;</a></span>REG_MCAN1_TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TOCC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Timeout Counter Configuration Register </p>

</div>
</div>
<a id="a90101905faad7838aae10874ac1a056d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90101905faad7838aae10874ac1a056d">&sect;&nbsp;</a></span>REG_MCAN1_TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TOCV&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Timeout Counter Value Register </p>

</div>
</div>
<a id="a637d041ace46099683413973144c3b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637d041ace46099683413973144c3b3c">&sect;&nbsp;</a></span>REG_MCAN1_TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TSCC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Timestamp Counter Configuration Register </p>

</div>
</div>
<a id="a64cf389d5f44ad9b0c3750ea71611fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64cf389d5f44ad9b0c3750ea71611fa2">&sect;&nbsp;</a></span>REG_MCAN1_TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TSCV&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Timestamp Counter Value Register </p>

</div>
</div>
<a id="ab369f82d3462af315781bbb6918de7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369f82d3462af315781bbb6918de7a1">&sect;&nbsp;</a></span>REG_MCAN1_TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBAR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Add Request Register </p>

</div>
</div>
<a id="a96268f8fedf1da8b9ce548936a184c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96268f8fedf1da8b9ce548936a184c83">&sect;&nbsp;</a></span>REG_MCAN1_TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Configuration Register </p>

</div>
</div>
<a id="ab82dd30f4b6059e90cbf07a90e4e274c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82dd30f4b6059e90cbf07a90e4e274c">&sect;&nbsp;</a></span>REG_MCAN1_TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBCF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Cancellation Finished Register </p>

</div>
</div>
<a id="ad01b9775320bbc23bc46b2420d82cb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01b9775320bbc23bc46b2420d82cb62">&sect;&nbsp;</a></span>REG_MCAN1_TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBCIE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Cancellation Finished Interrupt Enable Register </p>

</div>
</div>
<a id="a5aad4f0786ab4645f4f09e2eaa51a843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aad4f0786ab4645f4f09e2eaa51a843">&sect;&nbsp;</a></span>REG_MCAN1_TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Cancellation Request Register </p>

</div>
</div>
<a id="a4ce485769bd1ca451ce9df2878045684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce485769bd1ca451ce9df2878045684">&sect;&nbsp;</a></span>REG_MCAN1_TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBRP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Request Pending Register </p>

</div>
</div>
<a id="a90f78157e201a4a24ed306fa5d93fdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f78157e201a4a24ed306fa5d93fdf5">&sect;&nbsp;</a></span>REG_MCAN1_TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBTIE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Transmission Interrupt Enable Register </p>

</div>
</div>
<a id="a9796aaab0f7648a028bcd36b67f395e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9796aaab0f7648a028bcd36b67f395e0">&sect;&nbsp;</a></span>REG_MCAN1_TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXBTO&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Transmission Occurred Register </p>

</div>
</div>
<a id="a8a493f6b6fc384d24e362a135972b5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a493f6b6fc384d24e362a135972b5b5">&sect;&nbsp;</a></span>REG_MCAN1_TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXEFA&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Event FIFO Acknowledge Register </p>

</div>
</div>
<a id="ae57393ea43ffd8c350a858359102a64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57393ea43ffd8c350a858359102a64c">&sect;&nbsp;</a></span>REG_MCAN1_TXEFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXEFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Event FIFO Configuration Register </p>

</div>
</div>
<a id="a39a848b6b540646173fcc88e77f9ff0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a848b6b540646173fcc88e77f9ff0e">&sect;&nbsp;</a></span>REG_MCAN1_TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXEFS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Event FIFO Status Register </p>

</div>
</div>
<a id="af097d397160f0e74600f70ae0aa9e16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af097d397160f0e74600f70ae0aa9e16b">&sect;&nbsp;</a></span>REG_MCAN1_TXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXESC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400340C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit Buffer Element Size Configuration Register </p>

</div>
</div>
<a id="a1cf6bb30f4488209a472f9c627ed2c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf6bb30f4488209a472f9c627ed2c80">&sect;&nbsp;</a></span>REG_MCAN1_TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_TXFQS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400340C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Transmit FIFO/Queue Status Register </p>

</div>
</div>
<a id="a1252c6d8c7000f7e5a7d2a6b94006c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1252c6d8c7000f7e5a7d2a6b94006c7b">&sect;&nbsp;</a></span>REG_MCAN1_XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_XIDAM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Extended ID AND Mask Register </p>

</div>
</div>
<a id="a35011ae7e9c3905ffd07aae525efc385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35011ae7e9c3905ffd07aae525efc385">&sect;&nbsp;</a></span>REG_MCAN1_XIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN1_XIDFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN1) Extended ID Filter Configuration Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
