<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Simultaneous Memory Operations</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part406.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part408.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark529">&zwnj;</a>Simultaneous Memory Operations</h3><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="106" alt="image" src="Image_516.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:78.6pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Clearing the memory array (<span class="s45">clear_enable=1 </span>and <span class="s45">outreg_rstn=0</span>) should be considered the same as a write for the purposes of simultaneous memory operations. As a result, a read of any memory location can return invalid values if it occurs within a single <span class="s45">wrclk </span>period from the end of the clear operation.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Memory operations may be performed simultaneously from both sides of the memory. However, there is a restriction regarding memory collisions. A memory collision is defined as the condition where both of the ports access the same memory location(s) within the same clock cycle (both ports connected to the same clock), or within a fixed time window (if each port is connected to a different clock or if <span class="s17">outreg_en=0 </span>and the memory is operating as a combinatoral output). If one of the ports is writing to an address while the other port is reading from the same address, the write operation occurs, and the read data is invalid. The data may be reliably read on the next cycle if there is no longer a write collision.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part406.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part408.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
