

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_126_5'
================================================================
* Date:           Mon Jan 13 00:09:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.268 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_126_5  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln14_5_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln14_5"   --->   Operation 7 'read' 'zext_ln14_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_127_6"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7 = load i13 %i" [DATAMemory.cpp:8->Crypto.cpp:131]   --->   Operation 10 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.67ns)   --->   "%icmp_ln126 = icmp_eq  i13 %i_7, i13 4096" [Crypto.cpp:126]   --->   Operation 12 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%add_ln126 = add i13 %i_7, i13 1" [Crypto.cpp:126]   --->   Operation 13 'add' 'add_ln126' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %VITIS_LOOP_127_6.split, void %sw.epilog.loopexit2.exitStub" [Crypto.cpp:126]   --->   Operation 14 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_7_cast = zext i13 %i_7" [DATAMemory.cpp:8->Crypto.cpp:131]   --->   Operation 15 'zext' 'i_7_cast' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%add_ln8 = add i13 %zext_ln14_5_read, i13 %i_7" [DATAMemory.cpp:8->Crypto.cpp:131]   --->   Operation 16 'add' 'add_ln8' <Predicate = (!icmp_ln126)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_7_cast" [Crypto.cpp:128]   --->   Operation 17 'getelementptr' 'DataTemp_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:128]   --->   Operation 18 'load' 'DataTemp_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln126 = store i13 %add_ln126, i13 %i" [Crypto.cpp:126]   --->   Operation 19 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:128]   --->   Operation 20 'load' 'DataTemp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i13 %add_ln8" [DATAMemory.cpp:8->Crypto.cpp:131]   --->   Operation 21 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_ram_0_addr = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln8" [DATAMemory.cpp:8->Crypto.cpp:131]   --->   Operation 22 'getelementptr' 'data_ram_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:126]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Crypto.cpp:126]   --->   Operation 24 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %DataTemp_load, i13 %data_ram_0_addr" [DATAMemory.cpp:8->Crypto.cpp:131]   --->   Operation 25 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln126 = br void %VITIS_LOOP_127_6" [Crypto.cpp:126]   --->   Operation 26 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', DATAMemory.cpp:8->Crypto.cpp:131) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln126', Crypto.cpp:126) [12]  (1.679 ns)
	'store' operation ('store_ln126', Crypto.cpp:126) of variable 'add_ln126', Crypto.cpp:126 on local variable 'i' [24]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('DataTemp_load', Crypto.cpp:128) on array 'DataTemp' [22]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('data_ram_0_addr', DATAMemory.cpp:8->Crypto.cpp:131) [18]  (0.000 ns)
	'store' operation ('store_ln8', DATAMemory.cpp:8->Crypto.cpp:131) of variable 'DataTemp_load', Crypto.cpp:128 on array 'data_ram_0' [23]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
