Information: Updating design information... (UID-85)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
 
****************************************
Report : power
        -analysis_effort high
Design : aes128keyWrapper
Version: O-2018.06-SP5
Date   : Tue Apr 20 16:46:00 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)


Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
aes128keyWrapper       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 519.3842 uW   (50%)
  Net Switching Power  = 510.9904 uW   (50%)
                         ---------
Total Dynamic Power    =   1.0304 mW  (100%)

Cell Leakage Power     = 250.3263 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential       293.9056           43.4223        3.4778e+04          372.1056  (  29.05%)
combinational    225.4792          467.5679        2.1555e+05          908.5974  (  70.95%)
--------------------------------------------------------------------------------------------------
Total            519.3848 uW       510.9902 uW     2.5033e+05 nW     1.2807e+03 uW
1
Information: Updating design information... (UID-85)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
 
****************************************
Report : power
        -analysis_effort high
Design : aes128keyWrapper
Version: O-2018.06-SP5
Date   : Tue Apr 20 16:52:13 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)


Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
aes128keyWrapper       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 519.3842 uW   (50%)
  Net Switching Power  = 510.9904 uW   (50%)
                         ---------
Total Dynamic Power    =   1.0304 mW  (100%)

Cell Leakage Power     = 250.3263 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential       293.9056           43.4223        3.4778e+04          372.1056  (  29.05%)
combinational    225.4792          467.5679        2.1555e+05          908.5974  (  70.95%)
--------------------------------------------------------------------------------------------------
Total            519.3848 uW       510.9902 uW     2.5033e+05 nW     1.2807e+03 uW
1
