INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:16:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.620ns period=7.240ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.620ns period=7.240ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.240ns  (clk rise@7.240ns - clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.232ns (33.515%)  route 4.428ns (66.485%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.723 - 7.240 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2794, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X34Y73         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/Q
                         net (fo=51, routed)          0.441     1.165    lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.043     1.208 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.208    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.459 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.459    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.508 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.515    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.660 f  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.335     1.994    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4_n_4
    SLICE_X30Y74         LUT4 (Prop_lut4_I2_O)        0.120     2.114 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_7/O
                         net (fo=1, routed)           0.341     2.455    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/p_0_in
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.043     2.498 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_2__0/O
                         net (fo=3, routed)           0.096     2.594    control_merge1/fork_valid/generateBlocks[1].regblock/lsq2_ldData_0_valid
    SLICE_X30Y74         LUT5 (Prop_lut5_I2_O)        0.043     2.637 r  control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_i_3__2/O
                         net (fo=72, routed)          0.473     3.110    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.043     3.153 f  control_merge1/fork_valid/generateBlocks[1].regblock/ltOp_carry__1_i_10/O
                         net (fo=7, routed)           0.381     3.534    control_merge1/fork_valid/generateBlocks[1].regblock/dataReg_reg[23]
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.043     3.577 f  control_merge1/fork_valid/generateBlocks[1].regblock/level4_c1[25]_i_10/O
                         net (fo=3, routed)           0.366     3.943    control_merge1/fork_valid/generateBlocks[1].regblock/level4_c1[25]_i_10_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.043     3.986 r  control_merge1/fork_valid/generateBlocks[1].regblock/ltOp_carry_i_9/O
                         net (fo=14, routed)          0.520     4.506    control_merge1/fork_valid/generateBlocks[1].regblock/addf0/ieee2nfloat_0/sfracX1__0
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.043     4.549 r  control_merge1/fork_valid/generateBlocks[1].regblock/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.188     4.737    addf0/operator/DI[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.979 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.979    addf0/operator/ltOp_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.028 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     5.035    addf0/operator/ltOp_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.084 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.084    addf0/operator/ltOp_carry__1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.133 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.133    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.260 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.340     5.600    control_merge1/fork_valid/generateBlocks[1].regblock/CO[0]
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.136     5.736 r  control_merge1/fork_valid/generateBlocks[1].regblock/i__carry__0_i_2/O
                         net (fo=1, routed)           0.262     5.998    addf0/operator/p_1_in[5]
    SLICE_X35Y79         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.337     6.335 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.263     6.597    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.118     6.715 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.109     6.825    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.043     6.868 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.300     7.168    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X34Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.240     7.240 r  
                                                      0.000     7.240 r  clk (IN)
                         net (fo=2794, unset)         0.483     7.723    addf0/operator/RightShifterComponent/clk
    SLICE_X34Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.723    
                         clock uncertainty           -0.035     7.687    
    SLICE_X34Y78         FDRE (Setup_fdre_C_R)       -0.295     7.392    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.392    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.225    




