
L476_blink_2023_IT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f18  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080010a0  080010a0  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080010a0  080010a0  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080010a0  080010a0  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080010a0  080010a0  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010a0  080010a0  000110a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080010a4  080010a4  000110a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080010a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000008  080010b0  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  080010b0  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   000037a7  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a0d  00000000  00000000  000237df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f0  00000000  00000000  000241f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000388  00000000  00000000  000245e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e79f  00000000  00000000  00024968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003055  00000000  00000000  00043107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000abad1  00000000  00000000  0004615c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1c2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e74  00000000  00000000  000f1c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001088 	.word	0x08001088

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08001088 	.word	0x08001088

080001c8 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80001cc:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <LL_RCC_LSE_Enable+0x20>)
 80001ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80001d2:	4a05      	ldr	r2, [pc, #20]	; (80001e8 <LL_RCC_LSE_Enable+0x20>)
 80001d4:	f043 0301 	orr.w	r3, r3, #1
 80001d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80001dc:	bf00      	nop
 80001de:	46bd      	mov	sp, r7
 80001e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	40021000 	.word	0x40021000

080001ec <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80001f0:	4b07      	ldr	r3, [pc, #28]	; (8000210 <LL_RCC_LSE_IsReady+0x24>)
 80001f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80001f6:	f003 0302 	and.w	r3, r3, #2
 80001fa:	2b02      	cmp	r3, #2
 80001fc:	d101      	bne.n	8000202 <LL_RCC_LSE_IsReady+0x16>
 80001fe:	2301      	movs	r3, #1
 8000200:	e000      	b.n	8000204 <LL_RCC_LSE_IsReady+0x18>
 8000202:	2300      	movs	r3, #0
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	40021000 	.word	0x40021000

08000214 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000218:	4b06      	ldr	r3, [pc, #24]	; (8000234 <LL_RCC_LSI_Enable+0x20>)
 800021a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800021e:	4a05      	ldr	r2, [pc, #20]	; (8000234 <LL_RCC_LSI_Enable+0x20>)
 8000220:	f043 0301 	orr.w	r3, r3, #1
 8000224:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8000228:	bf00      	nop
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	40021000 	.word	0x40021000

08000238 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
 800023c:	4b07      	ldr	r3, [pc, #28]	; (800025c <LL_RCC_LSI_IsReady+0x24>)
 800023e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000242:	f003 0302 	and.w	r3, r3, #2
 8000246:	2b02      	cmp	r3, #2
 8000248:	d101      	bne.n	800024e <LL_RCC_LSI_IsReady+0x16>
 800024a:	2301      	movs	r3, #1
 800024c:	e000      	b.n	8000250 <LL_RCC_LSI_IsReady+0x18>
 800024e:	2300      	movs	r3, #0
}
 8000250:	4618      	mov	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	40021000 	.word	0x40021000

08000260 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000264:	4b05      	ldr	r3, [pc, #20]	; (800027c <LL_RCC_MSI_Enable+0x1c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a04      	ldr	r2, [pc, #16]	; (800027c <LL_RCC_MSI_Enable+0x1c>)
 800026a:	f043 0301 	orr.w	r3, r3, #1
 800026e:	6013      	str	r3, [r2, #0]
}
 8000270:	bf00      	nop
 8000272:	46bd      	mov	sp, r7
 8000274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop
 800027c:	40021000 	.word	0x40021000

08000280 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000284:	4b06      	ldr	r3, [pc, #24]	; (80002a0 <LL_RCC_MSI_IsReady+0x20>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	f003 0302 	and.w	r3, r3, #2
 800028c:	2b02      	cmp	r3, #2
 800028e:	d101      	bne.n	8000294 <LL_RCC_MSI_IsReady+0x14>
 8000290:	2301      	movs	r3, #1
 8000292:	e000      	b.n	8000296 <LL_RCC_MSI_IsReady+0x16>
 8000294:	2300      	movs	r3, #0
}
 8000296:	4618      	mov	r0, r3
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr
 80002a0:	40021000 	.word	0x40021000

080002a4 <LL_RCC_MSI_EnableRangeSelection>:
  *       MSISRANGE
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 80002a8:	4b05      	ldr	r3, [pc, #20]	; (80002c0 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a04      	ldr	r2, [pc, #16]	; (80002c0 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80002ae:	f043 0308 	orr.w	r3, r3, #8
 80002b2:	6013      	str	r3, [r2, #0]
}
 80002b4:	bf00      	nop
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	40021000 	.word	0x40021000

080002c4 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80002cc:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <LL_RCC_MSI_SetRange+0x24>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80002d4:	4904      	ldr	r1, [pc, #16]	; (80002e8 <LL_RCC_MSI_SetRange+0x24>)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	4313      	orrs	r3, r2
 80002da:	600b      	str	r3, [r1, #0]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr
 80002e8:	40021000 	.word	0x40021000

080002ec <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80002f4:	4b07      	ldr	r3, [pc, #28]	; (8000314 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 80002f6:	685b      	ldr	r3, [r3, #4]
 80002f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	021b      	lsls	r3, r3, #8
 8000300:	4904      	ldr	r1, [pc, #16]	; (8000314 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 8000302:	4313      	orrs	r3, r2
 8000304:	604b      	str	r3, [r1, #4]
}
 8000306:	bf00      	nop
 8000308:	370c      	adds	r7, #12
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40021000 	.word	0x40021000

08000318 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <LL_RCC_SetSysClkSource+0x24>)
 8000322:	689b      	ldr	r3, [r3, #8]
 8000324:	f023 0203 	bic.w	r2, r3, #3
 8000328:	4904      	ldr	r1, [pc, #16]	; (800033c <LL_RCC_SetSysClkSource+0x24>)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4313      	orrs	r3, r2
 800032e:	608b      	str	r3, [r1, #8]
}
 8000330:	bf00      	nop
 8000332:	370c      	adds	r7, #12
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	40021000 	.word	0x40021000

08000340 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000344:	4b04      	ldr	r3, [pc, #16]	; (8000358 <LL_RCC_GetSysClkSource+0x18>)
 8000346:	689b      	ldr	r3, [r3, #8]
 8000348:	f003 030c 	and.w	r3, r3, #12
}
 800034c:	4618      	mov	r0, r3
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40021000 	.word	0x40021000

0800035c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <LL_RCC_SetAHBPrescaler+0x24>)
 8000366:	689b      	ldr	r3, [r3, #8]
 8000368:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800036c:	4904      	ldr	r1, [pc, #16]	; (8000380 <LL_RCC_SetAHBPrescaler+0x24>)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4313      	orrs	r3, r2
 8000372:	608b      	str	r3, [r1, #8]
}
 8000374:	bf00      	nop
 8000376:	370c      	adds	r7, #12
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr
 8000380:	40021000 	.word	0x40021000

08000384 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800038c:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <LL_RCC_SetAPB1Prescaler+0x24>)
 800038e:	689b      	ldr	r3, [r3, #8]
 8000390:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000394:	4904      	ldr	r1, [pc, #16]	; (80003a8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	4313      	orrs	r3, r2
 800039a:	608b      	str	r3, [r1, #8]
}
 800039c:	bf00      	nop
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a6:	4770      	bx	lr
 80003a8:	40021000 	.word	0x40021000

080003ac <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80003b4:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80003b6:	689b      	ldr	r3, [r3, #8]
 80003b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80003bc:	4904      	ldr	r1, [pc, #16]	; (80003d0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4313      	orrs	r3, r2
 80003c2:	608b      	str	r3, [r1, #8]
}
 80003c4:	bf00      	nop
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr
 80003d0:	40021000 	.word	0x40021000

080003d4 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80003dc:	4b07      	ldr	r3, [pc, #28]	; (80003fc <LL_RCC_SetRTCClockSource+0x28>)
 80003de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80003e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80003e6:	4905      	ldr	r1, [pc, #20]	; (80003fc <LL_RCC_SetRTCClockSource+0x28>)
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4313      	orrs	r3, r2
 80003ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr
 80003fc:	40021000 	.word	0x40021000

08000400 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <LL_RCC_EnableRTC+0x20>)
 8000406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800040a:	4a05      	ldr	r2, [pc, #20]	; (8000420 <LL_RCC_EnableRTC+0x20>)
 800040c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000

08000424 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8000428:	4b06      	ldr	r3, [pc, #24]	; (8000444 <LL_RCC_ForceBackupDomainReset+0x20>)
 800042a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800042e:	4a05      	ldr	r2, [pc, #20]	; (8000444 <LL_RCC_ForceBackupDomainReset+0x20>)
 8000430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000434:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000438:	bf00      	nop
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000

08000448 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800044c:	4b06      	ldr	r3, [pc, #24]	; (8000468 <LL_RCC_ReleaseBackupDomainReset+0x20>)
 800044e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000452:	4a05      	ldr	r2, [pc, #20]	; (8000468 <LL_RCC_ReleaseBackupDomainReset+0x20>)
 8000454:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	40021000 	.word	0x40021000

0800046c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000470:	4b05      	ldr	r3, [pc, #20]	; (8000488 <LL_RCC_PLL_Enable+0x1c>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a04      	ldr	r2, [pc, #16]	; (8000488 <LL_RCC_PLL_Enable+0x1c>)
 8000476:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800047a:	6013      	str	r3, [r2, #0]
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	40021000 	.word	0x40021000

0800048c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000490:	4b07      	ldr	r3, [pc, #28]	; (80004b0 <LL_RCC_PLL_IsReady+0x24>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000498:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800049c:	d101      	bne.n	80004a2 <LL_RCC_PLL_IsReady+0x16>
 800049e:	2301      	movs	r3, #1
 80004a0:	e000      	b.n	80004a4 <LL_RCC_PLL_IsReady+0x18>
 80004a2:	2300      	movs	r3, #0
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000

080004b4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	60f8      	str	r0, [r7, #12]
 80004bc:	60b9      	str	r1, [r7, #8]
 80004be:	607a      	str	r2, [r7, #4]
 80004c0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80004c2:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004c4:	68da      	ldr	r2, [r3, #12]
 80004c6:	4b0a      	ldr	r3, [pc, #40]	; (80004f0 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80004c8:	4013      	ands	r3, r2
 80004ca:	68f9      	ldr	r1, [r7, #12]
 80004cc:	68ba      	ldr	r2, [r7, #8]
 80004ce:	4311      	orrs	r1, r2
 80004d0:	687a      	ldr	r2, [r7, #4]
 80004d2:	0212      	lsls	r2, r2, #8
 80004d4:	4311      	orrs	r1, r2
 80004d6:	683a      	ldr	r2, [r7, #0]
 80004d8:	430a      	orrs	r2, r1
 80004da:	4904      	ldr	r1, [pc, #16]	; (80004ec <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004dc:	4313      	orrs	r3, r2
 80004de:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80004e0:	bf00      	nop
 80004e2:	3714      	adds	r7, #20
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr
 80004ec:	40021000 	.word	0x40021000
 80004f0:	f9ff808c 	.word	0xf9ff808c

080004f4 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80004f8:	4b05      	ldr	r3, [pc, #20]	; (8000510 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	4a04      	ldr	r2, [pc, #16]	; (8000510 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000502:	60d3      	str	r3, [r2, #12]
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40021000 	.word	0x40021000

08000514 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000524:	4904      	ldr	r1, [pc, #16]	; (8000538 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4313      	orrs	r3, r2
 800052a:	600b      	str	r3, [r1, #0]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40007000 	.word	0x40007000

0800053c <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <LL_PWR_EnableBkUpAccess+0x1c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a04      	ldr	r2, [pc, #16]	; (8000558 <LL_PWR_EnableBkUpAccess+0x1c>)
 8000546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800054a:	6013      	str	r3, [r2, #0]
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40007000 	.word	0x40007000

0800055c <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	691b      	ldr	r3, [r3, #16]
 800056a:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	041b      	lsls	r3, r3, #16
 8000572:	431a      	orrs	r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	611a      	str	r2, [r3, #16]
}
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	691b      	ldr	r3, [r3, #16]
 8000592:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000596:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800059a:	683a      	ldr	r2, [r7, #0]
 800059c:	431a      	orrs	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	611a      	str	r2, [r3, #16]
}
 80005a2:	bf00      	nop
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr

080005ae <LL_RTC_EnableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80005ae:	b480      	push	{r7}
 80005b0:	b083      	sub	sp, #12
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	22ff      	movs	r2, #255	; 0xff
 80005ba:	625a      	str	r2, [r3, #36]	; 0x24
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <LL_RTC_DisableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	22ca      	movs	r2, #202	; 0xca
 80005d4:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2253      	movs	r2, #83	; 0x53
 80005da:	625a      	str	r2, [r3, #36]	; 0x24
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr

080005e8 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <LL_FLASH_SetLatency+0x24>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f023 0207 	bic.w	r2, r3, #7
 80005f8:	4904      	ldr	r1, [pc, #16]	; (800060c <LL_FLASH_SetLatency+0x24>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	600b      	str	r3, [r1, #0]
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	40022000 	.word	0x40022000

08000610 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <LL_FLASH_GetLatency+0x18>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f003 0307 	and.w	r3, r3, #7
}
 800061c:	4618      	mov	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	40022000 	.word	0x40022000

0800062c <SystemClock_Config_exp1>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
void SystemClock_Config_exp1(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8000630:	2004      	movs	r0, #4
 8000632:	f7ff ffd9 	bl	80005e8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 8000636:	bf00      	nop
 8000638:	f7ff ffea 	bl	8000610 <LL_FLASH_GetLatency>
 800063c:	4603      	mov	r3, r0
 800063e:	2b04      	cmp	r3, #4
 8000640:	d1fa      	bne.n	8000638 <SystemClock_Config_exp1+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000642:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000646:	f7ff ff65 	bl	8000514 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_LSI_Enable();
 800064a:	f7ff fde3 	bl	8000214 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 800064e:	bf00      	nop
 8000650:	f7ff fdf2 	bl	8000238 <LL_RCC_LSI_IsReady>
 8000654:	4603      	mov	r3, r0
 8000656:	2b01      	cmp	r3, #1
 8000658:	d1fa      	bne.n	8000650 <SystemClock_Config_exp1+0x24>
  {

  }
  LL_RCC_MSI_Enable();
 800065a:	f7ff fe01 	bl	8000260 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 800065e:	bf00      	nop
 8000660:	f7ff fe0e 	bl	8000280 <LL_RCC_MSI_IsReady>
 8000664:	4603      	mov	r3, r0
 8000666:	2b01      	cmp	r3, #1
 8000668:	d1fa      	bne.n	8000660 <SystemClock_Config_exp1+0x34>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 800066a:	f7ff fe1b 	bl	80002a4 <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 800066e:	2060      	movs	r0, #96	; 0x60
 8000670:	f7ff fe28 	bl	80002c4 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8000674:	2000      	movs	r0, #0
 8000676:	f7ff fe39 	bl	80002ec <LL_RCC_MSI_SetCalibTrimming>
//  LL_PWR_EnableBkUpAccess();
//  LL_RCC_ForceBackupDomainReset();
//  LL_RCC_ReleaseBackupDomainReset();
//  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
//  LL_RCC_EnableRTC();
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 800067a:	2300      	movs	r3, #0
 800067c:	2228      	movs	r2, #40	; 0x28
 800067e:	2100      	movs	r1, #0
 8000680:	2001      	movs	r0, #1
 8000682:	f7ff ff17 	bl	80004b4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8000686:	f7ff ff35 	bl	80004f4 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 800068a:	f7ff feef 	bl	800046c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800068e:	bf00      	nop
 8000690:	f7ff fefc 	bl	800048c <LL_RCC_PLL_IsReady>
 8000694:	4603      	mov	r3, r0
 8000696:	2b01      	cmp	r3, #1
 8000698:	d1fa      	bne.n	8000690 <SystemClock_Config_exp1+0x64>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800069a:	2003      	movs	r0, #3
 800069c:	f7ff fe3c 	bl	8000318 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80006a0:	bf00      	nop
 80006a2:	f7ff fe4d 	bl	8000340 <LL_RCC_GetSysClkSource>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b0c      	cmp	r3, #12
 80006aa:	d1fa      	bne.n	80006a2 <SystemClock_Config_exp1+0x76>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff fe55 	bl	800035c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80006b2:	2000      	movs	r0, #0
 80006b4:	f7ff fe66 	bl	8000384 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80006b8:	2000      	movs	r0, #0
 80006ba:	f7ff fe77 	bl	80003ac <LL_RCC_SetAPB2Prescaler>

  //update global variable SystemCoreClock --> give access to CPU clock frequency.
  LL_SetSystemCoreClock(80000000);
 80006be:	4802      	ldr	r0, [pc, #8]	; (80006c8 <SystemClock_Config_exp1+0x9c>)
 80006c0:	f000 fcae 	bl	8001020 <LL_SetSystemCoreClock>

}
 80006c4:	bf00      	nop
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	04c4b400 	.word	0x04c4b400

080006cc <SystemClock_Config_exp2>:
void SystemClock_Config_exp2(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f7ff ff89 	bl	80005e8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 80006d6:	bf00      	nop
 80006d8:	f7ff ff9a 	bl	8000610 <LL_FLASH_GetLatency>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d1fa      	bne.n	80006d8 <SystemClock_Config_exp2+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80006e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006e6:	f7ff ff15 	bl	8000514 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_LSI_Enable();
 80006ea:	f7ff fd93 	bl	8000214 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 80006ee:	bf00      	nop
 80006f0:	f7ff fda2 	bl	8000238 <LL_RCC_LSI_IsReady>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d1fa      	bne.n	80006f0 <SystemClock_Config_exp2+0x24>
  {

  }
  LL_RCC_MSI_Enable();
 80006fa:	f7ff fdb1 	bl	8000260 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 80006fe:	bf00      	nop
 8000700:	f7ff fdbe 	bl	8000280 <LL_RCC_MSI_IsReady>
 8000704:	4603      	mov	r3, r0
 8000706:	2b01      	cmp	r3, #1
 8000708:	d1fa      	bne.n	8000700 <SystemClock_Config_exp2+0x34>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 800070a:	f7ff fdcb 	bl	80002a4 <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 800070e:	2090      	movs	r0, #144	; 0x90
 8000710:	f7ff fdd8 	bl	80002c4 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8000714:	2000      	movs	r0, #0
 8000716:	f7ff fde9 	bl	80002ec <LL_RCC_MSI_SetCalibTrimming>
  LL_PWR_EnableBkUpAccess();
 800071a:	f7ff ff0f 	bl	800053c <LL_PWR_EnableBkUpAccess>
  //LL_RCC_ForceBackupDomainReset();
  //LL_RCC_ReleaseBackupDomainReset();
  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 800071e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000722:	f7ff fe57 	bl	80003d4 <LL_RCC_SetRTCClockSource>
  LL_RCC_EnableRTC();
 8000726:	f7ff fe6b 	bl	8000400 <LL_RCC_EnableRTC>

  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff fe16 	bl	800035c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000730:	2000      	movs	r0, #0
 8000732:	f7ff fe27 	bl	8000384 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000736:	2000      	movs	r0, #0
 8000738:	f7ff fe38 	bl	80003ac <LL_RCC_SetAPB2Prescaler>

  //update global variable SystemCoreClock --> give access to CPU clock frequency.
  LL_SetSystemCoreClock(24000000);
 800073c:	4802      	ldr	r0, [pc, #8]	; (8000748 <SystemClock_Config_exp2+0x7c>)
 800073e:	f000 fc6f 	bl	8001020 <LL_SetSystemCoreClock>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	016e3600 	.word	0x016e3600

0800074c <SystemClock_Config_exp3>:

  //update global variable SystemCoreClock --> give access to CPU clock frequency.
  LL_SetSystemCoreClock(24000000);
}
void SystemClock_Config_exp3(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000750:	2003      	movs	r0, #3
 8000752:	f7ff ff49 	bl	80005e8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8000756:	bf00      	nop
 8000758:	f7ff ff5a 	bl	8000610 <LL_FLASH_GetLatency>
 800075c:	4603      	mov	r3, r0
 800075e:	2b03      	cmp	r3, #3
 8000760:	d1fa      	bne.n	8000758 <SystemClock_Config_exp3+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000762:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000766:	f7ff fed5 	bl	8000514 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_LSI_Enable();
 800076a:	f7ff fd53 	bl	8000214 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 800076e:	bf00      	nop
 8000770:	f7ff fd62 	bl	8000238 <LL_RCC_LSI_IsReady>
 8000774:	4603      	mov	r3, r0
 8000776:	2b01      	cmp	r3, #1
 8000778:	d1fa      	bne.n	8000770 <SystemClock_Config_exp3+0x24>
  {

  }
  LL_RCC_MSI_Enable();
 800077a:	f7ff fd71 	bl	8000260 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 800077e:	bf00      	nop
 8000780:	f7ff fd7e 	bl	8000280 <LL_RCC_MSI_IsReady>
 8000784:	4603      	mov	r3, r0
 8000786:	2b01      	cmp	r3, #1
 8000788:	d1fa      	bne.n	8000780 <SystemClock_Config_exp3+0x34>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 800078a:	f7ff fd8b 	bl	80002a4 <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 800078e:	2090      	movs	r0, #144	; 0x90
 8000790:	f7ff fd98 	bl	80002c4 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8000794:	2000      	movs	r0, #0
 8000796:	f7ff fda9 	bl	80002ec <LL_RCC_MSI_SetCalibTrimming>
  LL_PWR_EnableBkUpAccess();
 800079a:	f7ff fecf 	bl	800053c <LL_PWR_EnableBkUpAccess>
  //LL_RCC_ForceBackupDomainReset();
  //LL_RCC_ReleaseBackupDomainReset();
  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 800079e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007a2:	f7ff fe17 	bl	80003d4 <LL_RCC_SetRTCClockSource>
  LL_RCC_EnableRTC();
 80007a6:	f7ff fe2b 	bl	8000400 <LL_RCC_EnableRTC>

  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80007aa:	2000      	movs	r0, #0
 80007ac:	f7ff fdd6 	bl	800035c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80007b0:	2000      	movs	r0, #0
 80007b2:	f7ff fde7 	bl	8000384 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f7ff fdf8 	bl	80003ac <LL_RCC_SetAPB2Prescaler>

  //update global variable SystemCoreClock --> give access to CPU clock frequency.
  LL_SetSystemCoreClock(24000000);
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <SystemClock_Config_exp3+0x7c>)
 80007be:	f000 fc2f 	bl	8001020 <LL_SetSystemCoreClock>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	016e3600 	.word	0x016e3600

080007cc <RTC_Init>:
void RTC_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  // Enable LSE oscillator

	 // Reset backup domain
	  LL_RCC_ForceBackupDomainReset();
 80007d0:	f7ff fe28 	bl	8000424 <LL_RCC_ForceBackupDomainReset>
	  LL_RCC_ReleaseBackupDomainReset();
 80007d4:	f7ff fe38 	bl	8000448 <LL_RCC_ReleaseBackupDomainReset>
  LL_RCC_LSE_Enable();
 80007d8:	f7ff fcf6 	bl	80001c8 <LL_RCC_LSE_Enable>
  while (LL_RCC_LSE_IsReady() != 1)
 80007dc:	bf00      	nop
 80007de:	f7ff fd05 	bl	80001ec <LL_RCC_LSE_IsReady>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d1fa      	bne.n	80007de <RTC_Init+0x12>
  }



  // Configure RTC prescalers
  LL_RTC_DisableWriteProtection(RTC);
 80007e8:	4808      	ldr	r0, [pc, #32]	; (800080c <RTC_Init+0x40>)
 80007ea:	f7ff feed 	bl	80005c8 <LL_RTC_DisableWriteProtection>
  LL_RTC_SetAsynchPrescaler(RTC, 0x7F);
 80007ee:	217f      	movs	r1, #127	; 0x7f
 80007f0:	4806      	ldr	r0, [pc, #24]	; (800080c <RTC_Init+0x40>)
 80007f2:	f7ff feb3 	bl	800055c <LL_RTC_SetAsynchPrescaler>
  LL_RTC_SetSynchPrescaler(RTC, 0xFF);
 80007f6:	21ff      	movs	r1, #255	; 0xff
 80007f8:	4804      	ldr	r0, [pc, #16]	; (800080c <RTC_Init+0x40>)
 80007fa:	f7ff fec3 	bl	8000584 <LL_RTC_SetSynchPrescaler>
  LL_RTC_EnableWriteProtection(RTC);
 80007fe:	4803      	ldr	r0, [pc, #12]	; (800080c <RTC_Init+0x40>)
 8000800:	f7ff fed5 	bl	80005ae <LL_RTC_EnableWriteProtection>

  LL_RCC_EnableRTC();
 8000804:	f7ff fdfc 	bl	8000400 <LL_RCC_EnableRTC>
}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40002800 	.word	0x40002800

08000810 <SystemClock_Config_exp5>:
void SystemClock_Config_exp5(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000814:	2003      	movs	r0, #3
 8000816:	f7ff fee7 	bl	80005e8 <LL_FLASH_SetLatency>
	  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 800081a:	bf00      	nop
 800081c:	f7ff fef8 	bl	8000610 <LL_FLASH_GetLatency>
 8000820:	4603      	mov	r3, r0
 8000822:	2b03      	cmp	r3, #3
 8000824:	d1fa      	bne.n	800081c <SystemClock_Config_exp5+0xc>
	  {
	  }
	  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000826:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800082a:	f7ff fe73 	bl	8000514 <LL_PWR_SetRegulVoltageScaling>
	  LL_RCC_LSI_Enable();
 800082e:	f7ff fcf1 	bl	8000214 <LL_RCC_LSI_Enable>

	   /* Wait till LSI is ready */
	  while(LL_RCC_LSI_IsReady() != 1)
 8000832:	bf00      	nop
 8000834:	f7ff fd00 	bl	8000238 <LL_RCC_LSI_IsReady>
 8000838:	4603      	mov	r3, r0
 800083a:	2b01      	cmp	r3, #1
 800083c:	d1fa      	bne.n	8000834 <SystemClock_Config_exp5+0x24>
	  {

	  }
	  LL_RCC_MSI_Enable();
 800083e:	f7ff fd0f 	bl	8000260 <LL_RCC_MSI_Enable>

	   /* Wait till MSI is ready */
	  while(LL_RCC_MSI_IsReady() != 1)
 8000842:	bf00      	nop
 8000844:	f7ff fd1c 	bl	8000280 <LL_RCC_MSI_IsReady>
 8000848:	4603      	mov	r3, r0
 800084a:	2b01      	cmp	r3, #1
 800084c:	d1fa      	bne.n	8000844 <SystemClock_Config_exp5+0x34>
	  {

	  }
	  LL_RCC_MSI_EnableRangeSelection();
 800084e:	f7ff fd29 	bl	80002a4 <LL_RCC_MSI_EnableRangeSelection>
	  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000852:	2090      	movs	r0, #144	; 0x90
 8000854:	f7ff fd36 	bl	80002c4 <LL_RCC_MSI_SetRange>
	  LL_RCC_MSI_SetCalibTrimming(0);
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff fd47 	bl	80002ec <LL_RCC_MSI_SetCalibTrimming>
	  LL_PWR_EnableBkUpAccess();
 800085e:	f7ff fe6d 	bl	800053c <LL_PWR_EnableBkUpAccess>
	  //LL_RCC_ForceBackupDomainReset();
	  //LL_RCC_ReleaseBackupDomainReset();
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 8000862:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000866:	f7ff fdb5 	bl	80003d4 <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 800086a:	f7ff fdc9 	bl	8000400 <LL_RCC_EnableRTC>

	  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800086e:	2000      	movs	r0, #0
 8000870:	f7ff fd74 	bl	800035c <LL_RCC_SetAHBPrescaler>
	  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000874:	2000      	movs	r0, #0
 8000876:	f7ff fd85 	bl	8000384 <LL_RCC_SetAPB1Prescaler>
	  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800087a:	2000      	movs	r0, #0
 800087c:	f7ff fd96 	bl	80003ac <LL_RCC_SetAPB2Prescaler>

	  //update global variable SystemCoreClock --> give access to CPU clock frequency.
	  LL_SetSystemCoreClock(24000000);
 8000880:	4802      	ldr	r0, [pc, #8]	; (800088c <SystemClock_Config_exp5+0x7c>)
 8000882:	f000 fbcd 	bl	8001020 <LL_SetSystemCoreClock>
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	016e3600 	.word	0x016e3600

08000890 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800089a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800089c:	4907      	ldr	r1, [pc, #28]	; (80008bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80008a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	4013      	ands	r3, r2
 80008ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008ae:	68fb      	ldr	r3, [r7, #12]
}
 80008b0:	bf00      	nop
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	40021000 	.word	0x40021000

080008c0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b08b      	sub	sp, #44	; 0x2c
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	fa93 f3a3 	rbit	r3, r3
 80008da:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008dc:	693b      	ldr	r3, [r7, #16]
 80008de:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80008e0:	69bb      	ldr	r3, [r7, #24]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d101      	bne.n	80008ea <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 80008e6:	2320      	movs	r3, #32
 80008e8:	e003      	b.n	80008f2 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 80008ea:	69bb      	ldr	r3, [r7, #24]
 80008ec:	fab3 f383 	clz	r3, r3
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	2103      	movs	r1, #3
 80008f6:	fa01 f303 	lsl.w	r3, r1, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	401a      	ands	r2, r3
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000902:	6a3b      	ldr	r3, [r7, #32]
 8000904:	fa93 f3a3 	rbit	r3, r3
 8000908:	61fb      	str	r3, [r7, #28]
  return result;
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800090e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000910:	2b00      	cmp	r3, #0
 8000912:	d101      	bne.n	8000918 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000914:	2320      	movs	r3, #32
 8000916:	e003      	b.n	8000920 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091a:	fab3 f383 	clz	r3, r3
 800091e:	b2db      	uxtb	r3, r3
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	6879      	ldr	r1, [r7, #4]
 8000924:	fa01 f303 	lsl.w	r3, r1, r3
 8000928:	431a      	orrs	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	601a      	str	r2, [r3, #0]
}
 800092e:	bf00      	nop
 8000930:	372c      	adds	r7, #44	; 0x2c
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr

0800093a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800093a:	b480      	push	{r7}
 800093c:	b085      	sub	sp, #20
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	685a      	ldr	r2, [r3, #4]
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	43db      	mvns	r3, r3
 800094e:	401a      	ands	r2, r3
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	6879      	ldr	r1, [r7, #4]
 8000954:	fb01 f303 	mul.w	r3, r1, r3
 8000958:	431a      	orrs	r2, r3
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	605a      	str	r2, [r3, #4]
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800096a:	b480      	push	{r7}
 800096c:	b083      	sub	sp, #12
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
 8000972:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	691a      	ldr	r2, [r3, #16]
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	4013      	ands	r3, r2
 800097c:	683a      	ldr	r2, [r7, #0]
 800097e:	429a      	cmp	r2, r3
 8000980:	d101      	bne.n	8000986 <LL_GPIO_IsInputPinSet+0x1c>
 8000982:	2301      	movs	r3, #1
 8000984:	e000      	b.n	8000988 <LL_GPIO_IsInputPinSet+0x1e>
 8000986:	2300      	movs	r3, #0
}
 8000988:	4618      	mov	r0, r3
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	683a      	ldr	r2, [r7, #0]
 80009a2:	619a      	str	r2, [r3, #24]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	683a      	ldr	r2, [r7, #0]
 80009be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <GPIO_init>:
#define LED_PIN LL_GPIO_PIN_5
#define BUT_PORT GPIOC
#define BUT_PIN LL_GPIO_PIN_13

void GPIO_init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
// PORT A
LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOA );
 80009d0:	2001      	movs	r0, #1
 80009d2:	f7ff ff5d 	bl	8000890 <LL_AHB2_GRP1_EnableClock>
// Green LED --> User LED
LL_GPIO_SetPinMode(       LED_PORT, LED_PIN, LL_GPIO_MODE_OUTPUT );
 80009d6:	2201      	movs	r2, #1
 80009d8:	2120      	movs	r1, #32
 80009da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009de:	f7ff ff6f 	bl	80008c0 <LL_GPIO_SetPinMode>
LL_GPIO_SetPinOutputType( LED_PORT, LED_PIN, LL_GPIO_OUTPUT_PUSHPULL );
 80009e2:	2200      	movs	r2, #0
 80009e4:	2120      	movs	r1, #32
 80009e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ea:	f7ff ffa6 	bl	800093a <LL_GPIO_SetPinOutputType>
LL_GPIO_SetPinOutputType( GPIOB, LL_GPIO_PIN_11, LL_GPIO_OUTPUT_PUSHPULL );
LL_GPIO_SetPinPull( GPIOB, LL_GPIO_PIN_11, LL_GPIO_PULL_NO );
#endif

// PORT C
LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOC );
 80009ee:	2004      	movs	r0, #4
 80009f0:	f7ff ff4e 	bl	8000890 <LL_AHB2_GRP1_EnableClock>
// Blue button conected to pin PC13
LL_GPIO_SetPinMode( BUT_PORT, BUT_PIN, LL_GPIO_MODE_INPUT );
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009fa:	4808      	ldr	r0, [pc, #32]	; (8000a1c <GPIO_init+0x50>)
 80009fc:	f7ff ff60 	bl	80008c0 <LL_GPIO_SetPinMode>

// pin PC10 for oscillator stability measurement
LL_GPIO_SetPinMode( GPIOC, LL_GPIO_PIN_10, LL_GPIO_MODE_OUTPUT );
 8000a00:	2201      	movs	r2, #1
 8000a02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a06:	4805      	ldr	r0, [pc, #20]	; (8000a1c <GPIO_init+0x50>)
 8000a08:	f7ff ff5a 	bl	80008c0 <LL_GPIO_SetPinMode>
LL_GPIO_SetPinOutputType( GPIOC, LL_GPIO_PIN_10, LL_GPIO_OUTPUT_PUSHPULL );
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a12:	4802      	ldr	r0, [pc, #8]	; (8000a1c <GPIO_init+0x50>)
 8000a14:	f7ff ff91 	bl	800093a <LL_GPIO_SetPinOutputType>

}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	48000800 	.word	0x48000800

08000a20 <LED_GREEN>:


void LED_GREEN( int val )
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	if	( val ) {
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d005      	beq.n	8000a3a <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(   LED_PORT, LED_PIN );
 8000a2e:	2120      	movs	r1, #32
 8000a30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a34:	f7ff ffae 	bl	8000994 <LL_GPIO_SetOutputPin>
	}
	else {
		LL_GPIO_ResetOutputPin( LED_PORT, LED_PIN );
	}
}
 8000a38:	e004      	b.n	8000a44 <LED_GREEN+0x24>
		LL_GPIO_ResetOutputPin( LED_PORT, LED_PIN );
 8000a3a:	2120      	movs	r1, #32
 8000a3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a40:	f7ff ffb6 	bl	80009b0 <LL_GPIO_ResetOutputPin>
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet( BUT_PORT, BUT_PIN ) );
 8000a50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a54:	4805      	ldr	r0, [pc, #20]	; (8000a6c <BLUE_BUTTON+0x20>)
 8000a56:	f7ff ff88 	bl	800096a <LL_GPIO_IsInputPinSet>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	bf0c      	ite	eq
 8000a60:	2301      	moveq	r3, #1
 8000a62:	2300      	movne	r3, #0
 8000a64:	b2db      	uxtb	r3, r3
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	48000800 	.word	0x48000800

08000a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f003 0307 	and.w	r3, r3, #7
 8000a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a86:	68ba      	ldr	r2, [r7, #8]
 8000a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aa2:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	60d3      	str	r3, [r2, #12]
}
 8000aa8:	bf00      	nop
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	db0a      	blt.n	8000ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	490c      	ldr	r1, [pc, #48]	; (8000b04 <__NVIC_SetPriority+0x4c>)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	0112      	lsls	r2, r2, #4
 8000ad8:	b2d2      	uxtb	r2, r2
 8000ada:	440b      	add	r3, r1
 8000adc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae0:	e00a      	b.n	8000af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4908      	ldr	r1, [pc, #32]	; (8000b08 <__NVIC_SetPriority+0x50>)
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	f003 030f 	and.w	r3, r3, #15
 8000aee:	3b04      	subs	r3, #4
 8000af0:	0112      	lsls	r2, r2, #4
 8000af2:	b2d2      	uxtb	r2, r2
 8000af4:	440b      	add	r3, r1
 8000af6:	761a      	strb	r2, [r3, #24]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000e100 	.word	0xe000e100
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3b01      	subs	r3, #1
 8000b18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b1c:	d301      	bcc.n	8000b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e00f      	b.n	8000b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b22:	4a0a      	ldr	r2, [pc, #40]	; (8000b4c <SysTick_Config+0x40>)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b2a:	210f      	movs	r1, #15
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	f7ff ffc2 	bl	8000ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b34:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <SysTick_Config+0x40>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b3a:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <SysTick_Config+0x40>)
 8000b3c:	2207      	movs	r2, #7
 8000b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	e000e010 	.word	0xe000e010

08000b50 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000b5c:	4907      	ldr	r1, [pc, #28]	; (8000b7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000b64:	4b05      	ldr	r3, [pc, #20]	; (8000b7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b66:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	40021000 	.word	0x40021000

08000b80 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b8c:	4907      	ldr	r1, [pc, #28]	; (8000bac <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b94:	4b05      	ldr	r3, [pc, #20]	; (8000bac <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	40021000 	.word	0x40021000

08000bb0 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000bb4:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <LL_LPM_EnableSleep+0x1c>)
 8000bb6:	691b      	ldr	r3, [r3, #16]
 8000bb8:	4a04      	ldr	r2, [pc, #16]	; (8000bcc <LL_LPM_EnableSleep+0x1c>)
 8000bba:	f023 0304 	bic.w	r3, r3, #4
 8000bbe:	6113      	str	r3, [r2, #16]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <LL_PWR_EnableBkUpAccess>:
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <LL_PWR_EnableBkUpAccess+0x1c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a04      	ldr	r2, [pc, #16]	; (8000bec <LL_PWR_EnableBkUpAccess+0x1c>)
 8000bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bde:	6013      	str	r3, [r2, #0]
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40007000 	.word	0x40007000

08000bf0 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b087      	sub	sp, #28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	3350      	adds	r3, #80	; 0x50
 8000c04:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	697a      	ldr	r2, [r7, #20]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	601a      	str	r2, [r3, #0]
}
 8000c16:	bf00      	nop
 8000c18:	371c      	adds	r7, #28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8000c22:	b480      	push	{r7}
 8000c24:	b085      	sub	sp, #20
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
 8000c2a:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	3350      	adds	r3, #80	; 0x50
 8000c34:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	681b      	ldr	r3, [r3, #0]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <save_and_increment_expe>:
volatile int Actual_State_Blue_Button = 0;
volatile int Sleep_State = 0;
volatile int expe = 1;
volatile int a=0;

void save_and_increment_expe(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
    // Check if blue button is pressed
    if (BLUE_BUTTON()) {
 8000c56:	f7ff fef9 	bl	8000a4c <BLUE_BUTTON>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d00e      	beq.n	8000c7e <save_and_increment_expe+0x2e>
        // Read the backup register value
        uint32_t expe_backup = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 8000c60:	2100      	movs	r1, #0
 8000c62:	4809      	ldr	r0, [pc, #36]	; (8000c88 <save_and_increment_expe+0x38>)
 8000c64:	f7ff ffdd 	bl	8000c22 <LL_RTC_BAK_GetRegister>
 8000c68:	6078      	str	r0, [r7, #4]
        // Increment expe and ensure it loops from 1 to 8
        expe_backup = (expe_backup % 8) + 1;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f003 0307 	and.w	r3, r3, #7
 8000c70:	3301      	adds	r3, #1
 8000c72:	607b      	str	r3, [r7, #4]
        // Write the new value to the backup register
        LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe_backup);
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	2100      	movs	r1, #0
 8000c78:	4803      	ldr	r0, [pc, #12]	; (8000c88 <save_and_increment_expe+0x38>)
 8000c7a:	f7ff ffb9 	bl	8000bf0 <LL_RTC_BAK_SetRegister>
    }
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40002800 	.word	0x40002800

08000c8c <main>:


int main(void) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	GPIO_init();
 8000c90:	f7ff fe9c 	bl	80009cc <GPIO_init>
	/*clock domains activation*/
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000c94:	2001      	movs	r0, #1
 8000c96:	f7ff ff73 	bl	8000b80 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000c9a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000c9e:	f7ff ff57 	bl	8000b50 <LL_APB1_GRP1_EnableClock>
	LL_PWR_EnableBkUpAccess();
 8000ca2:	f7ff ff95 	bl	8000bd0 <LL_PWR_EnableBkUpAccess>

	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca6:	2003      	movs	r0, #3
 8000ca8:	f7ff fee2 	bl	8000a70 <__NVIC_SetPriorityGrouping>

	RTC_Init(); //qque si LSE off
 8000cac:	f7ff fd8e 	bl	80007cc <RTC_Init>

	SystemClock_Config_exp1();
 8000cb0:	f7ff fcbc 	bl	800062c <SystemClock_Config_exp1>
	save_and_increment_expe();
 8000cb4:	f7ff ffcc 	bl	8000c50 <save_and_increment_expe>
	// Initialize expe with the value from the backup register
	expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4821      	ldr	r0, [pc, #132]	; (8000d40 <main+0xb4>)
 8000cbc:	f7ff ffb1 	bl	8000c22 <LL_RTC_BAK_GetRegister>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	; (8000d44 <main+0xb8>)
 8000cc6:	601a      	str	r2, [r3, #0]
	/* Configure the system clock */
	if (expe == 1) {
 8000cc8:	4b1e      	ldr	r3, [pc, #120]	; (8000d44 <main+0xb8>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d103      	bne.n	8000cd8 <main+0x4c>
		SystemClock_Config_exp1();
 8000cd0:	f7ff fcac 	bl	800062c <SystemClock_Config_exp1>
		LL_LPM_EnableSleep();
 8000cd4:	f7ff ff6c 	bl	8000bb0 <LL_LPM_EnableSleep>
	}
	if (expe == 2) {
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <main+0xb8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d101      	bne.n	8000ce4 <main+0x58>
		SystemClock_Config_exp2();
 8000ce0:	f7ff fcf4 	bl	80006cc <SystemClock_Config_exp2>
		//SystemClock_Config_exp2_blue();
	}
	if (expe == 3) {
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <main+0xb8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d103      	bne.n	8000cf4 <main+0x68>
		SystemClock_Config_exp3();
 8000cec:	f7ff fd2e 	bl	800074c <SystemClock_Config_exp3>
		LL_LPM_EnableSleep();
 8000cf0:	f7ff ff5e 	bl	8000bb0 <LL_LPM_EnableSleep>
	}
	if (expe == 5) {
 8000cf4:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <main+0xb8>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b05      	cmp	r3, #5
 8000cfa:	d10c      	bne.n	8000d16 <main+0x8a>
		SystemClock_Config_exp5();
 8000cfc:	f7ff fd88 	bl	8000810 <SystemClock_Config_exp5>

		RCC->CR |= RCC_CR_MSIPLLEN;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <main+0xbc>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a10      	ldr	r2, [pc, #64]	; (8000d48 <main+0xbc>)
 8000d06:	f043 0304 	orr.w	r3, r3, #4
 8000d0a:	6013      	str	r3, [r2, #0]
		LL_LPM_EnableSleep();
 8000d0c:	f7ff ff50 	bl	8000bb0 <LL_LPM_EnableSleep>
		Sleep_State = 1;
 8000d10:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <main+0xc0>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	601a      	str	r2, [r3, #0]


	//initialization of systick timer (tick period set at 1 ms)
	//LL_Init1msTick( SystemCoreClock );
	//set priority
	NVIC_SetPriority(SysTick_IRQn, -1);
 8000d16:	f04f 31ff 	mov.w	r1, #4294967295
 8000d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8000d1e:	f7ff fecb 	bl	8000ab8 <__NVIC_SetPriority>
	//Set the Systick reload value for a 10ms overflow
	SysTick_Config(SystemCoreClock / 100); // 10ms overflow
 8000d22:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <main+0xc4>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a0b      	ldr	r2, [pc, #44]	; (8000d54 <main+0xc8>)
 8000d28:	fba2 2303 	umull	r2, r3, r2, r3
 8000d2c:	095b      	lsrs	r3, r3, #5
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff feec 	bl	8000b0c <SysTick_Config>
	//Enable the simple sleep mode

	while (1) {
		if (Sleep_State == 1)
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <main+0xc0>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d1fb      	bne.n	8000d34 <main+0xa8>
			__WFI();
 8000d3c:	bf30      	wfi
		if (Sleep_State == 1)
 8000d3e:	e7f9      	b.n	8000d34 <main+0xa8>
 8000d40:	40002800 	.word	0x40002800
 8000d44:	20000000 	.word	0x20000000
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	2000002c 	.word	0x2000002c
 8000d50:	20000004 	.word	0x20000004
 8000d54:	51eb851f 	.word	0x51eb851f

08000d58 <SysTick_Handler>:

	}
}

// systick interrupt handler
void SysTick_Handler(void) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	millis += 10;
 8000d5c:	4b67      	ldr	r3, [pc, #412]	; (8000efc <SysTick_Handler+0x1a4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	330a      	adds	r3, #10
 8000d62:	4a66      	ldr	r2, [pc, #408]	; (8000efc <SysTick_Handler+0x1a4>)
 8000d64:	6013      	str	r3, [r2, #0]
	if (expe == 2) {
 8000d66:	4b66      	ldr	r3, [pc, #408]	; (8000f00 <SysTick_Handler+0x1a8>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d12a      	bne.n	8000dc4 <SysTick_Handler+0x6c>
		GPIOC->ODR ^= (1 << 10);
 8000d6e:	4b65      	ldr	r3, [pc, #404]	; (8000f04 <SysTick_Handler+0x1ac>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	4a64      	ldr	r2, [pc, #400]	; (8000f04 <SysTick_Handler+0x1ac>)
 8000d74:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 8000d78:	6153      	str	r3, [r2, #20]

		if (LED_ON == 1 && millis >= 100) {
 8000d7a:	4b63      	ldr	r3, [pc, #396]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d10d      	bne.n	8000d9e <SysTick_Handler+0x46>
 8000d82:	4b5e      	ldr	r3, [pc, #376]	; (8000efc <SysTick_Handler+0x1a4>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2b63      	cmp	r3, #99	; 0x63
 8000d88:	d909      	bls.n	8000d9e <SysTick_Handler+0x46>
			LED_GREEN(0);
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f7ff fe48 	bl	8000a20 <LED_GREEN>
			LED_ON = 0;
 8000d90:	4b5d      	ldr	r3, [pc, #372]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000d96:	4b59      	ldr	r3, [pc, #356]	; (8000efc <SysTick_Handler+0x1a4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	e012      	b.n	8000dc4 <SysTick_Handler+0x6c>
		} else if (LED_ON == 0 && millis >= 1900) {
 8000d9e:	4b5a      	ldr	r3, [pc, #360]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10e      	bne.n	8000dc4 <SysTick_Handler+0x6c>
 8000da6:	4b55      	ldr	r3, [pc, #340]	; (8000efc <SysTick_Handler+0x1a4>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f240 726b 	movw	r2, #1899	; 0x76b
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d908      	bls.n	8000dc4 <SysTick_Handler+0x6c>
			LED_GREEN(1);
 8000db2:	2001      	movs	r0, #1
 8000db4:	f7ff fe34 	bl	8000a20 <LED_GREEN>
			LED_ON = 1;
 8000db8:	4b53      	ldr	r3, [pc, #332]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000dbe:	4b4f      	ldr	r3, [pc, #316]	; (8000efc <SysTick_Handler+0x1a4>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
		}
	}
	if (expe == 3) {
 8000dc4:	4b4e      	ldr	r3, [pc, #312]	; (8000f00 <SysTick_Handler+0x1a8>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d132      	bne.n	8000e32 <SysTick_Handler+0xda>
		GPIOC->ODR ^= (1 << 10);
 8000dcc:	4b4d      	ldr	r3, [pc, #308]	; (8000f04 <SysTick_Handler+0x1ac>)
 8000dce:	695b      	ldr	r3, [r3, #20]
 8000dd0:	4a4c      	ldr	r2, [pc, #304]	; (8000f04 <SysTick_Handler+0x1ac>)
 8000dd2:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 8000dd6:	6153      	str	r3, [r2, #20]
		if (BLUE_BUTTON())
 8000dd8:	f7ff fe38 	bl	8000a4c <BLUE_BUTTON>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d002      	beq.n	8000de8 <SysTick_Handler+0x90>
			Sleep_State = 1;
 8000de2:	4b4a      	ldr	r3, [pc, #296]	; (8000f0c <SysTick_Handler+0x1b4>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	601a      	str	r2, [r3, #0]
		if (LED_ON == 1 && millis >= 150) {
 8000de8:	4b47      	ldr	r3, [pc, #284]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d10d      	bne.n	8000e0c <SysTick_Handler+0xb4>
 8000df0:	4b42      	ldr	r3, [pc, #264]	; (8000efc <SysTick_Handler+0x1a4>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b95      	cmp	r3, #149	; 0x95
 8000df6:	d909      	bls.n	8000e0c <SysTick_Handler+0xb4>
			LED_GREEN(0);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f7ff fe11 	bl	8000a20 <LED_GREEN>
			LED_ON = 0;
 8000dfe:	4b42      	ldr	r3, [pc, #264]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000e04:	4b3d      	ldr	r3, [pc, #244]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	e012      	b.n	8000e32 <SysTick_Handler+0xda>
		} else if (LED_ON == 0 && millis >= 1850) {
 8000e0c:	4b3e      	ldr	r3, [pc, #248]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d10e      	bne.n	8000e32 <SysTick_Handler+0xda>
 8000e14:	4b39      	ldr	r3, [pc, #228]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f240 7239 	movw	r2, #1849	; 0x739
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d908      	bls.n	8000e32 <SysTick_Handler+0xda>
			LED_GREEN(1);
 8000e20:	2001      	movs	r0, #1
 8000e22:	f7ff fdfd 	bl	8000a20 <LED_GREEN>
			LED_ON = 1;
 8000e26:	4b38      	ldr	r3, [pc, #224]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000e2c:	4b33      	ldr	r3, [pc, #204]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
		}
	}
	if (expe == 5) {
 8000e32:	4b33      	ldr	r3, [pc, #204]	; (8000f00 <SysTick_Handler+0x1a8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2b05      	cmp	r3, #5
 8000e38:	d12c      	bne.n	8000e94 <SysTick_Handler+0x13c>
		GPIOC->ODR ^= (1 << 10);
 8000e3a:	4b32      	ldr	r3, [pc, #200]	; (8000f04 <SysTick_Handler+0x1ac>)
 8000e3c:	695b      	ldr	r3, [r3, #20]
 8000e3e:	4a31      	ldr	r2, [pc, #196]	; (8000f04 <SysTick_Handler+0x1ac>)
 8000e40:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 8000e44:	6153      	str	r3, [r2, #20]
		if (BLUE_BUTTON())
 8000e46:	f7ff fe01 	bl	8000a4c <BLUE_BUTTON>
		{
		}
		if (LED_ON == 1 && millis >= 250) {
 8000e4a:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d10d      	bne.n	8000e6e <SysTick_Handler+0x116>
 8000e52:	4b2a      	ldr	r3, [pc, #168]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2bf9      	cmp	r3, #249	; 0xf9
 8000e58:	d909      	bls.n	8000e6e <SysTick_Handler+0x116>
			LED_GREEN(0);
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	f7ff fde0 	bl	8000a20 <LED_GREEN>
			LED_ON = 0;
 8000e60:	4b29      	ldr	r3, [pc, #164]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000e66:	4b25      	ldr	r3, [pc, #148]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	e012      	b.n	8000e94 <SysTick_Handler+0x13c>
		} else if (LED_ON == 0 && millis >= 1750) {
 8000e6e:	4b26      	ldr	r3, [pc, #152]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10e      	bne.n	8000e94 <SysTick_Handler+0x13c>
 8000e76:	4b21      	ldr	r3, [pc, #132]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f240 62d5 	movw	r2, #1749	; 0x6d5
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d908      	bls.n	8000e94 <SysTick_Handler+0x13c>
			LED_GREEN(1);
 8000e82:	2001      	movs	r0, #1
 8000e84:	f7ff fdcc 	bl	8000a20 <LED_GREEN>
			LED_ON = 1;
 8000e88:	4b1f      	ldr	r3, [pc, #124]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000e8e:	4b1b      	ldr	r3, [pc, #108]	; (8000efc <SysTick_Handler+0x1a4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
		}
	}
	if (expe == 1) {
 8000e94:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <SysTick_Handler+0x1a8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d12c      	bne.n	8000ef6 <SysTick_Handler+0x19e>
		if (BLUE_BUTTON())
 8000e9c:	f7ff fdd6 	bl	8000a4c <BLUE_BUTTON>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d002      	beq.n	8000eac <SysTick_Handler+0x154>
			Sleep_State = 1;
 8000ea6:	4b19      	ldr	r3, [pc, #100]	; (8000f0c <SysTick_Handler+0x1b4>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	601a      	str	r2, [r3, #0]
		//MSI_State=0;
		//to be defined if systick interrupt is enabled.
		if (LED_ON == 1 && millis >= T_LED_ON) {
 8000eac:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d10d      	bne.n	8000ed0 <SysTick_Handler+0x178>
 8000eb4:	4b11      	ldr	r3, [pc, #68]	; (8000efc <SysTick_Handler+0x1a4>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b31      	cmp	r3, #49	; 0x31
 8000eba:	d909      	bls.n	8000ed0 <SysTick_Handler+0x178>
			LED_GREEN(0);
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f7ff fdaf 	bl	8000a20 <LED_GREEN>
			LED_ON = 0;
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <SysTick_Handler+0x1a4>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
			LED_GREEN(1);
			LED_ON = 1;
			millis = 0;
		}
	}
}
 8000ece:	e012      	b.n	8000ef6 <SysTick_Handler+0x19e>
		} else if (LED_ON == 0 && millis >= T_LED_OFF) {
 8000ed0:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10e      	bne.n	8000ef6 <SysTick_Handler+0x19e>
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <SysTick_Handler+0x1a4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f240 32b5 	movw	r2, #949	; 0x3b5
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d908      	bls.n	8000ef6 <SysTick_Handler+0x19e>
			LED_GREEN(1);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f7ff fd9b 	bl	8000a20 <LED_GREEN>
			LED_ON = 1;
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <SysTick_Handler+0x1b0>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	601a      	str	r2, [r3, #0]
			millis = 0;
 8000ef0:	4b02      	ldr	r3, [pc, #8]	; (8000efc <SysTick_Handler+0x1a4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000024 	.word	0x20000024
 8000f00:	20000000 	.word	0x20000000
 8000f04:	48000800 	.word	0x48000800
 8000f08:	20000028 	.word	0x20000028
 8000f0c:	2000002c 	.word	0x2000002c

08000f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f22:	e7fe      	b.n	8000f22 <HardFault_Handler+0x4>

08000f24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <MemManage_Handler+0x4>

08000f2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f2e:	e7fe      	b.n	8000f2e <BusFault_Handler+0x4>

08000f30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <UsageFault_Handler+0x4>

08000f36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <SystemInit+0x64>)
 8000f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f6a:	4a16      	ldr	r2, [pc, #88]	; (8000fc4 <SystemInit+0x64>)
 8000f6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f74:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <SystemInit+0x68>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a13      	ldr	r2, [pc, #76]	; (8000fc8 <SystemInit+0x68>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000f80:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <SystemInit+0x68>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000f86:	4b10      	ldr	r3, [pc, #64]	; (8000fc8 <SystemInit+0x68>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a0f      	ldr	r2, [pc, #60]	; (8000fc8 <SystemInit+0x68>)
 8000f8c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f90:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f94:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000f96:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <SystemInit+0x68>)
 8000f98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f9c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <SystemInit+0x68>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a09      	ldr	r2, [pc, #36]	; (8000fc8 <SystemInit+0x68>)
 8000fa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fa8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000faa:	4b07      	ldr	r3, [pc, #28]	; (8000fc8 <SystemInit+0x68>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fb0:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <SystemInit+0x64>)
 8000fb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fb6:	609a      	str	r2, [r3, #8]
#endif
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000ed00 	.word	0xe000ed00
 8000fc8:	40021000 	.word	0x40021000

08000fcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001004 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fd0:	f7ff ffc6 	bl	8000f60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000fd4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000fd6:	e003      	b.n	8000fe0 <LoopCopyDataInit>

08000fd8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000fda:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fdc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fde:	3104      	adds	r1, #4

08000fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fe0:	480a      	ldr	r0, [pc, #40]	; (800100c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000fe2:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000fe4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fe6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fe8:	d3f6      	bcc.n	8000fd8 <CopyDataInit>
	ldr	r2, =_sbss
 8000fea:	4a0a      	ldr	r2, [pc, #40]	; (8001014 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fec:	e002      	b.n	8000ff4 <LoopFillZerobss>

08000fee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ff0:	f842 3b04 	str.w	r3, [r2], #4

08000ff4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <LoopForever+0x16>)
	cmp	r2, r3
 8000ff6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ff8:	d3f9      	bcc.n	8000fee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ffa:	f000 f821 	bl	8001040 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ffe:	f7ff fe45 	bl	8000c8c <main>

08001002 <LoopForever>:

LoopForever:
    b LoopForever
 8001002:	e7fe      	b.n	8001002 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001004:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001008:	080010a8 	.word	0x080010a8
	ldr	r0, =_sdata
 800100c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001010:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 8001014:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8001018:	20000030 	.word	0x20000030

0800101c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800101c:	e7fe      	b.n	800101c <ADC1_2_IRQHandler>
	...

08001020 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <LL_SetSystemCoreClock+0x1c>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000004 	.word	0x20000004

08001040 <__libc_init_array>:
 8001040:	b570      	push	{r4, r5, r6, lr}
 8001042:	4d0d      	ldr	r5, [pc, #52]	; (8001078 <__libc_init_array+0x38>)
 8001044:	4c0d      	ldr	r4, [pc, #52]	; (800107c <__libc_init_array+0x3c>)
 8001046:	1b64      	subs	r4, r4, r5
 8001048:	10a4      	asrs	r4, r4, #2
 800104a:	2600      	movs	r6, #0
 800104c:	42a6      	cmp	r6, r4
 800104e:	d109      	bne.n	8001064 <__libc_init_array+0x24>
 8001050:	4d0b      	ldr	r5, [pc, #44]	; (8001080 <__libc_init_array+0x40>)
 8001052:	4c0c      	ldr	r4, [pc, #48]	; (8001084 <__libc_init_array+0x44>)
 8001054:	f000 f818 	bl	8001088 <_init>
 8001058:	1b64      	subs	r4, r4, r5
 800105a:	10a4      	asrs	r4, r4, #2
 800105c:	2600      	movs	r6, #0
 800105e:	42a6      	cmp	r6, r4
 8001060:	d105      	bne.n	800106e <__libc_init_array+0x2e>
 8001062:	bd70      	pop	{r4, r5, r6, pc}
 8001064:	f855 3b04 	ldr.w	r3, [r5], #4
 8001068:	4798      	blx	r3
 800106a:	3601      	adds	r6, #1
 800106c:	e7ee      	b.n	800104c <__libc_init_array+0xc>
 800106e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001072:	4798      	blx	r3
 8001074:	3601      	adds	r6, #1
 8001076:	e7f2      	b.n	800105e <__libc_init_array+0x1e>
 8001078:	080010a0 	.word	0x080010a0
 800107c:	080010a0 	.word	0x080010a0
 8001080:	080010a0 	.word	0x080010a0
 8001084:	080010a4 	.word	0x080010a4

08001088 <_init>:
 8001088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800108a:	bf00      	nop
 800108c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800108e:	bc08      	pop	{r3}
 8001090:	469e      	mov	lr, r3
 8001092:	4770      	bx	lr

08001094 <_fini>:
 8001094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001096:	bf00      	nop
 8001098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800109a:	bc08      	pop	{r3}
 800109c:	469e      	mov	lr, r3
 800109e:	4770      	bx	lr
