// Seed: 3395329747
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wand id_7,
    output wor id_8,
    output wand id_9,
    input wand id_10,
    output uwire id_11,
    output tri0 id_12
    , id_38,
    output supply1 id_13,
    input wand id_14,
    output wand id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    output tri id_19,
    input uwire id_20,
    output wand id_21,
    input uwire id_22,
    output wand id_23,
    output tri1 id_24,
    input tri0 id_25,
    output supply1 id_26,
    output tri id_27,
    input uwire id_28,
    output tri0 id_29,
    input supply0 id_30,
    input wand id_31,
    input wire id_32,
    input supply0 id_33,
    input uwire id_34,
    input wire id_35,
    input wor id_36
);
  wire id_39;
endmodule
module module_1 (
    inout  wor  id_0,
    output wand id_1,
    input  tri0 id_2
    , id_4
);
  assign id_4 = 1;
  always id_1 = id_0 == id_2;
  assign id_1 = 1 ^ 1 ^ 1;
  module_0(
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
endmodule
