<profile>

<section name = "Vitis HLS Report for 'global_mean_pooling'" level="0">
<item name = "Date">Sat Dec 11 19:31:18 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.417 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201">global_mean_pooling_Pipeline_VITIS_LOOP_292_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_290_1">?, ?, ?, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 684, 563, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 242, -</column>
<column name="Register">-, -, 96, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201">global_mean_pooling_Pipeline_VITIS_LOOP_292_2, 0, 0, 122, 224, 0</column>
<column name="sdiv_46ns_28s_28_50_seq_1_U1989">sdiv_46ns_28s_28_50_seq_1, 0, 0, 562, 339, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln290_fu_270_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln290_fu_264_p2">icmp, 0, 0, 10, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">233, 54, 1, 54</column>
<column name="dim_fu_170">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">53, 0, 53, 0</column>
<column name="conv_i_reg_329">28, 0, 46, 18</column>
<column name="dim_1_reg_334">5, 0, 5, 0</column>
<column name="dim_fu_170">5, 0, 5, 0</column>
<column name="grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln712_reg_342">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, global_mean_pooling, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, global_mean_pooling, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, global_mean_pooling, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, global_mean_pooling, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, global_mean_pooling, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, global_mean_pooling, return value</column>
<column name="num_of_nodes">in, 32, ap_none, num_of_nodes, scalar</column>
<column name="out_nodes_features_skip_concat_bias_V_0_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_9_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_9, array</column>
<column name="out_nodes_features_skip_concat_bias_V_9_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_9, array</column>
<column name="out_nodes_features_skip_concat_bias_V_9_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_9, array</column>
<column name="out_nodes_features_skip_concat_bias_V_10_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_10, array</column>
<column name="out_nodes_features_skip_concat_bias_V_10_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_10, array</column>
<column name="out_nodes_features_skip_concat_bias_V_10_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_10, array</column>
<column name="out_nodes_features_skip_concat_bias_V_11_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_11, array</column>
<column name="out_nodes_features_skip_concat_bias_V_11_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_11, array</column>
<column name="out_nodes_features_skip_concat_bias_V_11_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_11, array</column>
<column name="out_nodes_features_skip_concat_bias_V_12_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_12, array</column>
<column name="out_nodes_features_skip_concat_bias_V_12_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_12, array</column>
<column name="out_nodes_features_skip_concat_bias_V_12_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_12, array</column>
<column name="out_nodes_features_skip_concat_bias_V_13_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_13, array</column>
<column name="out_nodes_features_skip_concat_bias_V_13_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_13, array</column>
<column name="out_nodes_features_skip_concat_bias_V_13_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_13, array</column>
<column name="out_nodes_features_skip_concat_bias_V_14_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_14, array</column>
<column name="out_nodes_features_skip_concat_bias_V_14_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_14, array</column>
<column name="out_nodes_features_skip_concat_bias_V_14_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_14, array</column>
<column name="out_nodes_features_skip_concat_bias_V_15_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_15, array</column>
<column name="out_nodes_features_skip_concat_bias_V_15_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_15, array</column>
<column name="out_nodes_features_skip_concat_bias_V_15_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_15, array</column>
<column name="h_graph_V_address1">out, 8, ap_memory, h_graph_V, array</column>
<column name="h_graph_V_ce1">out, 1, ap_memory, h_graph_V, array</column>
<column name="h_graph_V_we1">out, 1, ap_memory, h_graph_V, array</column>
<column name="h_graph_V_d1">out, 28, ap_memory, h_graph_V, array</column>
</table>
</item>
</section>
</profile>
