/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 272 264)
	(text "arria10_scu4_lvds_tx" (rect 74 -1 161 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 248 20 260)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "tx_in[7..0]" (rect 0 0 38 12)(font "Arial" (font_size 8)))
		(text "tx_in[7..0]" (rect 4 61 70 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 96 72)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "pll_areset" (rect 0 0 37 12)(font "Arial" (font_size 8)))
		(text "pll_areset" (rect 4 101 64 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 96 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "ext_fclk" (rect 0 0 31 12)(font "Arial" (font_size 8)))
		(text "ext_fclk" (rect 4 141 52 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 96 152)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "ext_loaden" (rect 0 0 42 12)(font "Arial" (font_size 8)))
		(text "ext_loaden" (rect 4 181 64 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 96 192)(line_width 1))
	)
	(port
		(pt 0 232)
		(input)
		(text "ext_coreclock" (rect 0 0 55 12)(font "Arial" (font_size 8)))
		(text "ext_coreclock" (rect 4 221 82 232)(font "Arial" (font_size 8)))
		(line (pt 0 232)(pt 96 232)(line_width 1))
	)
	(port
		(pt 272 72)
		(output)
		(text "tx_out" (rect 0 0 24 12)(font "Arial" (font_size 8)))
		(text "tx_out" (rect 239 61 275 72)(font "Arial" (font_size 8)))
		(line (pt 272 72)(pt 176 72)(line_width 1))
	)
	(port
		(pt 272 112)
		(output)
		(text "tx_coreclock" (rect 0 0 50 12)(font "Arial" (font_size 8)))
		(text "tx_coreclock" (rect 207 101 279 112)(font "Arial" (font_size 8)))
		(line (pt 272 112)(pt 176 112)(line_width 1))
	)
	(drawing
		(text "tx_in" (rect 69 43 168 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 67 238 144)(font "Arial" (color 0 0 0)))
		(text "tx_out" (rect 177 43 390 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 146 67 328 144)(font "Arial" (color 0 0 0)))
		(text "tx_coreclock" (rect 177 83 426 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 146 107 328 224)(font "Arial" (color 0 0 0)))
		(text "pll_areset" (rect 39 83 138 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 107 238 224)(font "Arial" (color 0 0 0)))
		(text "ext_fclk" (rect 51 123 150 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 147 238 304)(font "Arial" (color 0 0 0)))
		(text "ext_loaden" (rect 34 163 128 339)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 187 238 384)(font "Arial" (color 0 0 0)))
		(text "ext_coreclock" (rect 18 203 114 419)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 227 238 464)(font "Arial" (color 0 0 0)))
		(text " system " (rect 237 248 522 506)(font "Arial" ))
		(line (pt 96 32)(pt 176 32)(line_width 1))
		(line (pt 176 32)(pt 176 248)(line_width 1))
		(line (pt 96 248)(pt 176 248)(line_width 1))
		(line (pt 96 32)(pt 96 248)(line_width 1))
		(line (pt 97 52)(pt 97 76)(line_width 1))
		(line (pt 98 52)(pt 98 76)(line_width 1))
		(line (pt 175 52)(pt 175 76)(line_width 1))
		(line (pt 174 52)(pt 174 76)(line_width 1))
		(line (pt 175 92)(pt 175 116)(line_width 1))
		(line (pt 174 92)(pt 174 116)(line_width 1))
		(line (pt 97 92)(pt 97 116)(line_width 1))
		(line (pt 98 92)(pt 98 116)(line_width 1))
		(line (pt 97 132)(pt 97 156)(line_width 1))
		(line (pt 98 132)(pt 98 156)(line_width 1))
		(line (pt 97 172)(pt 97 196)(line_width 1))
		(line (pt 98 172)(pt 98 196)(line_width 1))
		(line (pt 97 212)(pt 97 236)(line_width 1))
		(line (pt 98 212)(pt 98 236)(line_width 1))
		(line (pt 0 0)(pt 272 0)(line_width 1))
		(line (pt 272 0)(pt 272 264)(line_width 1))
		(line (pt 0 264)(pt 272 264)(line_width 1))
		(line (pt 0 0)(pt 0 264)(line_width 1))
	)
)
