// Seed: 3751133743
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3
);
  assign id_0 = {1 ? 1 : 1{-1}};
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input logic id_0,
    inout tri0  id_1
);
  final this = -1;
  logic id_3 = 1, id_4, id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_6;
  final id_5 <= id_4;
  id_7 :
  assert property (@(id_0 or 1 or posedge -1 - -1 or posedge id_5) id_7) #1 #1 id_6 = id_5;
  wire id_8, id_9;
  localparam id_10 = 1;
  tri1 id_11 = 1'b0, id_12;
endmodule
