{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585491973013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585491973044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 22:26:12 2020 " "Processing started: Sun Mar 29 22:26:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585491973044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585491973044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PSTR4R70 -c PSTR4R70 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PSTR4R70 -c PSTR4R70" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585491973044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1585491974088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_7_1200mv_100c_slow.vo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_7_1200mv_100c_slow.vo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491975737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_7_1200mv_-40c_slow.vo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_7_1200mv_-40c_slow.vo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491976282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_min_1200mv_-40c_fast.vo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_min_1200mv_-40c_fast.vo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491976871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70.vo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70.vo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491977518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_7_1200mv_100c_v_slow.sdo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_7_1200mv_100c_v_slow.sdo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491978397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_7_1200mv_-40c_v_slow.sdo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_7_1200mv_-40c_v_slow.sdo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491979156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_min_1200mv_-40c_v_fast.sdo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_min_1200mv_-40c_v_fast.sdo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491979730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PSTR4R70_v.sdo F:/PSTR4R70(A)/simulation/modelsim/ simulation " "Generated file PSTR4R70_v.sdo in folder \"F:/PSTR4R70(A)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585491980273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585491981773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 22:26:21 2020 " "Processing ended: Sun Mar 29 22:26:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585491981773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585491981773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585491981773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1585491981773 ""}
