[INF:CM0023] Creating log file ../../build/tests/CarryTrans/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<534> s<533> l<1>
n<> u<1> t<Module_keyword> p<26> s<2> l<1>
n<carry_rtl> u<2> t<StringConst> p<26> s<25> l<1>
n<> u<3> t<PortDir_Inp> p<6> s<5> l<1>
n<> u<4> t<Data_type_or_implicit> p<5> l<1>
n<> u<5> t<Net_port_type> p<6> c<4> l<1>
n<> u<6> t<Net_port_header> p<8> c<3> s<7> l<1>
n<a> u<7> t<StringConst> p<8> l<1>
n<> u<8> t<Ansi_port_declaration> p<25> c<6> s<13> l<1>
n<> u<9> t<Data_type_or_implicit> p<10> l<1>
n<> u<10> t<Net_port_type> p<11> c<9> l<1>
n<> u<11> t<Net_port_header> p<13> c<10> s<12> l<1>
n<b> u<12> t<StringConst> p<13> l<1>
n<> u<13> t<Ansi_port_declaration> p<25> c<11> s<18> l<1>
n<> u<14> t<Data_type_or_implicit> p<15> l<1>
n<> u<15> t<Net_port_type> p<16> c<14> l<1>
n<> u<16> t<Net_port_header> p<18> c<15> s<17> l<1>
n<c> u<17> t<StringConst> p<18> l<1>
n<> u<18> t<Ansi_port_declaration> p<25> c<16> s<24> l<1>
n<> u<19> t<PortDir_Out> p<22> s<21> l<2>
n<> u<20> t<Data_type_or_implicit> p<21> l<2>
n<> u<21> t<Net_port_type> p<22> c<20> l<2>
n<> u<22> t<Net_port_header> p<24> c<19> s<23> l<2>
n<cout> u<23> t<StringConst> p<24> l<2>
n<> u<24> t<Ansi_port_declaration> p<25> c<22> l<2>
n<> u<25> t<List_of_port_declarations> p<26> c<8> l<1>
n<> u<26> t<Module_ansi_header> p<75> c<1> s<74> l<1>
n<cout> u<27> t<StringConst> p<28> l<3>
n<> u<28> t<Ps_or_hierarchical_identifier> p<31> c<27> s<30> l<3>
n<> u<29> t<Constant_bit_select> p<30> l<3>
n<> u<30> t<Constant_select> p<31> c<29> l<3>
n<> u<31> t<Net_lvalue> p<69> c<28> s<68> l<3>
n<a> u<32> t<StringConst> p<33> l<3>
n<> u<33> t<Primary_literal> p<34> c<32> l<3>
n<> u<34> t<Primary> p<35> c<33> l<3>
n<> u<35> t<Expression> p<41> c<34> s<40> l<3>
n<b> u<36> t<StringConst> p<37> l<3>
n<> u<37> t<Primary_literal> p<38> c<36> l<3>
n<> u<38> t<Primary> p<39> c<37> l<3>
n<> u<39> t<Expression> p<41> c<38> l<3>
n<> u<40> t<BinOp_BitwAnd> p<41> s<39> l<3>
n<> u<41> t<Expression> p<42> c<35> l<3>
n<> u<42> t<Expression> p<55> c<41> s<54> l<3>
n<a> u<43> t<StringConst> p<44> l<3>
n<> u<44> t<Primary_literal> p<45> c<43> l<3>
n<> u<45> t<Primary> p<46> c<44> l<3>
n<> u<46> t<Expression> p<52> c<45> s<51> l<3>
n<c> u<47> t<StringConst> p<48> l<3>
n<> u<48> t<Primary_literal> p<49> c<47> l<3>
n<> u<49> t<Primary> p<50> c<48> l<3>
n<> u<50> t<Expression> p<52> c<49> l<3>
n<> u<51> t<BinOp_BitwAnd> p<52> s<50> l<3>
n<> u<52> t<Expression> p<53> c<46> l<3>
n<> u<53> t<Expression> p<55> c<52> l<3>
n<> u<54> t<BinOp_BitwOr> p<55> s<53> l<3>
n<> u<55> t<Expression> p<68> c<42> s<67> l<3>
n<b> u<56> t<StringConst> p<57> l<3>
n<> u<57> t<Primary_literal> p<58> c<56> l<3>
n<> u<58> t<Primary> p<59> c<57> l<3>
n<> u<59> t<Expression> p<65> c<58> s<64> l<3>
n<c> u<60> t<StringConst> p<61> l<3>
n<> u<61> t<Primary_literal> p<62> c<60> l<3>
n<> u<62> t<Primary> p<63> c<61> l<3>
n<> u<63> t<Expression> p<65> c<62> l<3>
n<> u<64> t<BinOp_BitwAnd> p<65> s<63> l<3>
n<> u<65> t<Expression> p<66> c<59> l<3>
n<> u<66> t<Expression> p<68> c<65> l<3>
n<> u<67> t<BinOp_BitwOr> p<68> s<66> l<3>
n<> u<68> t<Expression> p<69> c<55> l<3>
n<> u<69> t<Net_assignment> p<70> c<31> l<3>
n<> u<70> t<List_of_net_assignments> p<71> c<69> l<3>
n<> u<71> t<Continuous_assign> p<72> c<70> l<3>
n<> u<72> t<Module_common_item> p<73> c<71> l<3>
n<> u<73> t<Module_or_generate_item> p<74> c<72> l<3>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<3>
n<> u<75> t<Module_declaration> p<76> c<26> l<1>
n<> u<76> t<Description> p<533> c<75> s<203> l<1>
n<> u<77> t<Module_keyword> p<102> s<78> l<8>
n<carry_gate> u<78> t<StringConst> p<102> s<101> l<8>
n<> u<79> t<PortDir_Inp> p<82> s<81> l<8>
n<> u<80> t<Data_type_or_implicit> p<81> l<8>
n<> u<81> t<Net_port_type> p<82> c<80> l<8>
n<> u<82> t<Net_port_header> p<84> c<79> s<83> l<8>
n<a> u<83> t<StringConst> p<84> l<8>
n<> u<84> t<Ansi_port_declaration> p<101> c<82> s<89> l<8>
n<> u<85> t<Data_type_or_implicit> p<86> l<8>
n<> u<86> t<Net_port_type> p<87> c<85> l<8>
n<> u<87> t<Net_port_header> p<89> c<86> s<88> l<8>
n<b> u<88> t<StringConst> p<89> l<8>
n<> u<89> t<Ansi_port_declaration> p<101> c<87> s<94> l<8>
n<> u<90> t<Data_type_or_implicit> p<91> l<8>
n<> u<91> t<Net_port_type> p<92> c<90> l<8>
n<> u<92> t<Net_port_header> p<94> c<91> s<93> l<8>
n<c> u<93> t<StringConst> p<94> l<8>
n<> u<94> t<Ansi_port_declaration> p<101> c<92> s<100> l<8>
n<> u<95> t<PortDir_Out> p<98> s<97> l<9>
n<> u<96> t<Data_type_or_implicit> p<97> l<9>
n<> u<97> t<Net_port_type> p<98> c<96> l<9>
n<> u<98> t<Net_port_header> p<100> c<95> s<99> l<9>
n<cout> u<99> t<StringConst> p<100> l<9>
n<> u<100> t<Ansi_port_declaration> p<101> c<98> l<9>
n<> u<101> t<List_of_port_declarations> p<102> c<84> l<8>
n<> u<102> t<Module_ansi_header> p<202> c<77> s<117> l<8>
n<> u<103> t<NetType_Wire> p<112> s<104> l<11>
n<> u<104> t<Data_type_or_implicit> p<112> s<111> l<11>
n<x> u<105> t<StringConst> p<106> l<11>
n<> u<106> t<Net_decl_assignment> p<111> c<105> s<108> l<11>
n<y> u<107> t<StringConst> p<108> l<11>
n<> u<108> t<Net_decl_assignment> p<111> c<107> s<110> l<11>
n<z> u<109> t<StringConst> p<110> l<11>
n<> u<110> t<Net_decl_assignment> p<111> c<109> l<11>
n<> u<111> t<List_of_net_decl_assignments> p<112> c<106> l<11>
n<> u<112> t<Net_declaration> p<113> c<103> l<11>
n<> u<113> t<Package_or_generate_item_declaration> p<114> c<112> l<11>
n<> u<114> t<Module_or_generate_item_declaration> p<115> c<113> l<11>
n<> u<115> t<Module_common_item> p<116> c<114> l<11>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<11>
n<> u<117> t<Non_port_module_item> p<202> c<116> s<137> l<11>
n<> u<118> t<NInpGate_And> p<135> s<134> l<12>
n<g1> u<119> t<StringConst> p<120> l<12>
n<> u<120> t<Name_of_instance> p<134> c<119> s<125> l<12>
n<x> u<121> t<StringConst> p<122> l<12>
n<> u<122> t<Ps_or_hierarchical_identifier> p<125> c<121> s<124> l<12>
n<> u<123> t<Constant_bit_select> p<124> l<12>
n<> u<124> t<Constant_select> p<125> c<123> l<12>
n<> u<125> t<Net_lvalue> p<134> c<122> s<129> l<12>
n<a> u<126> t<StringConst> p<127> l<12>
n<> u<127> t<Primary_literal> p<128> c<126> l<12>
n<> u<128> t<Primary> p<129> c<127> l<12>
n<> u<129> t<Expression> p<134> c<128> s<133> l<12>
n<b> u<130> t<StringConst> p<131> l<12>
n<> u<131> t<Primary_literal> p<132> c<130> l<12>
n<> u<132> t<Primary> p<133> c<131> l<12>
n<> u<133> t<Expression> p<134> c<132> l<12>
n<> u<134> t<N_input_gate_instance> p<135> c<120> l<12>
n<> u<135> t<Gate_instantiation> p<136> c<118> l<12>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<12>
n<> u<137> t<Non_port_module_item> p<202> c<136> s<157> l<12>
n<> u<138> t<NInpGate_And> p<155> s<154> l<13>
n<g2> u<139> t<StringConst> p<140> l<13>
n<> u<140> t<Name_of_instance> p<154> c<139> s<145> l<13>
n<y> u<141> t<StringConst> p<142> l<13>
n<> u<142> t<Ps_or_hierarchical_identifier> p<145> c<141> s<144> l<13>
n<> u<143> t<Constant_bit_select> p<144> l<13>
n<> u<144> t<Constant_select> p<145> c<143> l<13>
n<> u<145> t<Net_lvalue> p<154> c<142> s<149> l<13>
n<a> u<146> t<StringConst> p<147> l<13>
n<> u<147> t<Primary_literal> p<148> c<146> l<13>
n<> u<148> t<Primary> p<149> c<147> l<13>
n<> u<149> t<Expression> p<154> c<148> s<153> l<13>
n<c> u<150> t<StringConst> p<151> l<13>
n<> u<151> t<Primary_literal> p<152> c<150> l<13>
n<> u<152> t<Primary> p<153> c<151> l<13>
n<> u<153> t<Expression> p<154> c<152> l<13>
n<> u<154> t<N_input_gate_instance> p<155> c<140> l<13>
n<> u<155> t<Gate_instantiation> p<156> c<138> l<13>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<13>
n<> u<157> t<Non_port_module_item> p<202> c<156> s<177> l<13>
n<> u<158> t<NInpGate_And> p<175> s<174> l<14>
n<g3> u<159> t<StringConst> p<160> l<14>
n<> u<160> t<Name_of_instance> p<174> c<159> s<165> l<14>
n<z> u<161> t<StringConst> p<162> l<14>
n<> u<162> t<Ps_or_hierarchical_identifier> p<165> c<161> s<164> l<14>
n<> u<163> t<Constant_bit_select> p<164> l<14>
n<> u<164> t<Constant_select> p<165> c<163> l<14>
n<> u<165> t<Net_lvalue> p<174> c<162> s<169> l<14>
n<b> u<166> t<StringConst> p<167> l<14>
n<> u<167> t<Primary_literal> p<168> c<166> l<14>
n<> u<168> t<Primary> p<169> c<167> l<14>
n<> u<169> t<Expression> p<174> c<168> s<173> l<14>
n<c> u<170> t<StringConst> p<171> l<14>
n<> u<171> t<Primary_literal> p<172> c<170> l<14>
n<> u<172> t<Primary> p<173> c<171> l<14>
n<> u<173> t<Expression> p<174> c<172> l<14>
n<> u<174> t<N_input_gate_instance> p<175> c<160> l<14>
n<> u<175> t<Gate_instantiation> p<176> c<158> l<14>
n<> u<176> t<Module_or_generate_item> p<177> c<175> l<14>
n<> u<177> t<Non_port_module_item> p<202> c<176> s<201> l<14>
n<> u<178> t<NInpGate_Or> p<199> s<198> l<15>
n<g4> u<179> t<StringConst> p<180> l<15>
n<> u<180> t<Name_of_instance> p<198> c<179> s<185> l<15>
n<cout> u<181> t<StringConst> p<182> l<15>
n<> u<182> t<Ps_or_hierarchical_identifier> p<185> c<181> s<184> l<15>
n<> u<183> t<Constant_bit_select> p<184> l<15>
n<> u<184> t<Constant_select> p<185> c<183> l<15>
n<> u<185> t<Net_lvalue> p<198> c<182> s<189> l<15>
n<x> u<186> t<StringConst> p<187> l<15>
n<> u<187> t<Primary_literal> p<188> c<186> l<15>
n<> u<188> t<Primary> p<189> c<187> l<15>
n<> u<189> t<Expression> p<198> c<188> s<193> l<15>
n<y> u<190> t<StringConst> p<191> l<15>
n<> u<191> t<Primary_literal> p<192> c<190> l<15>
n<> u<192> t<Primary> p<193> c<191> l<15>
n<> u<193> t<Expression> p<198> c<192> s<197> l<15>
n<z> u<194> t<StringConst> p<195> l<15>
n<> u<195> t<Primary_literal> p<196> c<194> l<15>
n<> u<196> t<Primary> p<197> c<195> l<15>
n<> u<197> t<Expression> p<198> c<196> l<15>
n<> u<198> t<N_input_gate_instance> p<199> c<180> l<15>
n<> u<199> t<Gate_instantiation> p<200> c<178> l<15>
n<> u<200> t<Module_or_generate_item> p<201> c<199> l<15>
n<> u<201> t<Non_port_module_item> p<202> c<200> l<15>
n<> u<202> t<Module_declaration> p<203> c<102> l<8>
n<> u<203> t<Description> p<533> c<202> s<532> l<8>
n<> u<204> t<Module_keyword> p<229> s<205> l<18>
n<carry_trans> u<205> t<StringConst> p<229> s<228> l<18>
n<> u<206> t<PortDir_Inp> p<209> s<208> l<18>
n<> u<207> t<Data_type_or_implicit> p<208> l<18>
n<> u<208> t<Net_port_type> p<209> c<207> l<18>
n<> u<209> t<Net_port_header> p<211> c<206> s<210> l<18>
n<a> u<210> t<StringConst> p<211> l<18>
n<> u<211> t<Ansi_port_declaration> p<228> c<209> s<216> l<18>
n<> u<212> t<Data_type_or_implicit> p<213> l<18>
n<> u<213> t<Net_port_type> p<214> c<212> l<18>
n<> u<214> t<Net_port_header> p<216> c<213> s<215> l<18>
n<b> u<215> t<StringConst> p<216> l<18>
n<> u<216> t<Ansi_port_declaration> p<228> c<214> s<221> l<18>
n<> u<217> t<Data_type_or_implicit> p<218> l<18>
n<> u<218> t<Net_port_type> p<219> c<217> l<18>
n<> u<219> t<Net_port_header> p<221> c<218> s<220> l<18>
n<c> u<220> t<StringConst> p<221> l<18>
n<> u<221> t<Ansi_port_declaration> p<228> c<219> s<227> l<18>
n<> u<222> t<PortDir_Out> p<225> s<224> l<18>
n<> u<223> t<Data_type_or_implicit> p<224> l<18>
n<> u<224> t<Net_port_type> p<225> c<223> l<18>
n<> u<225> t<Net_port_header> p<227> c<222> s<226> l<18>
n<cout> u<226> t<StringConst> p<227> l<18>
n<> u<227> t<Ansi_port_declaration> p<228> c<225> l<18>
n<> u<228> t<List_of_port_declarations> p<229> c<211> l<18>
n<> u<229> t<Module_ansi_header> p<531> c<204> s<248> l<18>
n<> u<230> t<NetType_Wire> p<243> s<231> l<20>
n<> u<231> t<Data_type_or_implicit> p<243> s<242> l<20>
n<i1> u<232> t<StringConst> p<233> l<20>
n<> u<233> t<Net_decl_assignment> p<242> c<232> s<235> l<20>
n<i2> u<234> t<StringConst> p<235> l<20>
n<> u<235> t<Net_decl_assignment> p<242> c<234> s<237> l<20>
n<i3> u<236> t<StringConst> p<237> l<20>
n<> u<237> t<Net_decl_assignment> p<242> c<236> s<239> l<20>
n<i4> u<238> t<StringConst> p<239> l<20>
n<> u<239> t<Net_decl_assignment> p<242> c<238> s<241> l<20>
n<cn> u<240> t<StringConst> p<241> l<20>
n<> u<241> t<Net_decl_assignment> p<242> c<240> l<20>
n<> u<242> t<List_of_net_decl_assignments> p<243> c<233> l<20>
n<> u<243> t<Net_declaration> p<244> c<230> l<20>
n<> u<244> t<Package_or_generate_item_declaration> p<245> c<243> l<20>
n<> u<245> t<Module_or_generate_item_declaration> p<246> c<244> l<20>
n<> u<246> t<Module_common_item> p<247> c<245> l<20>
n<> u<247> t<Module_or_generate_item> p<248> c<246> l<20>
n<> u<248> t<Non_port_module_item> p<531> c<247> s<263> l<20>
n<> u<249> t<NetType_Wire> p<258> s<250> l<22>
n<> u<250> t<Data_type_or_implicit> p<258> s<257> l<22>
n<zero> u<251> t<StringConst> p<256> s<255> l<22>
n<> u<252> t<Number_1Tickb0> p<253> l<22>
n<> u<253> t<Primary_literal> p<254> c<252> l<22>
n<> u<254> t<Primary> p<255> c<253> l<22>
n<> u<255> t<Expression> p<256> c<254> l<22>
n<> u<256> t<Net_decl_assignment> p<257> c<251> l<22>
n<> u<257> t<List_of_net_decl_assignments> p<258> c<256> l<22>
n<> u<258> t<Net_declaration> p<259> c<249> l<22>
n<> u<259> t<Package_or_generate_item_declaration> p<260> c<258> l<22>
n<> u<260> t<Module_or_generate_item_declaration> p<261> c<259> l<22>
n<> u<261> t<Module_common_item> p<262> c<260> l<22>
n<> u<262> t<Module_or_generate_item> p<263> c<261> l<22>
n<> u<263> t<Non_port_module_item> p<531> c<262> s<278> l<22>
n<> u<264> t<NetType_Wire> p<273> s<265> l<23>
n<> u<265> t<Data_type_or_implicit> p<273> s<272> l<23>
n<one> u<266> t<StringConst> p<271> s<270> l<23>
n<> u<267> t<Number_1Tickb1> p<268> l<23>
n<> u<268> t<Primary_literal> p<269> c<267> l<23>
n<> u<269> t<Primary> p<270> c<268> l<23>
n<> u<270> t<Expression> p<271> c<269> l<23>
n<> u<271> t<Net_decl_assignment> p<272> c<266> l<23>
n<> u<272> t<List_of_net_decl_assignments> p<273> c<271> l<23>
n<> u<273> t<Net_declaration> p<274> c<264> l<23>
n<> u<274> t<Package_or_generate_item_declaration> p<275> c<273> l<23>
n<> u<275> t<Module_or_generate_item_declaration> p<276> c<274> l<23>
n<> u<276> t<Module_common_item> p<277> c<275> l<23>
n<> u<277> t<Module_or_generate_item> p<278> c<276> l<23>
n<> u<278> t<Non_port_module_item> p<531> c<277> s<299> l<23>
n<> u<279> t<PassEnSwitch_Tranif1> p<297> s<296> l<25>
n<n1> u<280> t<StringConst> p<281> l<25>
n<> u<281> t<Name_of_instance> p<296> c<280> s<286> l<25>
n<i1> u<282> t<StringConst> p<283> l<25>
n<> u<283> t<Ps_or_hierarchical_identifier> p<286> c<282> s<285> l<25>
n<> u<284> t<Constant_bit_select> p<285> l<25>
n<> u<285> t<Constant_select> p<286> c<284> l<25>
n<> u<286> t<Net_lvalue> p<296> c<283> s<291> l<25>
n<zero> u<287> t<StringConst> p<288> l<25>
n<> u<288> t<Ps_or_hierarchical_identifier> p<291> c<287> s<290> l<25>
n<> u<289> t<Constant_bit_select> p<290> l<25>
n<> u<290> t<Constant_select> p<291> c<289> l<25>
n<> u<291> t<Net_lvalue> p<296> c<288> s<295> l<25>
n<a> u<292> t<StringConst> p<293> l<25>
n<> u<293> t<Primary_literal> p<294> c<292> l<25>
n<> u<294> t<Primary> p<295> c<293> l<25>
n<> u<295> t<Expression> p<296> c<294> l<25>
n<> u<296> t<Pass_enable_switch_instance> p<297> c<281> l<25>
n<> u<297> t<Gate_instantiation> p<298> c<279> l<25>
n<> u<298> t<Module_or_generate_item> p<299> c<297> l<25>
n<> u<299> t<Non_port_module_item> p<531> c<298> s<320> l<25>
n<> u<300> t<PassEnSwitch_Tranif1> p<318> s<317> l<26>
n<n2> u<301> t<StringConst> p<302> l<26>
n<> u<302> t<Name_of_instance> p<317> c<301> s<307> l<26>
n<i1> u<303> t<StringConst> p<304> l<26>
n<> u<304> t<Ps_or_hierarchical_identifier> p<307> c<303> s<306> l<26>
n<> u<305> t<Constant_bit_select> p<306> l<26>
n<> u<306> t<Constant_select> p<307> c<305> l<26>
n<> u<307> t<Net_lvalue> p<317> c<304> s<312> l<26>
n<zero> u<308> t<StringConst> p<309> l<26>
n<> u<309> t<Ps_or_hierarchical_identifier> p<312> c<308> s<311> l<26>
n<> u<310> t<Constant_bit_select> p<311> l<26>
n<> u<311> t<Constant_select> p<312> c<310> l<26>
n<> u<312> t<Net_lvalue> p<317> c<309> s<316> l<26>
n<b> u<313> t<StringConst> p<314> l<26>
n<> u<314> t<Primary_literal> p<315> c<313> l<26>
n<> u<315> t<Primary> p<316> c<314> l<26>
n<> u<316> t<Expression> p<317> c<315> l<26>
n<> u<317> t<Pass_enable_switch_instance> p<318> c<302> l<26>
n<> u<318> t<Gate_instantiation> p<319> c<300> l<26>
n<> u<319> t<Module_or_generate_item> p<320> c<318> l<26>
n<> u<320> t<Non_port_module_item> p<531> c<319> s<341> l<26>
n<> u<321> t<PassEnSwitch_Tranif1> p<339> s<338> l<27>
n<n3> u<322> t<StringConst> p<323> l<27>
n<> u<323> t<Name_of_instance> p<338> c<322> s<328> l<27>
n<cn> u<324> t<StringConst> p<325> l<27>
n<> u<325> t<Ps_or_hierarchical_identifier> p<328> c<324> s<327> l<27>
n<> u<326> t<Constant_bit_select> p<327> l<27>
n<> u<327> t<Constant_select> p<328> c<326> l<27>
n<> u<328> t<Net_lvalue> p<338> c<325> s<333> l<27>
n<i1> u<329> t<StringConst> p<330> l<27>
n<> u<330> t<Ps_or_hierarchical_identifier> p<333> c<329> s<332> l<27>
n<> u<331> t<Constant_bit_select> p<332> l<27>
n<> u<332> t<Constant_select> p<333> c<331> l<27>
n<> u<333> t<Net_lvalue> p<338> c<330> s<337> l<27>
n<c> u<334> t<StringConst> p<335> l<27>
n<> u<335> t<Primary_literal> p<336> c<334> l<27>
n<> u<336> t<Primary> p<337> c<335> l<27>
n<> u<337> t<Expression> p<338> c<336> l<27>
n<> u<338> t<Pass_enable_switch_instance> p<339> c<323> l<27>
n<> u<339> t<Gate_instantiation> p<340> c<321> l<27>
n<> u<340> t<Module_or_generate_item> p<341> c<339> l<27>
n<> u<341> t<Non_port_module_item> p<531> c<340> s<362> l<27>
n<> u<342> t<PassEnSwitch_Tranif1> p<360> s<359> l<28>
n<n4> u<343> t<StringConst> p<344> l<28>
n<> u<344> t<Name_of_instance> p<359> c<343> s<349> l<28>
n<i2> u<345> t<StringConst> p<346> l<28>
n<> u<346> t<Ps_or_hierarchical_identifier> p<349> c<345> s<348> l<28>
n<> u<347> t<Constant_bit_select> p<348> l<28>
n<> u<348> t<Constant_select> p<349> c<347> l<28>
n<> u<349> t<Net_lvalue> p<359> c<346> s<354> l<28>
n<zero> u<350> t<StringConst> p<351> l<28>
n<> u<351> t<Ps_or_hierarchical_identifier> p<354> c<350> s<353> l<28>
n<> u<352> t<Constant_bit_select> p<353> l<28>
n<> u<353> t<Constant_select> p<354> c<352> l<28>
n<> u<354> t<Net_lvalue> p<359> c<351> s<358> l<28>
n<b> u<355> t<StringConst> p<356> l<28>
n<> u<356> t<Primary_literal> p<357> c<355> l<28>
n<> u<357> t<Primary> p<358> c<356> l<28>
n<> u<358> t<Expression> p<359> c<357> l<28>
n<> u<359> t<Pass_enable_switch_instance> p<360> c<344> l<28>
n<> u<360> t<Gate_instantiation> p<361> c<342> l<28>
n<> u<361> t<Module_or_generate_item> p<362> c<360> l<28>
n<> u<362> t<Non_port_module_item> p<531> c<361> s<383> l<28>
n<> u<363> t<PassEnSwitch_Tranif1> p<381> s<380> l<29>
n<n5> u<364> t<StringConst> p<365> l<29>
n<> u<365> t<Name_of_instance> p<380> c<364> s<370> l<29>
n<cn> u<366> t<StringConst> p<367> l<29>
n<> u<367> t<Ps_or_hierarchical_identifier> p<370> c<366> s<369> l<29>
n<> u<368> t<Constant_bit_select> p<369> l<29>
n<> u<369> t<Constant_select> p<370> c<368> l<29>
n<> u<370> t<Net_lvalue> p<380> c<367> s<375> l<29>
n<i2> u<371> t<StringConst> p<372> l<29>
n<> u<372> t<Ps_or_hierarchical_identifier> p<375> c<371> s<374> l<29>
n<> u<373> t<Constant_bit_select> p<374> l<29>
n<> u<374> t<Constant_select> p<375> c<373> l<29>
n<> u<375> t<Net_lvalue> p<380> c<372> s<379> l<29>
n<a> u<376> t<StringConst> p<377> l<29>
n<> u<377> t<Primary_literal> p<378> c<376> l<29>
n<> u<378> t<Primary> p<379> c<377> l<29>
n<> u<379> t<Expression> p<380> c<378> l<29>
n<> u<380> t<Pass_enable_switch_instance> p<381> c<365> l<29>
n<> u<381> t<Gate_instantiation> p<382> c<363> l<29>
n<> u<382> t<Module_or_generate_item> p<383> c<381> l<29>
n<> u<383> t<Non_port_module_item> p<531> c<382> s<404> l<29>
n<> u<384> t<PassEnSwitch_Tranif0> p<402> s<401> l<30>
n<p1> u<385> t<StringConst> p<386> l<30>
n<> u<386> t<Name_of_instance> p<401> c<385> s<391> l<30>
n<i3> u<387> t<StringConst> p<388> l<30>
n<> u<388> t<Ps_or_hierarchical_identifier> p<391> c<387> s<390> l<30>
n<> u<389> t<Constant_bit_select> p<390> l<30>
n<> u<390> t<Constant_select> p<391> c<389> l<30>
n<> u<391> t<Net_lvalue> p<401> c<388> s<396> l<30>
n<one> u<392> t<StringConst> p<393> l<30>
n<> u<393> t<Ps_or_hierarchical_identifier> p<396> c<392> s<395> l<30>
n<> u<394> t<Constant_bit_select> p<395> l<30>
n<> u<395> t<Constant_select> p<396> c<394> l<30>
n<> u<396> t<Net_lvalue> p<401> c<393> s<400> l<30>
n<a> u<397> t<StringConst> p<398> l<30>
n<> u<398> t<Primary_literal> p<399> c<397> l<30>
n<> u<399> t<Primary> p<400> c<398> l<30>
n<> u<400> t<Expression> p<401> c<399> l<30>
n<> u<401> t<Pass_enable_switch_instance> p<402> c<386> l<30>
n<> u<402> t<Gate_instantiation> p<403> c<384> l<30>
n<> u<403> t<Module_or_generate_item> p<404> c<402> l<30>
n<> u<404> t<Non_port_module_item> p<531> c<403> s<425> l<30>
n<> u<405> t<PassEnSwitch_Tranif0> p<423> s<422> l<31>
n<p2> u<406> t<StringConst> p<407> l<31>
n<> u<407> t<Name_of_instance> p<422> c<406> s<412> l<31>
n<i3> u<408> t<StringConst> p<409> l<31>
n<> u<409> t<Ps_or_hierarchical_identifier> p<412> c<408> s<411> l<31>
n<> u<410> t<Constant_bit_select> p<411> l<31>
n<> u<411> t<Constant_select> p<412> c<410> l<31>
n<> u<412> t<Net_lvalue> p<422> c<409> s<417> l<31>
n<one> u<413> t<StringConst> p<414> l<31>
n<> u<414> t<Ps_or_hierarchical_identifier> p<417> c<413> s<416> l<31>
n<> u<415> t<Constant_bit_select> p<416> l<31>
n<> u<416> t<Constant_select> p<417> c<415> l<31>
n<> u<417> t<Net_lvalue> p<422> c<414> s<421> l<31>
n<b> u<418> t<StringConst> p<419> l<31>
n<> u<419> t<Primary_literal> p<420> c<418> l<31>
n<> u<420> t<Primary> p<421> c<419> l<31>
n<> u<421> t<Expression> p<422> c<420> l<31>
n<> u<422> t<Pass_enable_switch_instance> p<423> c<407> l<31>
n<> u<423> t<Gate_instantiation> p<424> c<405> l<31>
n<> u<424> t<Module_or_generate_item> p<425> c<423> l<31>
n<> u<425> t<Non_port_module_item> p<531> c<424> s<446> l<31>
n<> u<426> t<PassEnSwitch_Tranif0> p<444> s<443> l<32>
n<p3> u<427> t<StringConst> p<428> l<32>
n<> u<428> t<Name_of_instance> p<443> c<427> s<433> l<32>
n<cn> u<429> t<StringConst> p<430> l<32>
n<> u<430> t<Ps_or_hierarchical_identifier> p<433> c<429> s<432> l<32>
n<> u<431> t<Constant_bit_select> p<432> l<32>
n<> u<432> t<Constant_select> p<433> c<431> l<32>
n<> u<433> t<Net_lvalue> p<443> c<430> s<438> l<32>
n<i3> u<434> t<StringConst> p<435> l<32>
n<> u<435> t<Ps_or_hierarchical_identifier> p<438> c<434> s<437> l<32>
n<> u<436> t<Constant_bit_select> p<437> l<32>
n<> u<437> t<Constant_select> p<438> c<436> l<32>
n<> u<438> t<Net_lvalue> p<443> c<435> s<442> l<32>
n<c> u<439> t<StringConst> p<440> l<32>
n<> u<440> t<Primary_literal> p<441> c<439> l<32>
n<> u<441> t<Primary> p<442> c<440> l<32>
n<> u<442> t<Expression> p<443> c<441> l<32>
n<> u<443> t<Pass_enable_switch_instance> p<444> c<428> l<32>
n<> u<444> t<Gate_instantiation> p<445> c<426> l<32>
n<> u<445> t<Module_or_generate_item> p<446> c<444> l<32>
n<> u<446> t<Non_port_module_item> p<531> c<445> s<467> l<32>
n<> u<447> t<PassEnSwitch_Tranif0> p<465> s<464> l<33>
n<p4> u<448> t<StringConst> p<449> l<33>
n<> u<449> t<Name_of_instance> p<464> c<448> s<454> l<33>
n<i4> u<450> t<StringConst> p<451> l<33>
n<> u<451> t<Ps_or_hierarchical_identifier> p<454> c<450> s<453> l<33>
n<> u<452> t<Constant_bit_select> p<453> l<33>
n<> u<453> t<Constant_select> p<454> c<452> l<33>
n<> u<454> t<Net_lvalue> p<464> c<451> s<459> l<33>
n<one> u<455> t<StringConst> p<456> l<33>
n<> u<456> t<Ps_or_hierarchical_identifier> p<459> c<455> s<458> l<33>
n<> u<457> t<Constant_bit_select> p<458> l<33>
n<> u<458> t<Constant_select> p<459> c<457> l<33>
n<> u<459> t<Net_lvalue> p<464> c<456> s<463> l<33>
n<b> u<460> t<StringConst> p<461> l<33>
n<> u<461> t<Primary_literal> p<462> c<460> l<33>
n<> u<462> t<Primary> p<463> c<461> l<33>
n<> u<463> t<Expression> p<464> c<462> l<33>
n<> u<464> t<Pass_enable_switch_instance> p<465> c<449> l<33>
n<> u<465> t<Gate_instantiation> p<466> c<447> l<33>
n<> u<466> t<Module_or_generate_item> p<467> c<465> l<33>
n<> u<467> t<Non_port_module_item> p<531> c<466> s<488> l<33>
n<> u<468> t<PassEnSwitch_Tranif0> p<486> s<485> l<34>
n<p5> u<469> t<StringConst> p<470> l<34>
n<> u<470> t<Name_of_instance> p<485> c<469> s<475> l<34>
n<cn> u<471> t<StringConst> p<472> l<34>
n<> u<472> t<Ps_or_hierarchical_identifier> p<475> c<471> s<474> l<34>
n<> u<473> t<Constant_bit_select> p<474> l<34>
n<> u<474> t<Constant_select> p<475> c<473> l<34>
n<> u<475> t<Net_lvalue> p<485> c<472> s<480> l<34>
n<i4> u<476> t<StringConst> p<477> l<34>
n<> u<477> t<Ps_or_hierarchical_identifier> p<480> c<476> s<479> l<34>
n<> u<478> t<Constant_bit_select> p<479> l<34>
n<> u<479> t<Constant_select> p<480> c<478> l<34>
n<> u<480> t<Net_lvalue> p<485> c<477> s<484> l<34>
n<a> u<481> t<StringConst> p<482> l<34>
n<> u<482> t<Primary_literal> p<483> c<481> l<34>
n<> u<483> t<Primary> p<484> c<482> l<34>
n<> u<484> t<Expression> p<485> c<483> l<34>
n<> u<485> t<Pass_enable_switch_instance> p<486> c<470> l<34>
n<> u<486> t<Gate_instantiation> p<487> c<468> l<34>
n<> u<487> t<Module_or_generate_item> p<488> c<486> l<34>
n<> u<488> t<Non_port_module_item> p<531> c<487> s<509> l<34>
n<> u<489> t<PassEnSwitch_Tranif1> p<507> s<506> l<35>
n<n6> u<490> t<StringConst> p<491> l<35>
n<> u<491> t<Name_of_instance> p<506> c<490> s<496> l<35>
n<cout> u<492> t<StringConst> p<493> l<35>
n<> u<493> t<Ps_or_hierarchical_identifier> p<496> c<492> s<495> l<35>
n<> u<494> t<Constant_bit_select> p<495> l<35>
n<> u<495> t<Constant_select> p<496> c<494> l<35>
n<> u<496> t<Net_lvalue> p<506> c<493> s<501> l<35>
n<zero> u<497> t<StringConst> p<498> l<35>
n<> u<498> t<Ps_or_hierarchical_identifier> p<501> c<497> s<500> l<35>
n<> u<499> t<Constant_bit_select> p<500> l<35>
n<> u<500> t<Constant_select> p<501> c<499> l<35>
n<> u<501> t<Net_lvalue> p<506> c<498> s<505> l<35>
n<cn> u<502> t<StringConst> p<503> l<35>
n<> u<503> t<Primary_literal> p<504> c<502> l<35>
n<> u<504> t<Primary> p<505> c<503> l<35>
n<> u<505> t<Expression> p<506> c<504> l<35>
n<> u<506> t<Pass_enable_switch_instance> p<507> c<491> l<35>
n<> u<507> t<Gate_instantiation> p<508> c<489> l<35>
n<> u<508> t<Module_or_generate_item> p<509> c<507> l<35>
n<> u<509> t<Non_port_module_item> p<531> c<508> s<530> l<35>
n<> u<510> t<PassEnSwitch_Tranif0> p<528> s<527> l<36>
n<p6> u<511> t<StringConst> p<512> l<36>
n<> u<512> t<Name_of_instance> p<527> c<511> s<517> l<36>
n<cout> u<513> t<StringConst> p<514> l<36>
n<> u<514> t<Ps_or_hierarchical_identifier> p<517> c<513> s<516> l<36>
n<> u<515> t<Constant_bit_select> p<516> l<36>
n<> u<516> t<Constant_select> p<517> c<515> l<36>
n<> u<517> t<Net_lvalue> p<527> c<514> s<522> l<36>
n<one> u<518> t<StringConst> p<519> l<36>
n<> u<519> t<Ps_or_hierarchical_identifier> p<522> c<518> s<521> l<36>
n<> u<520> t<Constant_bit_select> p<521> l<36>
n<> u<521> t<Constant_select> p<522> c<520> l<36>
n<> u<522> t<Net_lvalue> p<527> c<519> s<526> l<36>
n<cn> u<523> t<StringConst> p<524> l<36>
n<> u<524> t<Primary_literal> p<525> c<523> l<36>
n<> u<525> t<Primary> p<526> c<524> l<36>
n<> u<526> t<Expression> p<527> c<525> l<36>
n<> u<527> t<Pass_enable_switch_instance> p<528> c<512> l<36>
n<> u<528> t<Gate_instantiation> p<529> c<510> l<36>
n<> u<529> t<Module_or_generate_item> p<530> c<528> l<36>
n<> u<530> t<Non_port_module_item> p<531> c<529> l<36>
n<> u<531> t<Module_declaration> p<532> c<229> l<18>
n<> u<532> t<Description> p<533> c<531> l<18>
n<> u<533> t<Source_text> p<534> c<76> l<1>
n<> u<534> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "carry_rtl".

[WRN:PA0205] dut.sv:8: No timescale set for "carry_gate".

[WRN:PA0205] dut.sv:18: No timescale set for "carry_trans".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:8: Compile module "work@carry_gate".

[INF:CP0303] dut.sv:1: Compile module "work@carry_rtl".

[INF:CP0303] dut.sv:18: Compile module "work@carry_trans".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:9: Implicit port type (wire) for "cout".

[NTE:CP0309] dut.sv:2: Implicit port type (wire) for "cout".

[NTE:CP0309] dut.sv:18: Implicit port type (wire) for "cout".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@carry_rtl".

[NTE:EL0503] dut.sv:8: Top level module "work@carry_gate".

[NTE:EL0503] dut.sv:18: Top level module "work@carry_trans".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 19.

[NTE:EL0511] Nb leaf instances: 17.

UHDM HTML COVERAGE REPORT: ../../build/tests/CarryTrans/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@carry_rtl)
|vpiName:work@carry_rtl
|uhdmallPackages:
\_package: builtin (builtin), parent:work@carry_rtl
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@carry_rtl
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@carry_rtl
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@carry_rtl
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_chandle_var: , line:40
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@carry_rtl
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@carry_rtl
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallModules:
\_module: work@carry_gate (work@carry_gate) dut.sv:8: , parent:work@carry_rtl
  |vpiDefName:work@carry_gate
  |vpiFullName:work@carry_gate
  |vpiPort:
  \_port: (a), line:8, parent:work@carry_gate
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.a), line:8, parent:work@carry_gate
        |vpiName:a
        |vpiFullName:work@carry_gate.a
  |vpiPort:
  \_port: (b), line:8, parent:work@carry_gate
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.b), line:8, parent:work@carry_gate
        |vpiName:b
        |vpiFullName:work@carry_gate.b
  |vpiPort:
  \_port: (c), line:8, parent:work@carry_gate
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.c), line:8, parent:work@carry_gate
        |vpiName:c
        |vpiFullName:work@carry_gate.c
  |vpiPort:
  \_port: (cout), line:9, parent:work@carry_gate
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.cout), line:9, parent:work@carry_gate
        |vpiName:cout
        |vpiFullName:work@carry_gate.cout
  |vpiNet:
  \_logic_net: (work@carry_gate.a), line:8, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.b), line:8, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.c), line:8, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.cout), line:9, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.x), line:11, parent:work@carry_gate
    |vpiName:x
    |vpiFullName:work@carry_gate.x
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_gate.y), line:11, parent:work@carry_gate
    |vpiName:y
    |vpiFullName:work@carry_gate.y
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_gate.z), line:11, parent:work@carry_gate
    |vpiName:z
    |vpiFullName:work@carry_gate.z
    |vpiNetType:1
|uhdmallModules:
\_module: work@carry_rtl (work@carry_rtl) dut.sv:1: , parent:work@carry_rtl
  |vpiDefName:work@carry_rtl
  |vpiFullName:work@carry_rtl
  |vpiPort:
  \_port: (a), line:1, parent:work@carry_rtl
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
        |vpiName:a
        |vpiFullName:work@carry_rtl.a
  |vpiPort:
  \_port: (b), line:1, parent:work@carry_rtl
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
        |vpiName:b
        |vpiFullName:work@carry_rtl.b
  |vpiPort:
  \_port: (c), line:1, parent:work@carry_rtl
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
        |vpiName:c
        |vpiFullName:work@carry_rtl.c
  |vpiPort:
  \_port: (cout), line:2, parent:work@carry_rtl
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2, parent:work@carry_rtl
        |vpiName:cout
        |vpiFullName:work@carry_rtl.cout
  |vpiContAssign:
  \_cont_assign: , line:3, parent:work@carry_rtl
    |vpiRhs:
    \_operation: , line:3
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:3
        |vpiOpType:29
        |vpiOperand:
        \_operation: , line:3
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.b), line:3
            |vpiName:b
            |vpiFullName:work@carry_rtl.b
            |vpiActual:
            \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
              |vpiName:b
              |vpiFullName:work@carry_rtl.b
        |vpiOperand:
        \_operation: , line:3
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
              |vpiName:a
              |vpiFullName:work@carry_rtl.a
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.c), line:3
            |vpiName:c
            |vpiFullName:work@carry_rtl.c
            |vpiActual:
            \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
              |vpiName:c
              |vpiFullName:work@carry_rtl.c
      |vpiOperand:
      \_operation: , line:3
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.b), line:3
          |vpiName:b
          |vpiFullName:work@carry_rtl.b
          |vpiActual:
          \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.c), line:3
          |vpiName:c
          |vpiFullName:work@carry_rtl.c
          |vpiActual:
          \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
    |vpiLhs:
    \_ref_obj: (work@carry_rtl.cout), line:3
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout
  |vpiNet:
  \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.cout), line:2, parent:work@carry_rtl
|uhdmallModules:
\_module: work@carry_trans (work@carry_trans) dut.sv:18: , parent:work@carry_rtl
  |vpiDefName:work@carry_trans
  |vpiFullName:work@carry_trans
  |vpiPort:
  \_port: (a), line:18, parent:work@carry_trans
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
        |vpiName:a
        |vpiFullName:work@carry_trans.a
  |vpiPort:
  \_port: (b), line:18, parent:work@carry_trans
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
        |vpiName:b
        |vpiFullName:work@carry_trans.b
  |vpiPort:
  \_port: (c), line:18, parent:work@carry_trans
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.c), line:18, parent:work@carry_trans
        |vpiName:c
        |vpiFullName:work@carry_trans.c
  |vpiPort:
  \_port: (cout), line:18, parent:work@carry_trans
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.cout), line:18, parent:work@carry_trans
        |vpiName:cout
        |vpiFullName:work@carry_trans.cout
  |vpiNet:
  \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.c), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.cout), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.i1), line:20, parent:work@carry_trans
    |vpiName:i1
    |vpiFullName:work@carry_trans.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i2), line:20, parent:work@carry_trans
    |vpiName:i2
    |vpiFullName:work@carry_trans.i2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i3), line:20, parent:work@carry_trans
    |vpiName:i3
    |vpiFullName:work@carry_trans.i3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i4), line:20, parent:work@carry_trans
    |vpiName:i4
    |vpiFullName:work@carry_trans.i4
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
    |vpiName:cn
    |vpiFullName:work@carry_trans.cn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.zero), line:22, parent:work@carry_trans
    |vpiName:zero
    |vpiFullName:work@carry_trans.zero
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.one), line:23, parent:work@carry_trans
    |vpiName:one
    |vpiFullName:work@carry_trans.one
    |vpiNetType:1
|uhdmtopModules:
\_module: work@carry_rtl (work@carry_rtl) dut.sv:1: 
  |vpiDefName:work@carry_rtl
  |vpiName:work@carry_rtl
  |vpiPort:
  \_port: (a), line:1, parent:work@carry_rtl
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
        |vpiName:a
        |vpiFullName:work@carry_rtl.a
  |vpiPort:
  \_port: (b), line:1, parent:work@carry_rtl
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
        |vpiName:b
        |vpiFullName:work@carry_rtl.b
  |vpiPort:
  \_port: (c), line:1, parent:work@carry_rtl
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
        |vpiName:c
        |vpiFullName:work@carry_rtl.c
  |vpiPort:
  \_port: (cout), line:2, parent:work@carry_rtl
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2, parent:work@carry_rtl
        |vpiName:cout
        |vpiFullName:work@carry_rtl.cout
  |vpiContAssign:
  \_cont_assign: , line:3, parent:work@carry_rtl
    |vpiRhs:
    \_operation: , line:3
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:3
        |vpiOpType:29
        |vpiOperand:
        \_operation: , line:3
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.b), line:3
            |vpiName:b
            |vpiFullName:work@carry_rtl.b
            |vpiActual:
            \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
        |vpiOperand:
        \_operation: , line:3
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.c), line:3
            |vpiName:c
            |vpiFullName:work@carry_rtl.c
            |vpiActual:
            \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
      |vpiOperand:
      \_operation: , line:3
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.b), line:3
          |vpiName:b
          |vpiFullName:work@carry_rtl.b
          |vpiActual:
          \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.c), line:3
          |vpiName:c
          |vpiFullName:work@carry_rtl.c
          |vpiActual:
          \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
    |vpiLhs:
    \_ref_obj: (work@carry_rtl.cout), line:3
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.a), line:1, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.b), line:1, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.c), line:1, parent:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.cout), line:2, parent:work@carry_rtl
|uhdmtopModules:
\_module: work@carry_gate (work@carry_gate) dut.sv:8: 
  |vpiDefName:work@carry_gate
  |vpiName:work@carry_gate
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g1), line:12, parent:work@carry_gate
    |vpiDefName:work@and
    |vpiName:g1
    |vpiFullName:work@carry_gate.g1
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:12, parent:work@carry_gate.g1
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (x), line:12
        |vpiName:x
        |vpiActual:
        \_logic_net: (work@carry_gate.x), line:11, parent:work@carry_gate
          |vpiName:x
          |vpiFullName:work@carry_gate.x
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:12, parent:work@carry_gate.g1
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:12
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@carry_gate.a), line:8, parent:work@carry_gate
          |vpiName:a
          |vpiFullName:work@carry_gate.a
    |vpiPrimTerm:
    \_prim_term: , line:12, parent:work@carry_gate.g1
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:12
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@carry_gate.b), line:8, parent:work@carry_gate
          |vpiName:b
          |vpiFullName:work@carry_gate.b
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g2), line:13, parent:work@carry_gate
    |vpiDefName:work@and
    |vpiName:g2
    |vpiFullName:work@carry_gate.g2
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:13, parent:work@carry_gate.g2
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y), line:13
        |vpiName:y
        |vpiActual:
        \_logic_net: (work@carry_gate.y), line:11, parent:work@carry_gate
          |vpiName:y
          |vpiFullName:work@carry_gate.y
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:13, parent:work@carry_gate.g2
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:13
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@carry_gate.a), line:8, parent:work@carry_gate
    |vpiPrimTerm:
    \_prim_term: , line:13, parent:work@carry_gate.g2
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (c), line:13
        |vpiName:c
        |vpiActual:
        \_logic_net: (work@carry_gate.c), line:8, parent:work@carry_gate
          |vpiName:c
          |vpiFullName:work@carry_gate.c
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g3), line:14, parent:work@carry_gate
    |vpiDefName:work@and
    |vpiName:g3
    |vpiFullName:work@carry_gate.g3
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@carry_gate.g3
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (z), line:14
        |vpiName:z
        |vpiActual:
        \_logic_net: (work@carry_gate.z), line:11, parent:work@carry_gate
          |vpiName:z
          |vpiFullName:work@carry_gate.z
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@carry_gate.g3
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (b), line:14
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@carry_gate.b), line:8, parent:work@carry_gate
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@carry_gate.g3
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (c), line:14
        |vpiName:c
        |vpiActual:
        \_logic_net: (work@carry_gate.c), line:8, parent:work@carry_gate
  |vpiPrimitive:
  \_gate: work@or (work@carry_gate.g4), line:15, parent:work@carry_gate
    |vpiDefName:work@or
    |vpiName:g4
    |vpiFullName:work@carry_gate.g4
    |vpiPrimType:4
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@carry_gate.g4
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (cout), line:15
        |vpiName:cout
        |vpiActual:
        \_logic_net: (work@carry_gate.cout), line:9, parent:work@carry_gate
          |vpiName:cout
          |vpiFullName:work@carry_gate.cout
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@carry_gate.g4
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (x), line:15
        |vpiName:x
        |vpiActual:
        \_logic_net: (work@carry_gate.x), line:11, parent:work@carry_gate
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@carry_gate.g4
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (y), line:15
        |vpiName:y
        |vpiActual:
        \_logic_net: (work@carry_gate.y), line:11, parent:work@carry_gate
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@carry_gate.g4
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_ref_obj: (z), line:15
        |vpiName:z
        |vpiActual:
        \_logic_net: (work@carry_gate.z), line:11, parent:work@carry_gate
  |vpiPort:
  \_port: (a), line:8, parent:work@carry_gate
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.a), line:8, parent:work@carry_gate
  |vpiPort:
  \_port: (b), line:8, parent:work@carry_gate
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.b), line:8, parent:work@carry_gate
  |vpiPort:
  \_port: (c), line:8, parent:work@carry_gate
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.c), line:8, parent:work@carry_gate
  |vpiPort:
  \_port: (cout), line:9, parent:work@carry_gate
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_gate.cout), line:9, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.a), line:8, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.b), line:8, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.c), line:8, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.cout), line:9, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.x), line:11, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.y), line:11, parent:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.z), line:11, parent:work@carry_gate
|uhdmtopModules:
\_module: work@carry_trans (work@carry_trans) dut.sv:18: 
  |vpiDefName:work@carry_trans
  |vpiName:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n1), line:25, parent:work@carry_trans
    |vpiDefName:work@tranif1
    |vpiName:n1
    |vpiFullName:work@carry_trans.n1
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:25, parent:work@carry_trans.n1
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (i1), line:25
        |vpiName:i1
        |vpiActual:
        \_logic_net: (work@carry_trans.i1), line:20, parent:work@carry_trans
          |vpiName:i1
          |vpiFullName:work@carry_trans.i1
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:25, parent:work@carry_trans.n1
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (zero), line:25
        |vpiName:zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22
          |vpiName:zero
          |vpiFullName:work@carry_trans.zero
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:25, parent:work@carry_trans.n1
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (a), line:25
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
          |vpiName:a
          |vpiFullName:work@carry_trans.a
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n2), line:26, parent:work@carry_trans
    |vpiDefName:work@tranif1
    |vpiName:n2
    |vpiFullName:work@carry_trans.n2
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:26, parent:work@carry_trans.n2
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (i1), line:26
        |vpiName:i1
        |vpiActual:
        \_logic_net: (work@carry_trans.i1), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:26, parent:work@carry_trans.n2
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (zero), line:26
        |vpiName:zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22
    |vpiPrimTerm:
    \_prim_term: , line:26, parent:work@carry_trans.n2
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:26
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
          |vpiName:b
          |vpiFullName:work@carry_trans.b
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n3), line:27, parent:work@carry_trans
    |vpiDefName:work@tranif1
    |vpiName:n3
    |vpiFullName:work@carry_trans.n3
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:27, parent:work@carry_trans.n3
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (cn), line:27
        |vpiName:cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
          |vpiName:cn
          |vpiFullName:work@carry_trans.cn
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:27, parent:work@carry_trans.n3
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (i1), line:27
        |vpiName:i1
        |vpiActual:
        \_logic_net: (work@carry_trans.i1), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:27, parent:work@carry_trans.n3
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (c), line:27
        |vpiName:c
        |vpiActual:
        \_logic_net: (work@carry_trans.c), line:18, parent:work@carry_trans
          |vpiName:c
          |vpiFullName:work@carry_trans.c
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n4), line:28, parent:work@carry_trans
    |vpiDefName:work@tranif1
    |vpiName:n4
    |vpiFullName:work@carry_trans.n4
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:28, parent:work@carry_trans.n4
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (i2), line:28
        |vpiName:i2
        |vpiActual:
        \_logic_net: (work@carry_trans.i2), line:20, parent:work@carry_trans
          |vpiName:i2
          |vpiFullName:work@carry_trans.i2
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:28, parent:work@carry_trans.n4
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (zero), line:28
        |vpiName:zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22
    |vpiPrimTerm:
    \_prim_term: , line:28, parent:work@carry_trans.n4
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:28
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n5), line:29, parent:work@carry_trans
    |vpiDefName:work@tranif1
    |vpiName:n5
    |vpiFullName:work@carry_trans.n5
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:29, parent:work@carry_trans.n5
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (cn), line:29
        |vpiName:cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:29, parent:work@carry_trans.n5
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (i2), line:29
        |vpiName:i2
        |vpiActual:
        \_logic_net: (work@carry_trans.i2), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:29, parent:work@carry_trans.n5
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (a), line:29
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p1), line:30, parent:work@carry_trans
    |vpiDefName:work@tranif0
    |vpiName:p1
    |vpiFullName:work@carry_trans.p1
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:30, parent:work@carry_trans.p1
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (i3), line:30
        |vpiName:i3
        |vpiActual:
        \_logic_net: (work@carry_trans.i3), line:20, parent:work@carry_trans
          |vpiName:i3
          |vpiFullName:work@carry_trans.i3
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:30, parent:work@carry_trans.p1
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (one), line:30
        |vpiName:one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23
          |vpiName:one
          |vpiFullName:work@carry_trans.one
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:30, parent:work@carry_trans.p1
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (a), line:30
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p2), line:31, parent:work@carry_trans
    |vpiDefName:work@tranif0
    |vpiName:p2
    |vpiFullName:work@carry_trans.p2
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:31, parent:work@carry_trans.p2
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (i3), line:31
        |vpiName:i3
        |vpiActual:
        \_logic_net: (work@carry_trans.i3), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:31, parent:work@carry_trans.p2
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (one), line:31
        |vpiName:one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23
    |vpiPrimTerm:
    \_prim_term: , line:31, parent:work@carry_trans.p2
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:31
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p3), line:32, parent:work@carry_trans
    |vpiDefName:work@tranif0
    |vpiName:p3
    |vpiFullName:work@carry_trans.p3
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:32, parent:work@carry_trans.p3
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (cn), line:32
        |vpiName:cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:32, parent:work@carry_trans.p3
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (i3), line:32
        |vpiName:i3
        |vpiActual:
        \_logic_net: (work@carry_trans.i3), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:32, parent:work@carry_trans.p3
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (c), line:32
        |vpiName:c
        |vpiActual:
        \_logic_net: (work@carry_trans.c), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p4), line:33, parent:work@carry_trans
    |vpiDefName:work@tranif0
    |vpiName:p4
    |vpiFullName:work@carry_trans.p4
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:33, parent:work@carry_trans.p4
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (i4), line:33
        |vpiName:i4
        |vpiActual:
        \_logic_net: (work@carry_trans.i4), line:20, parent:work@carry_trans
          |vpiName:i4
          |vpiFullName:work@carry_trans.i4
          |vpiNetType:1
    |vpiPrimTerm:
    \_prim_term: , line:33, parent:work@carry_trans.p4
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (one), line:33
        |vpiName:one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23
    |vpiPrimTerm:
    \_prim_term: , line:33, parent:work@carry_trans.p4
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:33
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p5), line:34, parent:work@carry_trans
    |vpiDefName:work@tranif0
    |vpiName:p5
    |vpiFullName:work@carry_trans.p5
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:34, parent:work@carry_trans.p5
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (cn), line:34
        |vpiName:cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:34, parent:work@carry_trans.p5
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (i4), line:34
        |vpiName:i4
        |vpiActual:
        \_logic_net: (work@carry_trans.i4), line:20, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:34, parent:work@carry_trans.p5
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (a), line:34
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n6), line:35, parent:work@carry_trans
    |vpiDefName:work@tranif1
    |vpiName:n6
    |vpiFullName:work@carry_trans.n6
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:35, parent:work@carry_trans.n6
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (cout), line:35
        |vpiName:cout
        |vpiActual:
        \_logic_net: (work@carry_trans.cout), line:18, parent:work@carry_trans
          |vpiName:cout
          |vpiFullName:work@carry_trans.cout
    |vpiPrimTerm:
    \_prim_term: , line:35, parent:work@carry_trans.n6
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (zero), line:35
        |vpiName:zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22
    |vpiPrimTerm:
    \_prim_term: , line:35, parent:work@carry_trans.n6
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (cn), line:35
        |vpiName:cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p6), line:36, parent:work@carry_trans
    |vpiDefName:work@tranif0
    |vpiName:p6
    |vpiFullName:work@carry_trans.p6
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:36, parent:work@carry_trans.p6
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (cout), line:36
        |vpiName:cout
        |vpiActual:
        \_logic_net: (work@carry_trans.cout), line:18, parent:work@carry_trans
    |vpiPrimTerm:
    \_prim_term: , line:36, parent:work@carry_trans.p6
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (one), line:36
        |vpiName:one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23
    |vpiPrimTerm:
    \_prim_term: , line:36, parent:work@carry_trans.p6
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (cn), line:36
        |vpiName:cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
  |vpiPort:
  \_port: (a), line:18, parent:work@carry_trans
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
  |vpiPort:
  \_port: (b), line:18, parent:work@carry_trans
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
  |vpiPort:
  \_port: (c), line:18, parent:work@carry_trans
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.c), line:18, parent:work@carry_trans
  |vpiPort:
  \_port: (cout), line:18, parent:work@carry_trans
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@carry_trans.cout), line:18, parent:work@carry_trans
  |vpiContAssign:
  \_cont_assign: , line:22, parent:work@carry_trans
    |vpiRhs:
    \_constant: , line:22
      |vpiConstType:3
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
    |vpiLhs:
    \_logic_net: (work@carry_trans.zero), line:22
  |vpiContAssign:
  \_cont_assign: , line:23, parent:work@carry_trans
    |vpiRhs:
    \_constant: , line:23
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_logic_net: (work@carry_trans.one), line:23
  |vpiNet:
  \_logic_net: (work@carry_trans.a), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.b), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.c), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.cout), line:18, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.i1), line:20, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.i2), line:20, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.i3), line:20, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.i4), line:20, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.cn), line:20, parent:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.zero), line:22
  |vpiNet:
  \_logic_net: (work@carry_trans.one), line:23
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 11

