INFO: [HLS 200-2005] Using work_dir /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=RNG.cpp' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=RNG.h' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=RNG_tb.cpp' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=RNG' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 12 16:07:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/minh/.Xilinx/Vivado/2024.2/Vivado_init.tcl'
Sourcing tcl script '/home/minh/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in /home/minh/.Xilinx/Vivado/2024.2/init.tcl is not used. Vivado_init.tcl is already sourced.
INFO: [Common 17-1463] Init.tcl in /home/minh/.Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/hls_data.json outdir=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip srcdir=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/misc
INFO: Copied 9 verilog file(s) to /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/verilog
INFO: Copied 9 vhdl file(s) to /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/vhdl
Generating 4 subcores in /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/ip.tmp:
impl/misc/RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl
impl/misc/RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
impl/misc/RNG_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/RNG_uitodp_64ns_64_6_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/verilog
INFO: Generating RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip via file impl/misc/RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: Done generating RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip via file impl/misc/RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: Generating RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: Done generating RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: Generating RNG_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/RNG_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating RNG_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/RNG_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating RNG_uitodp_64ns_64_6_no_dsp_1_ip via file impl/misc/RNG_uitodp_64ns_64_6_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_uitodp_64ns_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_uitodp_64ns_64_6_no_dsp_1_ip'...
INFO: Done generating RNG_uitodp_64ns_64_6_no_dsp_1_ip via file impl/misc/RNG_uitodp_64ns_64_6_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/vhdl/RNG.vhd (RNG)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface seedi
INFO: Add data interface randFloat
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/component.xml
INFO: Created IP archive /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/xilinx_com_hls_RNG_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 16:08:07 2025...
INFO: [HLS 200-802] Generated output file RNG/RNG.zip
INFO: [HLS 200-112] Total CPU user time: 20.75 seconds. Total CPU system time: 1.15 seconds. Total elapsed time: 23.94 seconds; peak allocated memory: 385.266 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 27s
