
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000117                       # Number of seconds simulated
sim_ticks                                   116792500                       # Number of ticks simulated
final_tick                                  116792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126074                       # Simulator instruction rate (inst/s)
host_op_rate                                   129738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53689374                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646680                       # Number of bytes of host memory used
host_seconds                                     2.18                       # Real time elapsed on the host
sim_insts                                      274203                       # Number of instructions simulated
sim_ops                                        282219                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              71488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 12                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          326048334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          286045765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             612094099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     326048334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        326048334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6575765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6575765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6575765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         326048334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         286045765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            618669863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         12                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       12                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  71168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     116790000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   12                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.326733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.074477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.621585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     31.68%     31.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     23.76%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     10.89%     66.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      9.90%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.96%     80.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.97%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.99%     84.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.98%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28     13.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          202                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7777500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                28627500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6994.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25744.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       609.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    612.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103353.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1194480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   651750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6684600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              7119840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41447835                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             29194500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               86293005                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            789.840211                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     51224000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      57316000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   219240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   119625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1084200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              7119840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25274655                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43381500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               77199060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.603297                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     75457000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33603000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   25344                       # Number of BP lookups
system.cpu.branchPred.condPredicted             23277                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1896                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                20513                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   19811                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.577780                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     694                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           233586                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              14599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         305282                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       25344                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              20505                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        180299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3843                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           108                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          453                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     85320                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   346                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             197638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.601666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.260193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    50608     25.61%     25.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60151     30.43%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4238      2.14%     58.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    82641     41.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               197638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.108500                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.306936                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    14852                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 38501                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    141119                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1539                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1627                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  815                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   317                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 303027                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  6885                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1627                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    20401                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3422                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5020                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    137073                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 30095                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 297137                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2274                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    85                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     10                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  29317                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              376983                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1463584                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           478740                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                360483                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16500                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             91                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3471                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                72274                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               12605                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               213                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               95                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     294724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 218                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    290960                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               974                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        34253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             43                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        197638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.472187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.322129                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               73387     37.13%     37.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               29519     14.94%     52.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25497     12.90%     64.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               66496     33.65%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2736      1.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          197638                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4101      8.95%      8.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1204      2.63%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  34826     76.03%     87.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5677     12.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                159410     54.79%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                48199     16.57%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                71203     24.47%     95.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12145      4.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 290960                       # Type of FU issued
system.cpu.iq.rate                           1.245623                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       45808                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.157437                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             826264                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            307652                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       286492                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  76                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 336720                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      48                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4346                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          844                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1627                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     523                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1306                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              294957                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 72274                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                12605                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 91                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1301                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            730                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          925                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1655                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                287668                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 69488                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3292                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                        81477                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    21531                       # Number of branches executed
system.cpu.iew.exec_stores                      11989                       # Number of stores executed
system.cpu.iew.exec_rate                     1.231529                       # Inst execution rate
system.cpu.iew.wb_sent                         286625                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        286520                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    197284                       # num instructions producing a value
system.cpu.iew.wb_consumers                    271920                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.226615                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.725522                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            9305                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1602                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       195591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.442904                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.246564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        95793     48.98%     48.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        42797     21.88%     70.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        19754     10.10%     80.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16140      8.25%     89.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1620      0.83%     90.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2225      1.14%     91.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2043      1.04%     92.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          121      0.06%     92.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        15098      7.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       195591                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               274203                       # Number of instructions committed
system.cpu.commit.committedOps                 282219                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          79689                       # Number of memory references committed
system.cpu.commit.loads                         67928                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                      21018                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    261669                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           154381     54.70%     54.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           48146     17.06%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           67928     24.07%     95.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          11761      4.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            282219                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 15098                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       471834                       # The number of ROB reads
system.cpu.rob.rob_writes                      585099                       # The number of ROB writes
system.cpu.timesIdled                             438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      274203                       # Number of Instructions Simulated
system.cpu.committedOps                        282219                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.851873                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.851873                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.173885                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.173885                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   461180                       # number of integer regfile reads
system.cpu.int_regfile_writes                  249244                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1068316                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   115598                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   81901                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                31                       # number of replacements
system.cpu.dcache.tags.tagsinuse           367.777662                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               78156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               522                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.724138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   367.777662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.359158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.359158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.479492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            162542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           162542                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        69050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69050                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         9002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9002                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         78052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            78052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        78054                       # number of overall hits
system.cpu.dcache.overall_hits::total           78054                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2614                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2852                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2852                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2852                       # number of overall misses
system.cpu.dcache.overall_misses::total          2852                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13529000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13529000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    137314247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    137314247                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       133000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       133000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    150843247                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    150843247                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    150843247                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    150843247                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        69288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        11616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        80904                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        80904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        80906                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        80906                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003435                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.225034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.225034                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.035252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.035251                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035251                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56844.537815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56844.537815                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52530.316373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52530.316373                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52890.339060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52890.339060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52890.339060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52890.339060                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        26615                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             314                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    84.761146                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           81                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2251                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2332                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2332                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2332                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2332                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9098500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9098500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     18736748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18736748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     27835248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27835248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     27835248                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27835248                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006427                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57952.229299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57952.229299                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51616.385675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51616.385675                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        62500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53529.323077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53529.323077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53529.323077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53529.323077                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               214                       # number of replacements
system.cpu.icache.tags.tagsinuse           298.022365                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               84577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            142.146218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   298.022365                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.582075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.582075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            171225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           171225                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        84577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           84577                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         84577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            84577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        84577                       # number of overall hits
system.cpu.icache.overall_hits::total           84577                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     38964739                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38964739                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     38964739                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38964739                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     38964739                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38964739                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        85315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        85315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        85315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        85315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        85315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        85315                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008650                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008650                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52797.749322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52797.749322                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52797.749322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52797.749322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52797.749322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52797.749322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11488                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               154                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.597403                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32025241                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32025241                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32025241                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32025241                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32025241                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32025241                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006986                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006986                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006986                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006986                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53733.625839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53733.625839                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53733.625839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53733.625839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53733.625839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53733.625839                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 755                       # Transaction distribution
system.membus.trans_dist::ReadResp                754                       # Transaction distribution
system.membus.trans_dist::Writeback                12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               363                       # Transaction distribution
system.membus.trans_dist::ReadExResp              363                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        34176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1130                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1130                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1537500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3163750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2777250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
