{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 1.8,
          "height": 1.8,
          "width": 1.8
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.25
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "reform-kintex.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.45,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Common",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_A",
        "nets": [
          "RAM_A0",
          "RAM_A1",
          "RAM_A10",
          "RAM_A11",
          "RAM_A12",
          "RAM_A13",
          "RAM_A14",
          "RAM_A15",
          "RAM_A2",
          "RAM_A3",
          "RAM_A4",
          "RAM_A5",
          "RAM_A6",
          "RAM_A7",
          "RAM_A8",
          "RAM_A9",
          "RAM_BA0",
          "RAM_BA1",
          "RAM_BA2",
          "RAM_CAS#",
          "RAM_CK+",
          "RAM_CK-",
          "RAM_CKE",
          "RAM_ODT",
          "RAM_RAS#",
          "RAM_WE#"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D",
        "nets": [
          "RAM_D0",
          "RAM_D1",
          "RAM_D10",
          "RAM_D11",
          "RAM_D12",
          "RAM_D13",
          "RAM_D14",
          "RAM_D15",
          "RAM_D16",
          "RAM_D17",
          "RAM_D18",
          "RAM_D19",
          "RAM_D2",
          "RAM_D20",
          "RAM_D21",
          "RAM_D22",
          "RAM_D23",
          "RAM_D24",
          "RAM_D25",
          "RAM_D26",
          "RAM_D27",
          "RAM_D28",
          "RAM_D29",
          "RAM_D3",
          "RAM_D30",
          "RAM_D31",
          "RAM_D4",
          "RAM_D5",
          "RAM_D6",
          "RAM_D7",
          "RAM_D8",
          "RAM_D9",
          "RAM_DM0",
          "RAM_DM1",
          "RAM_DM2",
          "RAM_DM3"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "High Speed",
        "nets": [
          "/RAM/PCIE2_GTX_CLK_HOST_N",
          "/RAM/PCIE2_GTX_CLK_HOST_P",
          "/RAM/PCIE2_GTX_CLK_N",
          "/RAM/PCIE2_GTX_CLK_P",
          "/RAM/USB2_GTX_N",
          "/RAM/USB2_GTX_P",
          "CCLK",
          "CLK_100MHZ",
          "DAC_BCLK",
          "DAC_DIN",
          "DAC_DOUT",
          "DAC_MCLK",
          "DAC_RXFS",
          "DAC_SCL",
          "DAC_SDA",
          "DAC_TXFS",
          "DISP1_CLK",
          "DISP1_DE",
          "DISP1_HS",
          "DISP1_RGB0",
          "DISP1_RGB1",
          "DISP1_RGB10",
          "DISP1_RGB11",
          "DISP1_RGB12",
          "DISP1_RGB13",
          "DISP1_RGB14",
          "DISP1_RGB15",
          "DISP1_RGB16",
          "DISP1_RGB17",
          "DISP1_RGB18",
          "DISP1_RGB19",
          "DISP1_RGB2",
          "DISP1_RGB20",
          "DISP1_RGB21",
          "DISP1_RGB22",
          "DISP1_RGB23",
          "DISP1_RGB3",
          "DISP1_RGB4",
          "DISP1_RGB5",
          "DISP1_RGB6",
          "DISP1_RGB7",
          "DISP1_RGB8",
          "DISP1_RGB9",
          "DISP1_SCL",
          "DISP1_SDA",
          "DISP1_VS",
          "DISP2_DE",
          "DISP2_HS",
          "DISP2_PCLK",
          "DISP2_RGB0",
          "DISP2_RGB1",
          "DISP2_RGB10",
          "DISP2_RGB11",
          "DISP2_RGB12",
          "DISP2_RGB13",
          "DISP2_RGB14",
          "DISP2_RGB15",
          "DISP2_RGB16",
          "DISP2_RGB17",
          "DISP2_RGB18",
          "DISP2_RGB19",
          "DISP2_RGB2",
          "DISP2_RGB20",
          "DISP2_RGB21",
          "DISP2_RGB22",
          "DISP2_RGB23",
          "DISP2_RGB3",
          "DISP2_RGB4",
          "DISP2_RGB5",
          "DISP2_RGB6",
          "DISP2_RGB7",
          "DISP2_RGB8",
          "DISP2_RGB9",
          "DISP2_SCL",
          "DISP2_SDA",
          "DISP2_VS",
          "ETH0_A+",
          "ETH0_A-",
          "ETH0_B+",
          "ETH0_B-",
          "ETH0_C+",
          "ETH0_C-",
          "ETH0_D+",
          "ETH0_D-",
          "ETH_MDC",
          "ETH_MDIO",
          "ETH_REF_CLK",
          "ETH_RX_CLK",
          "ETH_RX_D0",
          "ETH_RX_D1",
          "ETH_RX_D2",
          "ETH_RX_D3",
          "ETH_RX_DV",
          "ETH_TX_CLK",
          "ETH_TX_D0",
          "ETH_TX_D1",
          "ETH_TX_D2",
          "ETH_TX_D3",
          "ETH_TX_EN",
          "HDMI_CLK+",
          "HDMI_CLK-",
          "HDMI_D0+",
          "HDMI_D0-",
          "HDMI_D1+",
          "HDMI_D1-",
          "HDMI_D2+",
          "HDMI_D2-",
          "HDMI_SCL",
          "HDMI_SDA",
          "PCIE1_CLK_HOST_N",
          "PCIE1_CLK_HOST_P",
          "PCIE1_CLK_N",
          "PCIE1_CLK_P",
          "PCIE1_RX_N",
          "PCIE1_RX_P",
          "PCIE1_TX_N",
          "PCIE1_TX_P",
          "PCIE2_CLK_N",
          "PCIE2_CLK_P",
          "PCIE2_RX_N",
          "PCIE2_RX_P",
          "PCIE2_TX_N",
          "PCIE2_TX_P",
          "RAM_DQS0+",
          "RAM_DQS0-",
          "RAM_DQS1+",
          "RAM_DQS1-",
          "RAM_DQS2+",
          "RAM_DQS2-",
          "RAM_DQS3+",
          "RAM_DQS3-",
          "USB1_DN",
          "USB1_DP",
          "USB1_RX_N",
          "USB1_RX_P",
          "USB1_TX_N",
          "USB1_TX_P",
          "USB2_DN",
          "USB2_DP",
          "USB2_RX_N",
          "USB2_RX_P",
          "USB2_TX_N",
          "USB2_TX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.15,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "pdf/",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "934af4ec-3bec-4fa5-90fd-69eaa32ffc1b",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005fc501ab",
      "FPGA, RAM, Support"
    ]
  ],
  "text_variables": {}
}
