Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Oct  5 10:48:24 2024
| Host         : LAPTOP-D8D1P33S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PISO_register_timing_summary_routed.rpt -pb PISO_register_timing_summary_routed.pb -rpx PISO_register_timing_summary_routed.rpx -warn_on_violation
| Design       : PISO_register
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 2.703ns (67.705%)  route 1.289ns (32.295%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  dff3/q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dff3/q_reg/Q
                         net (fo=1, routed)           1.289     1.558    dout_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.992 r  dout_OBUF_inst/O
                         net (fo=0)                   0.000     3.992    dout
    U16                                                               r  dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.938ns  (logic 0.882ns (45.489%)  route 1.057ns (54.511%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.057     1.885    dff1/reset
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.053     1.938 r  dff1/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.938    dff2/q_reg_0
    SLICE_X1Y3           FDRE                                         r  dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.937ns  (logic 0.882ns (45.517%)  route 1.055ns (54.483%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.055     1.884    dff0/reset_IBUF
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.053     1.937 r  dff0/q_i_1/O
                         net (fo=1, routed)           0.000     1.937    dff1/q_reg_1
    SLICE_X1Y3           FDRE                                         r  dff1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            dff3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.880ns  (logic 0.881ns (46.868%)  route 0.999ns (53.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  s0_IBUF_inst/O
                         net (fo=3, routed)           0.999     1.827    mux2/s0_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.053     1.880 r  mux2/o0/O
                         net (fo=1, routed)           0.000     1.880    dff3/w_5
    SLICE_X0Y3           FDRE                                         r  dff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff0/q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.829ns (47.424%)  route 0.919ns (52.576%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.919     1.748    dff0/reset_IBUF
    SLICE_X0Y3           FDRE                                         r  dff0/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff3/q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.829ns (47.424%)  route 0.919ns (52.576%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.919     1.748    dff3/reset
    SLICE_X0Y3           FDRE                                         r  dff3/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[0]
                            (input port)
  Destination:            dff0/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.569ns  (logic 0.819ns (52.168%)  route 0.751ns (47.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  i[0] (IN)
                         net (fo=0)                   0.000     0.000    i[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.751     1.569    dff0/i_IBUF[0]
    SLICE_X0Y3           FDRE                                         r  dff0/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (59.957%)  route 0.085ns (40.043%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  dff2/q_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dff2/q_reg/Q
                         net (fo=1, routed)           0.085     0.185    mux2/w_4
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.028     0.213 r  mux2/o0/O
                         net (fo=1, routed)           0.000     0.213    dff3/w_5
    SLICE_X0Y3           FDRE                                         r  dff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.386%)  route 0.181ns (58.614%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  dff1/q_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dff1/q_reg/Q
                         net (fo=1, routed)           0.181     0.281    dff1/w_2
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.028     0.309 r  dff1/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    dff2/q_reg_0
    SLICE_X1Y3           FDRE                                         r  dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.157ns (39.785%)  route 0.238ns (60.215%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  dff0/q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dff0/q_reg/Q
                         net (fo=1, routed)           0.238     0.329    dff0/w_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.066     0.395 r  dff0/q_i_1/O
                         net (fo=1, routed)           0.000     0.395    dff1/q_reg_1
    SLICE_X1Y3           FDRE                                         r  dff1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[0]
                            (input port)
  Destination:            dff0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.083ns (20.274%)  route 0.326ns (79.726%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  i[0] (IN)
                         net (fo=0)                   0.000     0.000    i[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.326     0.408    dff0/i_IBUF[0]
    SLICE_X0Y3           FDRE                                         r  dff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff0/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.093ns (19.564%)  route 0.382ns (80.436%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.382     0.475    dff0/reset_IBUF
    SLICE_X0Y3           FDRE                                         r  dff0/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff3/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.093ns (19.564%)  route 0.382ns (80.436%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.382     0.475    dff3/reset
    SLICE_X0Y3           FDRE                                         r  dff3/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.363ns (79.888%)  route 0.343ns (20.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  dff3/q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dff3/q_reg/Q
                         net (fo=1, routed)           0.343     0.443    dout_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.263     1.706 r  dout_OBUF_inst/O
                         net (fo=0)                   0.000     1.706    dout
    U16                                                               r  dout (OUT)
  -------------------------------------------------------------------    -------------------





