
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -196.91

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3481.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.97    0.79    1.23 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.39    1.39   library removal time
                                  1.39   data required time
-----------------------------------------------------------------------------
                                  1.39   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.02    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.30    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3481.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.97    0.79    1.23 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.17    2.03   library recovery time
                                  2.03   data required time
-----------------------------------------------------------------------------
                                  2.03   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.65    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.17    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   41.95    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.66    0.01    0.03    0.18 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   41.44    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.08    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.18    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   47.18    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.97    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.89    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.24    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.54    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   36.59    0.17    0.19    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.72    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    4.41    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20603_/A (INV_X1)
     7   14.87    0.04    0.05    1.06 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.06 ^ _20604_/A2 (NAND2_X1)
     1    3.59    0.02    0.02    1.08 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.08 v _30153_/B (FA_X1)
     1    3.51    0.02    0.08    1.17 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.17 v _30168_/CI (FA_X1)
     1    1.90    0.01    0.11    1.28 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.28 ^ _21493_/A (INV_X1)
     1    2.78    0.01    0.01    1.29 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.29 v _30169_/CI (FA_X1)
     1    5.23    0.02    0.09    1.38 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.38 v _30174_/A (FA_X1)
     1    1.96    0.01    0.12    1.50 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.50 ^ _21168_/A (INV_X1)
     1    3.72    0.01    0.01    1.51 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.51 v _30178_/A (FA_X1)
     1    4.00    0.02    0.12    1.63 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.63 ^ _30179_/A (FA_X1)
     1    2.32    0.02    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.72 v _21495_/A (INV_X1)
     1    3.43    0.01    0.02    1.74 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.74 ^ _30534_/A (HA_X1)
     2    4.24    0.03    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    6.96    0.02    0.03    1.83 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.83 v _23570_/A (AOI21_X1)
     3    7.39    0.05    0.07    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    4.71    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.74    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3   10.92    0.06    0.08    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.07 ^ _23878_/B1 (AOI221_X1)
     2    4.14    0.03    0.04    2.11 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.11 v _23879_/B (XNOR2_X1)
     1    3.54    0.02    0.05    2.16 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.02    0.00    2.16 v _23880_/B (MUX2_X1)
     1    2.61    0.01    0.07    2.23 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.23 v _23881_/B1 (AOI21_X1)
     2    6.65    0.04    0.05    2.28 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.04    0.00    2.28 ^ _23890_/A1 (AOI22_X1)
     1    2.68    0.02    0.02    2.30 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.30 v _23891_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    2.33 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.33 ^ _23892_/A (OAI21_X1)
     1    1.03    0.02    0.02    2.35 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.35 v _23893_/B (MUX2_X1)
     4   11.92    0.02    0.08    2.43 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.43 v _23894_/A (BUF_X2)
    10   26.13    0.02    0.05    2.48 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.48 v _24458_/B2 (OAI21_X1)
     1    1.45    0.02    0.03    2.51 ^ _24458_/ZN (OAI21_X1)
                                         _01520_ (net)
                  0.02    0.00    2.51 ^ gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3481.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.97    0.79    1.23 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.17    2.03   library recovery time
                                  2.03   data required time
-----------------------------------------------------------------------------
                                  2.03   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.65    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.17    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   41.95    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.66    0.01    0.03    0.18 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   41.44    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.08    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.18    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   47.18    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.97    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.89    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.24    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.54    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   36.59    0.17    0.19    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.72    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    4.41    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20603_/A (INV_X1)
     7   14.87    0.04    0.05    1.06 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.06 ^ _20604_/A2 (NAND2_X1)
     1    3.59    0.02    0.02    1.08 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.08 v _30153_/B (FA_X1)
     1    3.51    0.02    0.08    1.17 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.17 v _30168_/CI (FA_X1)
     1    1.90    0.01    0.11    1.28 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.28 ^ _21493_/A (INV_X1)
     1    2.78    0.01    0.01    1.29 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.29 v _30169_/CI (FA_X1)
     1    5.23    0.02    0.09    1.38 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.38 v _30174_/A (FA_X1)
     1    1.96    0.01    0.12    1.50 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.50 ^ _21168_/A (INV_X1)
     1    3.72    0.01    0.01    1.51 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.51 v _30178_/A (FA_X1)
     1    4.00    0.02    0.12    1.63 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.63 ^ _30179_/A (FA_X1)
     1    2.32    0.02    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.72 v _21495_/A (INV_X1)
     1    3.43    0.01    0.02    1.74 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.74 ^ _30534_/A (HA_X1)
     2    4.24    0.03    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    6.96    0.02    0.03    1.83 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.83 v _23570_/A (AOI21_X1)
     3    7.39    0.05    0.07    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    4.71    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.74    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3   10.92    0.06    0.08    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.07 ^ _23878_/B1 (AOI221_X1)
     2    4.14    0.03    0.04    2.11 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.11 v _23879_/B (XNOR2_X1)
     1    3.54    0.02    0.05    2.16 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.02    0.00    2.16 v _23880_/B (MUX2_X1)
     1    2.61    0.01    0.07    2.23 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.23 v _23881_/B1 (AOI21_X1)
     2    6.65    0.04    0.05    2.28 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.04    0.00    2.28 ^ _23890_/A1 (AOI22_X1)
     1    2.68    0.02    0.02    2.30 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.30 v _23891_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    2.33 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.33 ^ _23892_/A (OAI21_X1)
     1    1.03    0.02    0.02    2.35 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.35 v _23893_/B (MUX2_X1)
     4   11.92    0.02    0.08    2.43 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.43 v _23894_/A (BUF_X2)
    10   26.13    0.02    0.05    2.48 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.48 v _24458_/B2 (OAI21_X1)
     1    1.45    0.02    0.03    2.51 ^ _24458_/ZN (OAI21_X1)
                                         _01520_ (net)
                  0.02    0.00    2.51 ^ gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   28.10  -17.63 (VIOLATED)
_22217_/ZN                             23.23   38.15  -14.92 (VIOLATED)
_17048_/Z                              25.33   40.12  -14.79 (VIOLATED)
_22073_/ZN                             23.23   37.66  -14.43 (VIOLATED)
_22176_/ZN                             23.23   37.57  -14.34 (VIOLATED)
_27512_/ZN                             23.23   37.35  -14.12 (VIOLATED)
_22344_/ZN                             23.23   37.22  -13.98 (VIOLATED)
_27504_/ZN                             23.23   36.95  -13.72 (VIOLATED)
_22284_/ZN                             23.23   36.81  -13.58 (VIOLATED)
_18471_/ZN                             25.33   36.72  -11.39 (VIOLATED)
_18358_/ZN                             25.33   36.59  -11.26 (VIOLATED)
_27522_/ZN                             23.23   34.34  -11.11 (VIOLATED)
_24776_/ZN                             16.02   26.83  -10.81 (VIOLATED)
_22052_/ZN                             23.23   33.79  -10.56 (VIOLATED)
_22089_/ZN                             23.23   33.50  -10.27 (VIOLATED)
_18303_/ZN                             25.33   35.27   -9.95 (VIOLATED)
_22133_/ZN                             23.23   32.36   -9.13 (VIOLATED)
_20328_/ZN                             16.02   24.88   -8.86 (VIOLATED)
_22911_/ZN                             10.47   19.19   -8.72 (VIOLATED)
_19924_/ZN                             25.33   33.88   -8.56 (VIOLATED)
_19183_/ZN                             26.70   35.14   -8.44 (VIOLATED)
_20319_/Z                              25.33   32.85   -7.52 (VIOLATED)
_19731_/ZN                             26.02   33.41   -7.39 (VIOLATED)
_17534_/ZN                             13.81   20.94   -7.13 (VIOLATED)
_22363_/ZN                             26.05   33.03   -6.98 (VIOLATED)
_25831_/ZN                             10.47   17.40   -6.93 (VIOLATED)
_18429_/ZN                             26.02   32.88   -6.87 (VIOLATED)
_19863_/ZN                             25.33   32.13   -6.80 (VIOLATED)
_18977_/ZN                             26.02   32.53   -6.52 (VIOLATED)
_19553_/ZN                             26.02   32.47   -6.46 (VIOLATED)
_20147_/ZN                             10.47   16.58   -6.11 (VIOLATED)
_18225_/ZN                             26.02   32.09   -6.07 (VIOLATED)
_19370_/ZN                             26.02   31.91   -5.89 (VIOLATED)
_18028_/ZN                             26.02   31.81   -5.79 (VIOLATED)
_20352_/ZN                             16.02   21.58   -5.56 (VIOLATED)
_20318_/Z                              25.33   30.43   -5.10 (VIOLATED)
_23322_/ZN                             10.47   15.42   -4.94 (VIOLATED)
_20890_/ZN                             16.02   20.90   -4.88 (VIOLATED)
_19781_/ZN                             25.33   29.98   -4.65 (VIOLATED)
_19965_/ZN                             25.33   29.94   -4.61 (VIOLATED)
_18615_/ZN                             28.99   33.24   -4.25 (VIOLATED)
_23513_/ZN                             13.81   17.22   -3.41 (VIOLATED)
_18055_/ZN                             28.99   32.05   -3.05 (VIOLATED)
_18215_/ZN                             26.02   28.96   -2.95 (VIOLATED)
_18417_/ZN                             26.02   28.66   -2.64 (VIOLATED)
_22301_/ZN                             10.47   13.02   -2.54 (VIOLATED)
_19681_/ZN                             25.33   27.60   -2.27 (VIOLATED)
_19421_/ZN                             25.33   27.46   -2.13 (VIOLATED)
_20148_/ZN                             10.47   12.54   -2.07 (VIOLATED)
_22868_/ZN                             10.47   12.42   -1.95 (VIOLATED)
_22360_/ZN                             10.47   12.14   -1.67 (VIOLATED)
_19384_/ZN                             26.70   28.35   -1.65 (VIOLATED)
_17229_/ZN                             16.02   17.52   -1.50 (VIOLATED)
_23367_/ZN                             16.02   17.46   -1.44 (VIOLATED)
_17872_/ZN                             25.33   26.67   -1.34 (VIOLATED)
_21844_/ZN                             10.47   11.52   -1.05 (VIOLATED)
_22831_/ZN                             10.47   11.22   -0.75 (VIOLATED)
_17917_/ZN                             25.33   25.93   -0.60 (VIOLATED)
_21836_/ZN                             10.47   10.86   -0.38 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.0829124003648758

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4176

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.632776260375977

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.6839

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 59

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1139

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1138

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.15 ^ _16516_/Z (BUF_X16)
   0.03    0.18 ^ _16517_/Z (BUF_X16)
   0.02    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.61 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.06    0.73 v _18357_/Z (MUX2_X1)
   0.19    0.92 ^ _18358_/ZN (AOI21_X1)
   0.07    0.99 ^ _20581_/ZN (AND2_X1)
   0.02    1.00 v _20582_/ZN (AOI21_X1)
   0.06    1.06 ^ _20603_/ZN (INV_X1)
   0.02    1.08 v _20604_/ZN (NAND2_X1)
   0.08    1.17 v _30153_/CO (FA_X1)
   0.11    1.28 ^ _30168_/S (FA_X1)
   0.01    1.29 v _21493_/ZN (INV_X1)
   0.09    1.38 v _30169_/S (FA_X1)
   0.12    1.50 ^ _30174_/S (FA_X1)
   0.01    1.51 v _21168_/ZN (INV_X1)
   0.12    1.63 ^ _30178_/S (FA_X1)
   0.09    1.72 v _30179_/S (FA_X1)
   0.02    1.74 ^ _21495_/ZN (INV_X1)
   0.06    1.80 ^ _30534_/S (HA_X1)
   0.03    1.83 v _23568_/ZN (AOI21_X1)
   0.07    1.90 ^ _23570_/ZN (AOI21_X1)
   0.07    1.97 ^ _23655_/ZN (AND4_X1)
   0.01    1.98 v _23717_/ZN (NOR2_X1)
   0.08    2.06 ^ _23718_/ZN (AOI21_X1)
   0.05    2.11 v _23878_/ZN (AOI221_X1)
   0.05    2.16 v _23879_/ZN (XNOR2_X1)
   0.07    2.23 v _23880_/Z (MUX2_X1)
   0.05    2.28 ^ _23881_/ZN (AOI21_X1)
   0.02    2.30 v _23890_/ZN (AOI22_X1)
   0.02    2.33 ^ _23891_/ZN (NAND3_X1)
   0.02    2.35 v _23892_/ZN (OAI21_X1)
   0.08    2.43 v _23893_/Z (MUX2_X1)
   0.05    2.48 v _23894_/Z (BUF_X2)
   0.04    2.51 ^ _24458_/ZN (OAI21_X1)
   0.00    2.51 ^ gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[316]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5137

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3491

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.887894

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.47e-03   1.56e-04   1.28e-02  16.4%
Combinational          2.98e-02   3.44e-02   4.29e-04   6.47e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.63e-02   5.85e-04   7.78e-02 100.0%
                          52.6%      46.6%       0.8%
