Protel Design System Design Rule Check
PCB File : C:\w\medusa-AI\altium\Medusa-AI-coral-dev\Medusa-AI-coral-dev.PcbDoc
Date     : 6/16/2022
Time     : 3:43:24 PM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 5mil) Between Pad P4-1(4203.307mil,3203.898mil) on Multi-Layer And Track (4103.307mil,3203.898mil)(4203.307mil,3203.898mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 5mil) Between Pad P4-2(4103.307mil,3203.898mil) on Multi-Layer And Track (4103.307mil,3203.898mil)(4203.307mil,3203.898mil) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad P4-1(4203.307mil,3203.898mil) on Multi-Layer And Track (4103.307mil,3203.898mil)(4203.307mil,3203.898mil) on Top Layer Location : [X = 4478.651mil][Y = 4456.535mil]
   Violation between Short-Circuit Constraint: Between Pad P4-2(4103.307mil,3203.898mil) on Multi-Layer And Track (4103.307mil,3203.898mil)(4203.307mil,3203.898mil) on Top Layer Location : [X = 4403.126mil][Y = 4456.535mil]
Rule Violations :2

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (3V3) on Layer 2. Dead copper detected. Copper area is : 199.177 sq. mils
   Violation between Isolated copper: Split Plane  (DGND) on Layer 1. Dead copper detected. Copper area is : 103.958 sq. mils
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=100mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=300mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=2mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-1(2935.197mil,2111.142mil) on Top Layer And Pad U1-2(2950.945mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-1(2935.197mil,2111.142mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-10(3042.677mil,2187.126mil) on Top Layer And Pad U1-11(3042.677mil,2202.874mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-10(3042.677mil,2187.126mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-10(3042.677mil,2187.126mil) on Top Layer And Pad U1-9(3042.677mil,2171.378mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-11(3042.677mil,2202.874mil) on Top Layer And Pad U1-12(3042.677mil,2218.622mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-11(3042.677mil,2202.874mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-12(3042.677mil,2218.622mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-13(3013.937mil,2247.362mil) on Top Layer And Pad U1-14(2998.189mil,2247.362mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-13(3013.937mil,2247.362mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-14(2998.189mil,2247.362mil) on Top Layer And Pad U1-15(2982.441mil,2247.362mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-14(2998.189mil,2247.362mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-15(2982.441mil,2247.362mil) on Top Layer And Pad U1-16(2966.693mil,2247.362mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-15(2982.441mil,2247.362mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-16(2966.693mil,2247.362mil) on Top Layer And Pad U1-17(2950.945mil,2247.362mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-16(2966.693mil,2247.362mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-17(2950.945mil,2247.362mil) on Top Layer And Pad U1-18(2935.197mil,2247.362mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-17(2950.945mil,2247.362mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-18(2935.197mil,2247.362mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-19(2906.457mil,2218.622mil) on Top Layer And Pad U1-20(2906.457mil,2202.874mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-19(2906.457mil,2218.622mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-2(2950.945mil,2111.142mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-2(2950.945mil,2111.142mil) on Top Layer And Pad U1-3(2966.693mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-20(2906.457mil,2202.874mil) on Top Layer And Pad U1-21(2906.457mil,2187.126mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-20(2906.457mil,2202.874mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-21(2906.457mil,2187.126mil) on Top Layer And Pad U1-22(2906.457mil,2171.378mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-21(2906.457mil,2187.126mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-22(2906.457mil,2171.378mil) on Top Layer And Pad U1-23(2906.457mil,2155.63mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-22(2906.457mil,2171.378mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-23(2906.457mil,2155.63mil) on Top Layer And Pad U1-24(2906.457mil,2139.882mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-23(2906.457mil,2155.63mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-24(2906.457mil,2139.882mil) on Top Layer And Pad U1-25(2974.567mil,2179.252mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-3(2966.693mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-4(2982.441mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-5(2998.189mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-6(3013.937mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-7(3042.677mil,2139.882mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-8(3042.677mil,2155.63mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 2mil) Between Pad U1-25(2974.567mil,2179.252mil) on Top Layer And Pad U1-9(3042.677mil,2171.378mil) on Top Layer [Top Solder] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-3(2966.693mil,2111.142mil) on Top Layer And Pad U1-4(2982.441mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-4(2982.441mil,2111.142mil) on Top Layer And Pad U1-5(2998.189mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-5(2998.189mil,2111.142mil) on Top Layer And Pad U1-6(3013.937mil,2111.142mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-7(3042.677mil,2139.882mil) on Top Layer And Pad U1-8(3042.677mil,2155.63mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.087mil < 2mil) Between Pad U1-8(3042.677mil,2155.63mil) on Top Layer And Pad U1-9(3042.677mil,2171.378mil) on Top Layer [Top Solder] Mask Sliver [1.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-1(4582.441mil,1125.354mil) on Top Layer And Pad U6-14(4625.65mil,1129.193mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-1(4582.441mil,1125.354mil) on Top Layer And Pad U6-2(4582.441mil,1093.858mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-10(4668.859mil,1030.866mil) on Top Layer And Pad U6-11(4668.859mil,1062.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-10(4668.859mil,1030.866mil) on Top Layer And Pad U6-9(4668.859mil,999.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-11(4668.859mil,1062.362mil) on Top Layer And Pad U6-12(4668.859mil,1093.858mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-12(4668.859mil,1093.858mil) on Top Layer And Pad U6-13(4668.859mil,1125.354mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-12(4668.859mil,1093.858mil) on Top Layer And Pad U6-14(4625.65mil,1129.193mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-13(4668.859mil,1125.354mil) on Top Layer And Pad U6-14(4625.65mil,1129.193mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-14(4625.65mil,1129.193mil) on Top Layer And Pad U6-2(4582.441mil,1093.858mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-2(4582.441mil,1093.858mil) on Top Layer And Pad U6-3(4582.441mil,1062.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-3(4582.441mil,1062.362mil) on Top Layer And Pad U6-4(4582.441mil,1030.866mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-4(4582.441mil,1030.866mil) on Top Layer And Pad U6-5(4582.441mil,999.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-5(4582.441mil,999.37mil) on Top Layer And Pad U6-6(4582.441mil,967.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-5(4582.441mil,999.37mil) on Top Layer And Pad U6-7(4625.65mil,964.035mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-6(4582.441mil,967.874mil) on Top Layer And Pad U6-7(4625.65mil,964.035mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-7(4625.65mil,964.035mil) on Top Layer And Pad U6-8(4668.859mil,967.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-7(4625.65mil,964.035mil) on Top Layer And Pad U6-9(4668.859mil,999.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U6-8(4668.859mil,967.874mil) on Top Layer And Pad U6-9(4668.859mil,999.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 2mil) Between Pad U7-1(4587.441mil,811.732mil) on Top Layer And Pad U7-12(4609.095mil,813.701mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 2mil) Between Pad U7-10(4650.433mil,811.732mil) on Top Layer And Pad U7-11(4628.78mil,813.701mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 2mil) Between Pad U7-11(4628.78mil,813.701mil) on Top Layer And Pad U7-9(4650.433mil,792.047mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 2mil) Between Pad U7-12(4609.095mil,813.701mil) on Top Layer And Pad U7-2(4587.441mil,792.047mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 2mil) Between Pad U7-3(4587.441mil,772.362mil) on Top Layer And Pad U7-5(4609.095mil,750.709mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 2mil) Between Pad U7-4(4587.441mil,752.677mil) on Top Layer And Pad U7-5(4609.095mil,750.709mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 2mil) Between Pad U7-6(4628.78mil,750.709mil) on Top Layer And Pad U7-7(4650.433mil,752.677mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 2mil) Between Pad U7-6(4628.78mil,750.709mil) on Top Layer And Pad U7-8(4650.433mil,772.362mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 2mil) Between Pad U8-1(5286.614mil,2968.307mil) on Top Layer And Pad U8-2(5286.614mil,2993.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 2mil) Between Pad U8-2(5286.614mil,2993.898mil) on Top Layer And Pad U8-3(5286.614mil,3019.488mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
Rule Violations :72

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(4512.717mil,1978.898mil) on Top Layer And Track (4483.189mil,1969.055mil)(4483.189mil,1988.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(3012.717mil,2348.898mil) on Top Layer And Track (2983.189mil,2339.055mil)(2983.189mil,2358.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(4918.898mil,2623.898mil) on Top Layer And Track (4948.425mil,2614.055mil)(4948.425mil,2633.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(4605.197mil,2220mil) on Top Layer And Track (4595.354mil,2190.472mil)(4615.039mil,2190.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(4783.307mil,2858.307mil) on Top Layer And Track (4773.465mil,2828.78mil)(4793.15mil,2828.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(4793.307mil,2458.307mil) on Top Layer And Track (4783.465mil,2428.78mil)(4803.15mil,2428.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(4763.307mil,2199.488mil) on Top Layer And Track (4753.465mil,2229.016mil)(4773.15mil,2229.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(4873.307mil,2453.307mil) on Top Layer And Track (4863.465mil,2423.78mil)(4883.15mil,2423.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(4398.307mil,2278.307mil) on Top Layer And Track (4388.465mil,2248.78mil)(4408.15mil,2248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(4763.307mil,923.307mil) on Top Layer And Track (4753.465mil,893.779mil)(4773.15mil,893.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(4352.717mil,2788.898mil) on Top Layer And Track (4323.189mil,2779.055mil)(4323.189mil,2798.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(4567.441mil,601.772mil) on Top Layer And Track (4557.599mil,572.244mil)(4577.284mil,572.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(4687.441mil,652.953mil) on Top Layer And Track (4677.599mil,682.48mil)(4697.284mil,682.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.532mil < 10mil) Between Pad C2-2(3978.307mil,3807.398mil) on Top Layer And Text "+" (3993.307mil,3783.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(4627.441mil,652.953mil) on Top Layer And Track (4617.599mil,682.48mil)(4637.284mil,682.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(5345.751mil,2956.191mil) on Top Layer And Track (5335.909mil,2926.664mil)(5355.594mil,2926.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(5143.307mil,2943.307mil) on Top Layer And Track (5133.465mil,2913.78mil)(5153.15mil,2913.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(4172.441mil,-528.071mil) on Top Layer And Track (4162.599mil,-557.598mil)(4182.284mil,-557.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(4172.441mil,-791.89mil) on Top Layer And Track (4162.599mil,-762.362mil)(4182.284mil,-762.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(2753.898mil,698.898mil) on Top Layer And Track (2783.425mil,689.055mil)(2783.425mil,708.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(3027.717mil,698.898mil) on Top Layer And Track (2998.189mil,689.055mil)(2998.189mil,708.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(4092.441mil,-838.071mil) on Top Layer And Track (4082.599mil,-867.598mil)(4102.284mil,-867.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(3073.898mil,623.898mil) on Top Layer And Track (3103.425mil,614.055mil)(3103.425mil,633.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3898.307mil,3808.307mil) on Top Layer And Track (3888.465mil,3778.78mil)(3908.15mil,3778.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.532mil < 10mil) Between Pad C31-2(4308.307mil,-792.602mil) on Top Layer And Text "+" (4323.307mil,-816.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(4718.898mil,-581.102mil) on Top Layer And Track (4748.425mil,-590.945mil)(4748.425mil,-571.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C33-1(4718.898mil,-501.102mil) on Top Layer And Track (4748.425mil,-510.945mil)(4748.425mil,-491.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-1(6847.441mil,487.362mil) on Top Layer And Track (6831.693mil,520.827mil)(6863.189mil,520.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-1(3333.032mil,3177.362mil) on Top Layer And Track (3362.559mil,3167.52mil)(3362.559mil,3187.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-1(3203.977mil,3662.362mil) on Top Layer And Track (3170.512mil,3646.614mil)(3170.512mil,3678.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-1(3997.441mil,5230.827mil) on Top Layer And Track (3981.693mil,5264.291mil)(4013.189mil,5264.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(2244.882mil,4875mil) on Top Layer And Track (2288.189mil,4843.504mil)(2288.189mil,4906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(2244.882mil,4875mil) on Top Layer And Track (2288.189mil,4843.504mil)(2311.811mil,4843.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(2244.882mil,4875mil) on Top Layer And Track (2288.189mil,4906.496mil)(2311.811mil,4906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(2355.118mil,4875mil) on Top Layer And Track (2288.189mil,4843.504mil)(2311.811mil,4843.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(2355.118mil,4875mil) on Top Layer And Track (2288.189mil,4906.496mil)(2311.811mil,4906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(5132.717mil,2843.898mil) on Top Layer And Track (5103.189mil,2834.055mil)(5103.189mil,2853.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-1(757.441mil,4778.898mil) on Top Layer And Track (741.693mil,4745.433mil)(773.189mil,4745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-1(1402.441mil,5089.764mil) on Top Layer And Track (1376.851mil,5127.165mil)(1428.032mil,5127.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-1(1927.441mil,4687.244mil) on Top Layer And Track (1895.945mil,4730.551mil)(1895.945mil,4754.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-1(1927.441mil,4687.244mil) on Top Layer And Track (1895.945mil,4730.551mil)(1958.937mil,4730.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-1(1927.441mil,4687.244mil) on Top Layer And Track (1958.937mil,4730.551mil)(1958.937mil,4754.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-2(1927.441mil,4797.48mil) on Top Layer And Track (1895.945mil,4730.551mil)(1895.945mil,4754.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-2(1927.441mil,4797.48mil) on Top Layer And Track (1958.937mil,4730.551mil)(1958.937mil,4754.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C45-1(2685mil,4644.409mil) on Top Layer And Track (2675.157mil,4614.882mil)(2694.843mil,4614.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-1(2489.843mil,4497.362mil) on Top Layer And Track (2527.244mil,4471.772mil)(2527.244mil,4522.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C47-1(6777.441mil,428.307mil) on Top Layer And Track (6767.599mil,398.779mil)(6787.284mil,398.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C48-1(6398.977mil,433.898mil) on Top Layer And Track (6365.512mil,418.15mil)(6365.512mil,449.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C49-1(6468.032mil,378.898mil) on Top Layer And Track (6497.559mil,369.055mil)(6497.559mil,388.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(4767.363mil,3191.629mil) on Top Layer And Track (4796.89mil,3181.787mil)(4796.89mil,3201.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(5031.181mil,3191.629mil) on Top Layer And Track (5001.654mil,3181.787mil)(5001.654mil,3201.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(4767.363mil,3266.629mil) on Top Layer And Track (4796.89mil,3256.787mil)(4796.89mil,3276.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(4953.307mil,2973.307mil) on Top Layer And Track (4943.465mil,2943.78mil)(4963.15mil,2943.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4525.197mil,2225mil) on Top Layer And Track (4515.354mil,2195.472mil)(4535.039mil,2195.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.252mil < 10mil) Between Pad D4-A(2633.2mil,4439.067mil) on Top Layer And Track (2607.61mil,4448.91mil)(2607.61mil,4504.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.252mil < 10mil) Between Pad D4-A(2633.2mil,4439.067mil) on Top Layer And Track (2658.791mil,4448.91mil)(2658.791mil,4504.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.252mil < 10mil) Between Pad D4-C(2633.2mil,4529.618mil) on Top Layer And Track (2607.61mil,4504.028mil)(2607.61mil,4519.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D4-C(2633.2mil,4529.618mil) on Top Layer And Track (2607.61mil,4504.028mil)(2658.791mil,4504.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.252mil < 10mil) Between Pad D4-C(2633.2mil,4529.618mil) on Top Layer And Track (2658.791mil,4504.028mil)(2658.791mil,4519.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-0(603.898mil,1093.898mil) on Multi-Layer And Track (523.268mil,962.441mil)(523.268mil,3482.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-0(603.898mil,3377.362mil) on Multi-Layer And Track (523.268mil,962.441mil)(523.268mil,3482.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad P2-0(2646.417mil,1023.386mil) on Top Layer And Track (2641.417mil,1078.386mil)(2641.417mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad P2-0(2646.89mil,1353.386mil) on Top Layer And Track (2641.417mil,1078.386mil)(2641.417mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad P2-0(2646.89mil,1353.386mil) on Top Layer And Track (2641.417mil,1408.386mil)(2641.417mil,1418.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad P2-0(3191.417mil,1023.386mil) on Top Layer And Track (3176.417mil,1083.386mil)(3176.417mil,1298.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.228mil < 10mil) Between Pad P2-0(3191.417mil,1023.386mil) on Top Layer And Track (3181.417mil,893.386mil)(3181.417mil,962.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad P2-0(3196.417mil,1353.386mil) on Top Layer And Track (3176.417mil,1083.386mil)(3176.417mil,1298.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.089mil < 10mil) Between Pad P24-1(277.441mil,4422.362mil) on Multi-Layer And Track (232.441mil,4462.992mil)(322.441mil,4462.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.719mil < 10mil) Between Pad P24-2(277.441mil,4344.252mil) on Multi-Layer And Track (232.441mil,4302.992mil)(322.441mil,4302.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.089mil < 10mil) Between Pad P25-1(287.441mil,4855.472mil) on Multi-Layer And Track (242.441mil,4896.102mil)(332.441mil,4896.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.719mil < 10mil) Between Pad P25-2(287.441mil,4777.362mil) on Multi-Layer And Track (242.441mil,4736.102mil)(332.441mil,4736.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.089mil < 10mil) Between Pad P33-1(3487.441mil,5190.787mil) on Multi-Layer And Track (3442.441mil,5150.157mil)(3532.441mil,5150.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.719mil < 10mil) Between Pad P33-2(3487.441mil,5268.898mil) on Multi-Layer And Track (3442.441mil,5310.157mil)(3532.441mil,5310.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.089mil < 10mil) Between Pad P6-1(3757.441mil,5190.63mil) on Multi-Layer And Track (3712.441mil,5150mil)(3802.441mil,5150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.719mil < 10mil) Between Pad P6-2(3757.441mil,5268.74mil) on Multi-Layer And Track (3712.441mil,5310mil)(3802.441mil,5310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(2527.559mil,4407.362mil) on Top Layer And Track (2460.63mil,4375.866mil)(2484.252mil,4375.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(2527.559mil,4407.362mil) on Top Layer And Track (2460.63mil,4438.858mil)(2484.252mil,4438.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(2417.323mil,4407.362mil) on Top Layer And Track (2460.63mil,4375.866mil)(2484.252mil,4375.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(2417.323mil,4407.362mil) on Top Layer And Track (2460.63mil,4438.858mil)(2484.252mil,4438.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-1(2935.197mil,2111.142mil) on Top Layer And Track (2903.701mil,2108.386mil)(2919.449mil,2108.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-12(3042.677mil,2218.622mil) on Top Layer And Track (3045.433mil,2234.37mil)(3045.433mil,2250.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-13(3013.937mil,2247.362mil) on Top Layer And Track (3029.685mil,2250.118mil)(3045.433mil,2250.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-18(2935.197mil,2247.362mil) on Top Layer And Track (2903.701mil,2250.118mil)(2919.449mil,2250.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-19(2906.457mil,2218.622mil) on Top Layer And Track (2903.701mil,2234.37mil)(2903.701mil,2250.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-24(2906.457mil,2139.882mil) on Top Layer And Track (2903.701mil,2108.386mil)(2903.701mil,2124.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U15-7(6647.441mil,383.898mil) on Top Layer And Track (6588.386mil,324.842mil)(6706.496mil,324.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U15-7(6647.441mil,383.898mil) on Top Layer And Track (6588.386mil,442.953mil)(6706.496mil,442.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-6(3013.937mil,2111.142mil) on Top Layer And Track (3029.685mil,2108.386mil)(3045.433mil,2108.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U1-7(3042.677mil,2139.882mil) on Top Layer And Track (3045.433mil,2108.386mil)(3045.433mil,2124.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad U6-1(4582.441mil,1125.354mil) on Top Layer And Track (4547.441mil,935.354mil)(4547.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.106mil < 10mil) Between Pad U6-10(4668.859mil,1030.866mil) on Top Layer And Track (4702.441mil,935.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.106mil < 10mil) Between Pad U6-11(4668.859mil,1062.362mil) on Top Layer And Track (4702.441mil,935.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.106mil < 10mil) Between Pad U6-12(4668.859mil,1093.858mil) on Top Layer And Track (4702.441mil,935.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.106mil < 10mil) Between Pad U6-13(4668.859mil,1125.354mil) on Top Layer And Track (4702.441mil,935.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Pad U6-14(4625.65mil,1129.193mil) on Top Layer And Track (4547.441mil,1160.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad U6-2(4582.441mil,1093.858mil) on Top Layer And Track (4547.441mil,935.354mil)(4547.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad U6-3(4582.441mil,1062.362mil) on Top Layer And Track (4547.441mil,935.354mil)(4547.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad U6-4(4582.441mil,1030.866mil) on Top Layer And Track (4547.441mil,935.354mil)(4547.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad U6-5(4582.441mil,999.37mil) on Top Layer And Track (4547.441mil,935.354mil)(4547.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad U6-6(4582.441mil,967.874mil) on Top Layer And Track (4547.441mil,935.354mil)(4547.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.205mil < 10mil) Between Pad U6-7(4625.65mil,964.035mil) on Top Layer And Track (4547.441mil,935.354mil)(4702.441mil,935.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.106mil < 10mil) Between Pad U6-8(4668.859mil,967.874mil) on Top Layer And Track (4702.441mil,935.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.106mil < 10mil) Between Pad U6-9(4668.859mil,999.37mil) on Top Layer And Track (4702.441mil,935.354mil)(4702.441mil,1160.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-1(4587.441mil,811.732mil) on Top Layer And Track (4575.63mil,738.898mil)(4575.63mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U7-1(4587.441mil,811.732mil) on Top Layer And Track (4575.63mil,825.512mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U7-10(4650.433mil,811.732mil) on Top Layer And Track (4575.63mil,825.512mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-10(4650.433mil,811.732mil) on Top Layer And Track (4662.244mil,738.898mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-11(4628.78mil,813.701mil) on Top Layer And Track (4575.63mil,825.512mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-12(4609.095mil,813.701mil) on Top Layer And Track (4575.63mil,825.512mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-2(4587.441mil,792.047mil) on Top Layer And Track (4575.63mil,738.898mil)(4575.63mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-3(4587.441mil,772.362mil) on Top Layer And Track (4575.63mil,738.898mil)(4575.63mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-4(4587.441mil,752.677mil) on Top Layer And Track (4575.63mil,738.898mil)(4575.63mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U7-4(4587.441mil,752.677mil) on Top Layer And Track (4575.63mil,738.898mil)(4662.244mil,738.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-5(4609.095mil,750.709mil) on Top Layer And Track (4575.63mil,738.898mil)(4662.244mil,738.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-6(4628.78mil,750.709mil) on Top Layer And Track (4575.63mil,738.898mil)(4662.244mil,738.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U7-7(4650.433mil,752.677mil) on Top Layer And Track (4575.63mil,738.898mil)(4662.244mil,738.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-7(4650.433mil,752.677mil) on Top Layer And Track (4662.244mil,738.898mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-8(4650.433mil,772.362mil) on Top Layer And Track (4662.244mil,738.898mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U7-9(4650.433mil,792.047mil) on Top Layer And Track (4662.244mil,738.898mil)(4662.244mil,825.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad U8-1(5286.614mil,2968.307mil) on Top Layer And Track (5215.748mil,2951.575mil)(5270.866mil,2951.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-1(5286.614mil,2968.307mil) on Top Layer And Track (5270.866mil,2951.575mil)(5270.866mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-2(5286.614mil,2993.898mil) on Top Layer And Track (5270.866mil,2951.575mil)(5270.866mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad U8-3(5286.614mil,3019.488mil) on Top Layer And Track (5215.748mil,3036.22mil)(5270.866mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-3(5286.614mil,3019.488mil) on Top Layer And Track (5270.866mil,2951.575mil)(5270.866mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-4(5200mil,3019.488mil) on Top Layer And Track (5215.748mil,2951.575mil)(5215.748mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad U8-4(5200mil,3019.488mil) on Top Layer And Track (5215.748mil,3036.22mil)(5270.866mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-5(5200mil,2968.307mil) on Top Layer And Track (5215.748mil,2951.575mil)(5215.748mil,3036.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad U8-5(5200mil,2968.307mil) on Top Layer And Track (5215.748mil,2951.575mil)(5270.866mil,2951.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
Rule Violations :128

Processing Rule : Silk to Silk (Clearance=1mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "40" (2368.307mil,3348.898mil) on Top Overlay And Track (2413.032mil,962.441mil)(2413.032mil,3482.126mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 207
Waived Violations : 0
Time Elapsed        : 00:00:02