

================================================================
== Vivado HLS Report for 'multiply_block'
================================================================
* Date:           Sat Feb 15 15:29:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        block_matrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- i_loop            |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + j_loop           |    ?|    ?|         ?|          -|          -|     4|    no    |
        |  ++ k_loop         |    ?|    ?|         ?|          -|          -|     4|    no    |
        |   +++ ii_loop      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ jj_loop    |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ kk_loop  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %mA) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %mB) nounwind, !map !19"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %mC) nounwind, !map !23"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @multiply_block_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [src/BMM_fonctions.c:14]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i5 [ 0, %0 ], [ %i, %i_loop_end ]"   --->   Operation 24 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %ii to i32" [src/BMM_fonctions.c:14]   --->   Operation 25 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %ii, i32 4)" [src/BMM_fonctions.c:14]   --->   Operation 26 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %8, label %i_loop_begin" [src/BMM_fonctions.c:14]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [src/BMM_fonctions.c:14]   --->   Operation 29 'specloopname' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind" [src/BMM_fonctions.c:14]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i = add i5 %ii, 4" [src/BMM_fonctions.c:19]   --->   Operation 31 'add' 'i' <Predicate = (!tmp_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %i to i32" [src/BMM_fonctions.c:19]   --->   Operation 32 'zext' 'zext_ln19' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %2" [src/BMM_fonctions.c:15]   --->   Operation 33 'br' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [src/BMM_fonctions.c:29]   --->   Operation 34 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%jj = phi i5 [ 0, %i_loop_begin ], [ %j, %j_loop_end ]"   --->   Operation 35 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %jj to i32" [src/BMM_fonctions.c:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %jj, i32 4)" [src/BMM_fonctions.c:15]   --->   Operation 37 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %i_loop_end, label %j_loop_begin" [src/BMM_fonctions.c:15]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [src/BMM_fonctions.c:15]   --->   Operation 40 'specloopname' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [src/BMM_fonctions.c:15]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%j = add i5 %jj, 4" [src/BMM_fonctions.c:20]   --->   Operation 42 'add' 'j' <Predicate = (!tmp_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %j to i32" [src/BMM_fonctions.c:20]   --->   Operation 43 'zext' 'zext_ln20' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %3" [src/BMM_fonctions.c:16]   --->   Operation 44 'br' <Predicate = (!tmp_8)> <Delay = 1.76>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_2) nounwind" [src/BMM_fonctions.c:28]   --->   Operation 45 'specregionend' 'empty_8' <Predicate = (tmp_8)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [src/BMM_fonctions.c:14]   --->   Operation 46 'br' <Predicate = (tmp_8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%kk = phi i5 [ 0, %j_loop_begin ], [ %k, %k_loop_end ]"   --->   Operation 47 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %kk to i32" [src/BMM_fonctions.c:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %kk, i32 4)" [src/BMM_fonctions.c:16]   --->   Operation 49 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %j_loop_end, label %k_loop_begin" [src/BMM_fonctions.c:16]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [src/BMM_fonctions.c:16]   --->   Operation 52 'specloopname' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2) nounwind" [src/BMM_fonctions.c:16]   --->   Operation 53 'specregionbegin' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%k = add i5 %kk, 4" [src/BMM_fonctions.c:21]   --->   Operation 54 'add' 'k' <Predicate = (!tmp_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %k to i32" [src/BMM_fonctions.c:21]   --->   Operation 55 'zext' 'zext_ln21' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [src/BMM_fonctions.c:19]   --->   Operation 56 'br' <Predicate = (!tmp_9)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_3) nounwind" [src/BMM_fonctions.c:27]   --->   Operation 57 'specregionend' 'empty_7' <Predicate = (tmp_9)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [src/BMM_fonctions.c:15]   --->   Operation 58 'br' <Predicate = (tmp_9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ii_0 = phi i32 [ %zext_ln14, %k_loop_begin ], [ %ii_1, %ii_loop_end ]"   --->   Operation 59 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln19 = icmp slt i32 %ii_0, %zext_ln19" [src/BMM_fonctions.c:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %ii_loop_begin, label %k_loop_end" [src/BMM_fonctions.c:19]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [src/BMM_fonctions.c:19]   --->   Operation 62 'specloopname' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3) nounwind" [src/BMM_fonctions.c:19]   --->   Operation 63 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %ii_0 to i6" [src/BMM_fonctions.c:20]   --->   Operation 64 'trunc' 'trunc_ln20' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln22_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln20, i4 0)" [src/BMM_fonctions.c:20]   --->   Operation 65 'bitconcatenate' 'sext_ln22_cast' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "br label %5" [src/BMM_fonctions.c:20]   --->   Operation 66 'br' <Predicate = (icmp_ln19)> <Delay = 1.76>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_4) nounwind" [src/BMM_fonctions.c:26]   --->   Operation 67 'specregionend' 'empty_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [src/BMM_fonctions.c:16]   --->   Operation 68 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%jj_0 = phi i32 [ %zext_ln15, %ii_loop_begin ], [ %jj_1, %jj_loop_end ]"   --->   Operation 69 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp slt i32 %jj_0, %zext_ln20" [src/BMM_fonctions.c:20]   --->   Operation 70 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %jj_loop_begin, label %ii_loop_end" [src/BMM_fonctions.c:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [src/BMM_fonctions.c:20]   --->   Operation 72 'specloopname' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind" [src/BMM_fonctions.c:20]   --->   Operation 73 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %jj_0 to i10" [src/BMM_fonctions.c:22]   --->   Operation 74 'trunc' 'trunc_ln22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln22 = add i10 %sext_ln22_cast, %trunc_ln22" [src/BMM_fonctions.c:22]   --->   Operation 75 'add' 'add_ln22' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i10 %add_ln22 to i64" [src/BMM_fonctions.c:22]   --->   Operation 76 'sext' 'sext_ln22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%mC_addr = getelementptr [256 x float]* %mC, i64 0, i64 %sext_ln22" [src/BMM_fonctions.c:22]   --->   Operation 77 'getelementptr' 'mC_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "br label %6" [src/BMM_fonctions.c:21]   --->   Operation 78 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_5) nounwind" [src/BMM_fonctions.c:25]   --->   Operation 79 'specregionend' 'empty_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%ii_1 = add nsw i32 %ii_0, 1" [src/BMM_fonctions.c:19]   --->   Operation 80 'add' 'ii_1' <Predicate = (!icmp_ln20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %4" [src/BMM_fonctions.c:19]   --->   Operation 81 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.98>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%kk_0 = phi i32 [ %zext_ln16, %jj_loop_begin ], [ %kk_1, %7 ]"   --->   Operation 82 'phi' 'kk_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp slt i32 %kk_0, %zext_ln21" [src/BMM_fonctions.c:21]   --->   Operation 83 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %7, label %jj_loop_end" [src/BMM_fonctions.c:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %kk_0 to i10" [src/BMM_fonctions.c:22]   --->   Operation 85 'trunc' 'trunc_ln22_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i10 %sext_ln22_cast, %trunc_ln22_1" [src/BMM_fonctions.c:22]   --->   Operation 86 'add' 'add_ln22_1' <Predicate = (icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i10 %add_ln22_1 to i64" [src/BMM_fonctions.c:22]   --->   Operation 87 'sext' 'sext_ln22_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%mA_addr = getelementptr [256 x float]* %mA, i64 0, i64 %sext_ln22_1" [src/BMM_fonctions.c:22]   --->   Operation 88 'getelementptr' 'mA_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %kk_0 to i6" [src/BMM_fonctions.c:22]   --->   Operation 89 'trunc' 'trunc_ln22_2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln22_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln22_2, i4 0)" [src/BMM_fonctions.c:22]   --->   Operation 90 'bitconcatenate' 'sext_ln22_3_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln22_2 = add i10 %sext_ln22_3_cast, %trunc_ln22" [src/BMM_fonctions.c:22]   --->   Operation 91 'add' 'add_ln22_2' <Predicate = (icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i10 %add_ln22_2 to i64" [src/BMM_fonctions.c:22]   --->   Operation 92 'sext' 'sext_ln22_2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%mB_addr = getelementptr [256 x float]* %mB, i64 0, i64 %sext_ln22_2" [src/BMM_fonctions.c:22]   --->   Operation 93 'getelementptr' 'mB_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%mA_load = load float* %mA_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 94 'load' 'mA_load' <Predicate = (icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 95 [2/2] (3.25ns)   --->   "%mB_load = load float* %mB_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 95 'load' 'mB_load' <Predicate = (icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 96 [1/1] (2.55ns)   --->   "%kk_1 = add nsw i32 1, %kk_0" [src/BMM_fonctions.c:21]   --->   Operation 96 'add' 'kk_1' <Predicate = (icmp_ln21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_6) nounwind" [src/BMM_fonctions.c:24]   --->   Operation 97 'specregionend' 'empty_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.55ns)   --->   "%jj_1 = add nsw i32 %jj_0, 1" [src/BMM_fonctions.c:20]   --->   Operation 98 'add' 'jj_1' <Predicate = (!icmp_ln21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %5" [src/BMM_fonctions.c:20]   --->   Operation 99 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 100 [1/2] (3.25ns)   --->   "%mA_load = load float* %mA_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 100 'load' 'mA_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 101 [1/2] (3.25ns)   --->   "%mB_load = load float* %mB_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 101 'load' 'mB_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 102 [4/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 102 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 103 [3/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 103 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 104 [2/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 104 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [2/2] (3.25ns)   --->   "%mC_load = load float* %mC_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 105 'load' 'mC_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 106 [1/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 106 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/2] (3.25ns)   --->   "%mC_load = load float* %mC_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 107 'load' 'mC_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 108 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 108 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 109 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 109 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 110 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 110 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 111 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 111 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 112 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 112 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [src/BMM_fonctions.c:21]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %mC_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "br label %6" [src/BMM_fonctions.c:21]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000]
br_ln14           (br               ) [ 0111111111111111111]
ii                (phi              ) [ 0010000000000000000]
zext_ln14         (zext             ) [ 0001111111111111111]
tmp_7             (bitselect        ) [ 0011111111111111111]
empty             (speclooptripcount) [ 0000000000000000000]
br_ln14           (br               ) [ 0000000000000000000]
specloopname_ln14 (specloopname     ) [ 0000000000000000000]
tmp_2             (specregionbegin  ) [ 0001111111111111111]
i                 (add              ) [ 0111111111111111111]
zext_ln19         (zext             ) [ 0001111111111111111]
br_ln15           (br               ) [ 0011111111111111111]
ret_ln29          (ret              ) [ 0000000000000000000]
jj                (phi              ) [ 0001000000000000000]
zext_ln15         (zext             ) [ 0000111111111111111]
tmp_8             (bitselect        ) [ 0011111111111111111]
empty_2           (speclooptripcount) [ 0000000000000000000]
br_ln15           (br               ) [ 0000000000000000000]
specloopname_ln15 (specloopname     ) [ 0000000000000000000]
tmp_3             (specregionbegin  ) [ 0000111111111111111]
j                 (add              ) [ 0011111111111111111]
zext_ln20         (zext             ) [ 0000111111111111111]
br_ln16           (br               ) [ 0011111111111111111]
empty_8           (specregionend    ) [ 0000000000000000000]
br_ln14           (br               ) [ 0111111111111111111]
kk                (phi              ) [ 0000100000000000000]
zext_ln16         (zext             ) [ 0000011111111111111]
tmp_9             (bitselect        ) [ 0011111111111111111]
empty_3           (speclooptripcount) [ 0000000000000000000]
br_ln16           (br               ) [ 0000000000000000000]
specloopname_ln16 (specloopname     ) [ 0000000000000000000]
tmp_4             (specregionbegin  ) [ 0000011111111111111]
k                 (add              ) [ 0011111111111111111]
zext_ln21         (zext             ) [ 0000011111111111111]
br_ln19           (br               ) [ 0011111111111111111]
empty_7           (specregionend    ) [ 0000000000000000000]
br_ln15           (br               ) [ 0011111111111111111]
ii_0              (phi              ) [ 0000011111111111111]
icmp_ln19         (icmp             ) [ 0011111111111111111]
br_ln19           (br               ) [ 0000000000000000000]
specloopname_ln19 (specloopname     ) [ 0000000000000000000]
tmp_5             (specregionbegin  ) [ 0000001111111111111]
trunc_ln20        (trunc            ) [ 0000000000000000000]
sext_ln22_cast    (bitconcatenate   ) [ 0000001111111111111]
br_ln20           (br               ) [ 0011111111111111111]
empty_6           (specregionend    ) [ 0000000000000000000]
br_ln16           (br               ) [ 0011111111111111111]
jj_0              (phi              ) [ 0000001111111111111]
icmp_ln20         (icmp             ) [ 0011111111111111111]
br_ln20           (br               ) [ 0000000000000000000]
specloopname_ln20 (specloopname     ) [ 0000000000000000000]
tmp_6             (specregionbegin  ) [ 0000000111111111111]
trunc_ln22        (trunc            ) [ 0000000111111111111]
add_ln22          (add              ) [ 0000000000000000000]
sext_ln22         (sext             ) [ 0000000000000000000]
mC_addr           (getelementptr    ) [ 0000000111111111111]
br_ln21           (br               ) [ 0011111111111111111]
empty_5           (specregionend    ) [ 0000000000000000000]
ii_1              (add              ) [ 0011111111111111111]
br_ln19           (br               ) [ 0011111111111111111]
kk_0              (phi              ) [ 0000000100000000000]
icmp_ln21         (icmp             ) [ 0011111111111111111]
br_ln21           (br               ) [ 0000000000000000000]
trunc_ln22_1      (trunc            ) [ 0000000000000000000]
add_ln22_1        (add              ) [ 0000000000000000000]
sext_ln22_1       (sext             ) [ 0000000000000000000]
mA_addr           (getelementptr    ) [ 0000000010000000000]
trunc_ln22_2      (trunc            ) [ 0000000000000000000]
sext_ln22_3_cast  (bitconcatenate   ) [ 0000000000000000000]
add_ln22_2        (add              ) [ 0000000000000000000]
sext_ln22_2       (sext             ) [ 0000000000000000000]
mB_addr           (getelementptr    ) [ 0000000010000000000]
kk_1              (add              ) [ 0011111111111111111]
empty_4           (specregionend    ) [ 0000000000000000000]
jj_1              (add              ) [ 0011111111111111111]
br_ln20           (br               ) [ 0011111111111111111]
mA_load           (load             ) [ 0000000001111000000]
mB_load           (load             ) [ 0000000001111000000]
tmp               (fmul             ) [ 0000000000000111110]
mC_load           (load             ) [ 0000000000000111110]
tmp_1             (fadd             ) [ 0000000000000000001]
specloopname_ln21 (specloopname     ) [ 0000000000000000000]
store_ln22        (store            ) [ 0000000000000000000]
br_ln21           (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiply_block_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="mC_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mC_addr/6 "/>
</bind>
</comp>

<comp id="57" class="1004" name="mA_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="10" slack="0"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mA_addr/7 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mB_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mB_addr/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mA_load/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mB_load/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="5"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="mC_load/11 store_ln22/18 "/>
</bind>
</comp>

<comp id="88" class="1005" name="ii_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="1"/>
<pin id="90" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="ii_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="jj_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="1"/>
<pin id="101" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="jj_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="kk_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="kk_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="ii_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ii_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="ii_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="3"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_0/5 "/>
</bind>
</comp>

<comp id="131" class="1005" name="jj_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="jj_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="jj_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="3"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_0/6 "/>
</bind>
</comp>

<comp id="141" class="1005" name="kk_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="kk_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="kk_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="3"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk_0/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln14_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln19_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln15_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln20_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln16_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln21_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="3"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln20_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln22_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln22_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln20_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="3"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln22_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln22_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln22_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="ii_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln21_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="3"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln22_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln22_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="2"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln22_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln22_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_2/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln22_3_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln22_3_cast/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln22_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="1"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln22_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="kk_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_1/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="jj_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="zext_ln14_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="3"/>
<pin id="321" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="zext_ln19_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="3"/>
<pin id="334" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="337" class="1005" name="zext_ln15_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="3"/>
<pin id="339" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln20_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="3"/>
<pin id="352" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln16_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="3"/>
<pin id="357" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="363" class="1005" name="k_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="368" class="1005" name="zext_ln21_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sext_ln22_cast_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_cast "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln22_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="1"/>
<pin id="387" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="390" class="1005" name="mC_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="5"/>
<pin id="392" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mC_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="ii_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="mA_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mA_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="mB_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mB_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="kk_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="kk_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="jj_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="mA_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mA_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="mB_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="438" class="1005" name="mC_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="44" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="44" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="57" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="64" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="130"><net_src comp="124" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="134" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="161"><net_src comp="92" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="92" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="92" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="103" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="103" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="103" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="114" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="114" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="114" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="124" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="124" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="134" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="134" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="264"><net_src comp="121" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="144" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="144" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="288"><net_src comp="144" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="144" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="131" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="158" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="330"><net_src comp="170" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="335"><net_src comp="176" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="340"><net_src comp="180" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="348"><net_src comp="192" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="353"><net_src comp="198" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="358"><net_src comp="202" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="366"><net_src comp="214" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="371"><net_src comp="220" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="379"><net_src comp="233" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="388"><net_src comp="246" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="393"><net_src comp="50" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="398"><net_src comp="260" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="406"><net_src comp="57" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="411"><net_src comp="64" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="416"><net_src comp="307" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="421"><net_src comp="313" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="426"><net_src comp="71" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="431"><net_src comp="77" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="436"><net_src comp="154" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="441"><net_src comp="83" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="446"><net_src comp="150" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mC | {18 }
 - Input state : 
	Port: multiply_block : mA | {7 8 }
	Port: multiply_block : mB | {7 8 }
	Port: multiply_block : mC | {11 12 }
  - Chain level:
	State 1
	State 2
		zext_ln14 : 1
		tmp_7 : 1
		br_ln14 : 2
		i : 1
		zext_ln19 : 2
	State 3
		zext_ln15 : 1
		tmp_8 : 1
		br_ln15 : 2
		j : 1
		zext_ln20 : 2
	State 4
		zext_ln16 : 1
		tmp_9 : 1
		br_ln16 : 2
		k : 1
		zext_ln21 : 2
	State 5
		icmp_ln19 : 1
		br_ln19 : 2
		trunc_ln20 : 1
		sext_ln22_cast : 2
	State 6
		icmp_ln20 : 1
		br_ln20 : 2
		trunc_ln22 : 1
		add_ln22 : 2
		sext_ln22 : 3
		mC_addr : 4
	State 7
		icmp_ln21 : 1
		br_ln21 : 2
		trunc_ln22_1 : 1
		add_ln22_1 : 2
		sext_ln22_1 : 3
		mA_addr : 4
		trunc_ln22_2 : 1
		sext_ln22_3_cast : 2
		add_ln22_2 : 3
		sext_ln22_2 : 4
		mB_addr : 5
		mA_load : 5
		mB_load : 6
		kk_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_150       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_154       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_170        |    0    |    0    |    15   |
|          |         j_fu_192        |    0    |    0    |    15   |
|          |         k_fu_214        |    0    |    0    |    15   |
|          |     add_ln22_fu_250     |    0    |    0    |    14   |
|    add   |       ii_1_fu_260       |    0    |    0    |    39   |
|          |    add_ln22_1_fu_275    |    0    |    0    |    14   |
|          |    add_ln22_2_fu_297    |    0    |    0    |    14   |
|          |       kk_1_fu_307       |    0    |    0    |    39   |
|          |       jj_1_fu_313       |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln19_fu_224    |    0    |    0    |    18   |
|   icmp   |     icmp_ln20_fu_241    |    0    |    0    |    18   |
|          |     icmp_ln21_fu_266    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln14_fu_158    |    0    |    0    |    0    |
|          |     zext_ln19_fu_176    |    0    |    0    |    0    |
|   zext   |     zext_ln15_fu_180    |    0    |    0    |    0    |
|          |     zext_ln20_fu_198    |    0    |    0    |    0    |
|          |     zext_ln16_fu_202    |    0    |    0    |    0    |
|          |     zext_ln21_fu_220    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_7_fu_162      |    0    |    0    |    0    |
| bitselect|       tmp_8_fu_184      |    0    |    0    |    0    |
|          |       tmp_9_fu_206      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln20_fu_229    |    0    |    0    |    0    |
|   trunc  |    trunc_ln22_fu_246    |    0    |    0    |    0    |
|          |   trunc_ln22_1_fu_271   |    0    |    0    |    0    |
|          |   trunc_ln22_2_fu_285   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|  sext_ln22_cast_fu_233  |    0    |    0    |    0    |
|          | sext_ln22_3_cast_fu_289 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln22_fu_255    |    0    |    0    |    0    |
|   sext   |    sext_ln22_1_fu_280   |    0    |    0    |    0    |
|          |    sext_ln22_2_fu_302   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   969   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_327      |    5   |
|     ii_0_reg_121     |   32   |
|     ii_1_reg_395     |   32   |
|       ii_reg_88      |    5   |
|       j_reg_345      |    5   |
|     jj_0_reg_131     |   32   |
|     jj_1_reg_418     |   32   |
|       jj_reg_99      |    5   |
|       k_reg_363      |    5   |
|     kk_0_reg_141     |   32   |
|     kk_1_reg_413     |   32   |
|      kk_reg_110      |    5   |
|    mA_addr_reg_403   |    8   |
|    mA_load_reg_423   |   32   |
|    mB_addr_reg_408   |    8   |
|    mB_load_reg_428   |   32   |
|    mC_addr_reg_390   |    8   |
|    mC_load_reg_438   |   32   |
|sext_ln22_cast_reg_376|   10   |
|     tmp_1_reg_443    |   32   |
|      tmp_reg_433     |   32   |
|  trunc_ln22_reg_385  |   10   |
|   zext_ln14_reg_319  |   32   |
|   zext_ln15_reg_337  |   32   |
|   zext_ln16_reg_355  |   32   |
|   zext_ln19_reg_332  |   32   |
|   zext_ln20_reg_350  |   32   |
|   zext_ln21_reg_368  |   32   |
+----------------------+--------+
|         Total        |   618  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_77 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   969  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   618  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   966  |   987  |
+-----------+--------+--------+--------+--------+
