
---------- Begin Simulation Statistics ----------
simSeconds                                   0.088904                       # Number of seconds simulated (Second)
simTicks                                  88904410001                       # Number of ticks simulated (Tick)
finalTick                                20863574668501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8779.45                       # Real time elapsed on the host (Second)
hostTickRate                                 10126418                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   42534148                       # Number of bytes of host memory used (Byte)
simInsts                                  11504268898                       # Number of instructions simulated (Count)
simOps                                    11719927963                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1310363                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1334927                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu10.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu10.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu10.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu10.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu10.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu10.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu10.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu10.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu11.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu11.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu11.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu11.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu11.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu11.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu11.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu11.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu12.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu12.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu12.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu12.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu12.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu12.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu12.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu12.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu13.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu13.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu13.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu13.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu13.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu13.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu13.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu13.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu14.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu14.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu14.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu14.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu14.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu14.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu14.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu14.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu15.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu15.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu15.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu15.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu15.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu15.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu15.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu15.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu16.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu16.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu16.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu16.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu16.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu16.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu16.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu16.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu16.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu16.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu16.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu16.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu16.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu16.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu16.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu16.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu16.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu16.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu16.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu16.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu16.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu16.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu16.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu16.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu16.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu16.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu16.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu16.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu16.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu16.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu16.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu16.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu17.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu17.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu17.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu17.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu17.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu17.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu17.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu17.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu17.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu17.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu17.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu17.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu17.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu17.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu17.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu17.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu17.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu17.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu17.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu17.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu17.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu17.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu17.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu17.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu17.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu17.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu17.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu17.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu17.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu17.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu17.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu17.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu18.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu18.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu18.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu18.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu18.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu18.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu18.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu18.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu18.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu18.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu18.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu18.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu18.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu18.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu18.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu18.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu18.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu18.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu18.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu18.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu18.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu18.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu18.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu18.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu18.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu18.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu18.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu18.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu18.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu18.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu18.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu18.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu19.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu19.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu19.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu19.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu19.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu19.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu19.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu19.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu19.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu19.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu19.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu19.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu19.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu19.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu19.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu19.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu19.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu19.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu19.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu19.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu19.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu19.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu19.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu19.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu19.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu19.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu19.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu19.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu19.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu19.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu19.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu19.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu2.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu2.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu2.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu20.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu20.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu20.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu20.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu20.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu20.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu20.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu20.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu20.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu20.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu20.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu20.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu20.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu20.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu20.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu20.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu20.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu20.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu20.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu20.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu20.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu20.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu20.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu20.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu20.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu20.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu20.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu20.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu20.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu20.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu20.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu20.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu21.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu21.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu21.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu21.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu21.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu21.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu21.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu21.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu21.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu21.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu21.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu21.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu21.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu21.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu21.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu21.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu21.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu21.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu21.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu21.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu21.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu21.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu21.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu21.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu21.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu21.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu21.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu21.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu21.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu21.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu21.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu21.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu22.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu22.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu22.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu22.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu22.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu22.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu22.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu22.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu22.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu22.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu22.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu22.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu22.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu22.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu22.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu22.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu22.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu22.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu22.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu22.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu22.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu22.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu22.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu22.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu22.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu22.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu22.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu22.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu22.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu22.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu22.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu22.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu23.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu23.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu23.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu23.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu23.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu23.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu23.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu23.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu23.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu23.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu23.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu23.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu23.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu23.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu23.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu23.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu23.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu23.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu23.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu23.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu23.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu23.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu23.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu23.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu23.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu23.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu23.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu23.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu23.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu23.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu23.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu23.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu24.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu24.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu24.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu24.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu24.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu24.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu24.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu24.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu24.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu24.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu24.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu24.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu24.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu24.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu24.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu24.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu24.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu24.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu24.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu24.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu24.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu24.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu24.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu24.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu24.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu24.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu24.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu24.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu24.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu24.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu24.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu24.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu25.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu25.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu25.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu25.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu25.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu25.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu25.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu25.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu25.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu25.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu25.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu25.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu25.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu25.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu25.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu25.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu25.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu25.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu25.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu25.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu25.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu25.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu25.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu25.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu25.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu25.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu25.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu25.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu25.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu25.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu25.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu25.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu26.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu26.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu26.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu26.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu26.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu26.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu26.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu26.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu26.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu26.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu26.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu26.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu26.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu26.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu26.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu26.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu26.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu26.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu26.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu26.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu26.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu26.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu26.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu26.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu26.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu26.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu26.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu26.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu26.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu26.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu26.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu26.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu3.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu3.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu3.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu4.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu4.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu4.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu4.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu4.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu4.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu4.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu4.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu5.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu5.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu5.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu5.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu5.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu5.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu5.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu5.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu6.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu6.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu6.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu6.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu6.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu6.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu6.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu6.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu7.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu7.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu7.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu7.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu7.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu7.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu7.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu7.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu8.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu8.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu8.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu8.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu8.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu8.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu8.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu8.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu9.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu9.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu9.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu9.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu9.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu9.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu9.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu9.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.pwrStateResidencyTicks::ON 20774670258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF  88904410001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1540                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1540                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 7506                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                7506                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          212                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          214                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          310                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          322                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          368                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          414                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          376                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          414                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         1816                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port         1016                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::total         1270                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio          844                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port          822                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         1846                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          334                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          358                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          454                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::total          518                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          362                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          394                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port         1048                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::total         1312                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port         1380                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::total         1756                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port          808                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::total          990                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          364                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          390                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          290                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          298                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          322                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          340                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          508                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          588                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          350                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          410                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          316                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          346                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          364                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          340                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port          656                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::total          784                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          434                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          488                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          574                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          674                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          346                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          372                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          448                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::total          506                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          284                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          288                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          290                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          294                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    18092                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          424                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          428                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          620                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          644                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          736                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          810                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          752                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          828                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         2852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3632                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port         2032                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::total         2540                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio          422                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port         1644                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         2426                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          668                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          716                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          908                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::total         1036                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          724                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          788                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port         2096                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::total         2624                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port         2760                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::total         3512                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port         1616                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::total         1980                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          728                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          780                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          580                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          596                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          644                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          680                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port         1016                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::total         1176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          700                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          772                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          632                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          692                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          728                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          674                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port         1312                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::total         1568                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          868                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          976                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port         1148                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::total         1348                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          692                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          744                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::total         1012                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          568                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          580                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          588                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     34846                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy              498419                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              534422                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              534426                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1450914                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer19.occupancy             1078420                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy                41500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer20.occupancy             1198413                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer21.occupancy              496424                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer22.occupancy              611922                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer23.occupancy              532423                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer24.occupancy             1114421                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer25.occupancy             1403919                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer26.occupancy              915918                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer27.occupancy              568912                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer28.occupancy              469419                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer29.occupancy              503919                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer30.occupancy              657920                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer31.occupancy              533416                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer31.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer32.occupancy              490418                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer32.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer33.occupancy              564409                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer33.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer34.occupancy              503414                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer34.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer35.occupancy              799425                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer35.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer36.occupancy              605415                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer36.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer37.occupancy              733913                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer37.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer38.occupancy              522417                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer38.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer39.occupancy              620410                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer39.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer40.occupancy              470915                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer40.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer41.occupancy              501901                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer41.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy               589000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              133499                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer11.occupancy            1016500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer13.occupancy            1534500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer15.occupancy             274500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer17.occupancy             404500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer19.occupancy             303500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer21.occupancy            1050000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer23.occupancy            1411000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer25.occupancy             788500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer27.occupancy             300000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer29.occupancy             225500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy              244500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer31.occupancy             259500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer33.occupancy             461500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer33.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer35.occupancy             310000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer35.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer37.occupancy             253000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer37.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer39.occupancy             277500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer39.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer41.occupancy             258000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer41.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer43.occupancy             620000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer43.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer45.occupancy             379500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer45.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer47.occupancy             530500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer47.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer49.occupancy             285500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer49.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy              320000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer51.occupancy             394000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer51.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer53.occupancy             217000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer53.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer55.occupancy             221500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer55.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy              320000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1459500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls0.bytesRead::ruby.dir_cntrl0      1237568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesRead::total            1237568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesWritten::ruby.dir_cntrl0        91712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.bytesWritten::total           91712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.numReads::ruby.dir_cntrl0        19337                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numReads::total               19337                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::ruby.dir_cntrl0         1433                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::total               1433                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.bwRead::ruby.dir_cntrl0     13920209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwRead::total              13920209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::ruby.dir_cntrl0      1031580                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::total              1031580                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::ruby.dir_cntrl0     14951789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::total             14951789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.bytesRead::ruby.dir_cntrl1      1242880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesRead::total            1242880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesWritten::ruby.dir_cntrl1        95296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.bytesWritten::total           95296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.numReads::ruby.dir_cntrl1        19420                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numReads::total               19420                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::ruby.dir_cntrl1         1489                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::total               1489                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.bwRead::ruby.dir_cntrl1     13979959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwRead::total              13979959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::ruby.dir_cntrl1      1071893                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::total              1071893                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::ruby.dir_cntrl1     15051852                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::total             15051852                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.bytesRead::ruby.dir_cntrl10      1249216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesRead::total           1249216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesWritten::ruby.dir_cntrl10        95616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.bytesWritten::total          95616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.numReads::ruby.dir_cntrl10        19519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numReads::total              19519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::ruby.dir_cntrl10         1494                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::total              1494                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.bwRead::ruby.dir_cntrl10     14051226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwRead::total             14051226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::ruby.dir_cntrl10      1075492                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::total             1075492                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::ruby.dir_cntrl10     15126719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::total            15126719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.bytesRead::ruby.dir_cntrl11      1243840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesRead::total           1243840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesWritten::ruby.dir_cntrl11        97088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.bytesWritten::total          97088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.numReads::ruby.dir_cntrl11        19435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numReads::total              19435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::ruby.dir_cntrl11         1517                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::total              1517                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.bwRead::ruby.dir_cntrl11     13990757                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwRead::total             13990757                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::ruby.dir_cntrl11      1092049                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::total             1092049                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::ruby.dir_cntrl11     15082806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::total            15082806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.bytesRead::ruby.dir_cntrl12      1247744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesRead::total           1247744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesWritten::ruby.dir_cntrl12       102528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.bytesWritten::total         102528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.numReads::ruby.dir_cntrl12        19496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numReads::total              19496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::ruby.dir_cntrl12         1602                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::total              1602                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.bwRead::ruby.dir_cntrl12     14034669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwRead::total             14034669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::ruby.dir_cntrl12      1153239                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::total             1153239                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::ruby.dir_cntrl12     15187908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::total            15187908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.bytesRead::ruby.dir_cntrl13      1246848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesRead::total           1246848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesWritten::ruby.dir_cntrl13        99200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.bytesWritten::total          99200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.numReads::ruby.dir_cntrl13        19482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numReads::total              19482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::ruby.dir_cntrl13         1550                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::total              1550                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.bwRead::ruby.dir_cntrl13     14024591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwRead::total             14024591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::ruby.dir_cntrl13      1115805                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::total             1115805                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::ruby.dir_cntrl13     15140396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::total            15140396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.bytesRead::ruby.dir_cntrl14      1242304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesRead::total           1242304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesWritten::ruby.dir_cntrl14        96832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.bytesWritten::total          96832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.numReads::ruby.dir_cntrl14        19411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numReads::total              19411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::ruby.dir_cntrl14         1513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::total              1513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.bwRead::ruby.dir_cntrl14     13973480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwRead::total             13973480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::ruby.dir_cntrl14      1089170                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::total             1089170                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::ruby.dir_cntrl14     15062650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::total            15062650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.bytesRead::ruby.dir_cntrl15      1237312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesRead::total           1237312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesWritten::ruby.dir_cntrl15        95808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.bytesWritten::total          95808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.numReads::ruby.dir_cntrl15        19333                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numReads::total              19333                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::ruby.dir_cntrl15         1497                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::total              1497                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.bwRead::ruby.dir_cntrl15     13917330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwRead::total             13917330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::ruby.dir_cntrl15      1077652                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::total             1077652                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::ruby.dir_cntrl15     14994982                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::total            14994982                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls16.bytesRead::ruby.dir_cntrl16      1245632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesRead::total           1245632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesWritten::ruby.dir_cntrl16        97536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.bytesWritten::total          97536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.numReads::ruby.dir_cntrl16        19463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numReads::total              19463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::ruby.dir_cntrl16         1524                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::total              1524                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.bwRead::ruby.dir_cntrl16     14010914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwRead::total             14010914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::ruby.dir_cntrl16      1097088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::total             1097088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::ruby.dir_cntrl16     15108002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::total            15108002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls17.bytesRead::ruby.dir_cntrl17      1241472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesRead::total           1241472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesWritten::ruby.dir_cntrl17        96128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.bytesWritten::total          96128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.numReads::ruby.dir_cntrl17        19398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numReads::total              19398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::ruby.dir_cntrl17         1502                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::total              1502                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.bwRead::ruby.dir_cntrl17     13964122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwRead::total             13964122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::ruby.dir_cntrl17      1081251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::total             1081251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::ruby.dir_cntrl17     15045373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::total            15045373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls18.bytesRead::ruby.dir_cntrl18      1247616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesRead::total           1247616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesWritten::ruby.dir_cntrl18        96768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.bytesWritten::total          96768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.numReads::ruby.dir_cntrl18        19494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numReads::total              19494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::ruby.dir_cntrl18         1512                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::total              1512                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.bwRead::ruby.dir_cntrl18     14033230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwRead::total             14033230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::ruby.dir_cntrl18      1088450                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::total             1088450                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::ruby.dir_cntrl18     15121680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::total            15121680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls19.bytesRead::ruby.dir_cntrl19      1239488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesRead::total           1239488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesWritten::ruby.dir_cntrl19        94656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.bytesWritten::total          94656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.numReads::ruby.dir_cntrl19        19367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numReads::total              19367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::ruby.dir_cntrl19         1479                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::total              1479                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.bwRead::ruby.dir_cntrl19     13941806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwRead::total             13941806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::ruby.dir_cntrl19      1064694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::total             1064694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::ruby.dir_cntrl19     15006500                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::total            15006500                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.bytesRead::ruby.dir_cntrl2      1240768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesRead::total            1240768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesWritten::ruby.dir_cntrl2        97920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.bytesWritten::total           97920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.numReads::ruby.dir_cntrl2        19387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numReads::total               19387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::ruby.dir_cntrl2         1530                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::total               1530                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.bwRead::ruby.dir_cntrl2     13956203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwRead::total              13956203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::ruby.dir_cntrl2      1101408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::total              1101408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::ruby.dir_cntrl2     15057611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::total             15057611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls20.bytesRead::ruby.dir_cntrl20      1241920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesRead::total           1241920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesWritten::ruby.dir_cntrl20        98496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.bytesWritten::total          98496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.numReads::ruby.dir_cntrl20        19405                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numReads::total              19405                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::ruby.dir_cntrl20         1539                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::total              1539                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.bwRead::ruby.dir_cntrl20     13969161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwRead::total             13969161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::ruby.dir_cntrl20      1107887                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::total             1107887                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::ruby.dir_cntrl20     15077047                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::total            15077047                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls21.bytesRead::ruby.dir_cntrl21      1250048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesRead::total           1250048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesWritten::ruby.dir_cntrl21        98048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.bytesWritten::total          98048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.numReads::ruby.dir_cntrl21        19532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numReads::total              19532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::ruby.dir_cntrl21         1532                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::total              1532                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.bwRead::ruby.dir_cntrl21     14060585                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwRead::total             14060585                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::ruby.dir_cntrl21      1102847                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::total             1102847                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::ruby.dir_cntrl21     15163432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::total            15163432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls22.bytesRead::ruby.dir_cntrl22      1236288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesRead::total           1236288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesWritten::ruby.dir_cntrl22        97024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.bytesWritten::total          97024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.numReads::ruby.dir_cntrl22        19317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numReads::total              19317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::ruby.dir_cntrl22         1516                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::total              1516                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.bwRead::ruby.dir_cntrl22     13905812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwRead::total             13905812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::ruby.dir_cntrl22      1091329                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::total             1091329                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::ruby.dir_cntrl22     14997141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::total            14997141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls23.bytesRead::ruby.dir_cntrl23      1234560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesRead::total           1234560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesWritten::ruby.dir_cntrl23        95296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.bytesWritten::total          95296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.numReads::ruby.dir_cntrl23        19290                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numReads::total              19290                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::ruby.dir_cntrl23         1489                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::total              1489                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.bwRead::ruby.dir_cntrl23     13886375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwRead::total             13886375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::ruby.dir_cntrl23      1071893                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::total             1071893                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::ruby.dir_cntrl23     14958268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::total            14958268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls24.bytesRead::ruby.dir_cntrl24      1245184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesRead::total           1245184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesWritten::ruby.dir_cntrl24        99968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.bytesWritten::total          99968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.numReads::ruby.dir_cntrl24        19456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numReads::total              19456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::ruby.dir_cntrl24         1562                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::total              1562                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.bwRead::ruby.dir_cntrl24     14005874                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwRead::total             14005874                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::ruby.dir_cntrl24      1124444                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::total             1124444                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::ruby.dir_cntrl24     15130318                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::total            15130318                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls25.bytesRead::ruby.dir_cntrl25      1251840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesRead::total           1251840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesWritten::ruby.dir_cntrl25        97408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.bytesWritten::total          97408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.numReads::ruby.dir_cntrl25        19560                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numReads::total              19560                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::ruby.dir_cntrl25         1522                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::total              1522                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.bwRead::ruby.dir_cntrl25     14080741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwRead::total             14080741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::ruby.dir_cntrl25      1095649                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::total             1095649                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::ruby.dir_cntrl25     15176390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::total            15176390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls26.bytesRead::ruby.dir_cntrl26      1244928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesRead::total           1244928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesWritten::ruby.dir_cntrl26        91008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.bytesWritten::total          91008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.numReads::ruby.dir_cntrl26        19452                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numReads::total              19452                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::ruby.dir_cntrl26         1422                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::total              1422                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.bwRead::ruby.dir_cntrl26     14002995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwRead::total             14002995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::ruby.dir_cntrl26      1023661                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::total             1023661                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::ruby.dir_cntrl26     15026656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::total            15026656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls27.bytesRead::ruby.dir_cntrl27      1236928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesRead::total           1236928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesWritten::ruby.dir_cntrl27        92928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.bytesWritten::total          92928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.numReads::ruby.dir_cntrl27        19327                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numReads::total              19327                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::ruby.dir_cntrl27         1452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::total              1452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.bwRead::ruby.dir_cntrl27     13913011                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwRead::total             13913011                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::ruby.dir_cntrl27      1045257                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::total             1045257                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::ruby.dir_cntrl27     14958268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::total            14958268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls28.bytesRead::ruby.dir_cntrl28      1244736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesRead::total           1244736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesWritten::ruby.dir_cntrl28        96064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.bytesWritten::total          96064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.numReads::ruby.dir_cntrl28        19449                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numReads::total              19449                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::ruby.dir_cntrl28         1501                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::total              1501                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.bwRead::ruby.dir_cntrl28     14000835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwRead::total             14000835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::ruby.dir_cntrl28      1080531                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::total             1080531                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::ruby.dir_cntrl28     15081367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::total            15081367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls29.bytesRead::ruby.dir_cntrl29      1237376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesRead::total           1237376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesWritten::ruby.dir_cntrl29        96448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.bytesWritten::total          96448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.numReads::ruby.dir_cntrl29        19334                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numReads::total              19334                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::ruby.dir_cntrl29         1507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::total              1507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.bwRead::ruby.dir_cntrl29     13918050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwRead::total             13918050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::ruby.dir_cntrl29      1084851                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::total             1084851                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::ruby.dir_cntrl29     15002900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::total            15002900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.bytesRead::ruby.dir_cntrl3      1247296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesRead::total            1247296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesWritten::ruby.dir_cntrl3        96448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.bytesWritten::total           96448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.numReads::ruby.dir_cntrl3        19489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numReads::total               19489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::ruby.dir_cntrl3         1507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::total               1507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.bwRead::ruby.dir_cntrl3     14029630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwRead::total              14029630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::ruby.dir_cntrl3      1084851                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::total              1084851                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::ruby.dir_cntrl3     15114481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::total             15114481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls30.bytesRead::ruby.dir_cntrl30      1248576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesRead::total           1248576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesWritten::ruby.dir_cntrl30        95744                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.bytesWritten::total          95744                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.numReads::ruby.dir_cntrl30        19509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numReads::total              19509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::ruby.dir_cntrl30         1496                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::total              1496                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.bwRead::ruby.dir_cntrl30     14044028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwRead::total             14044028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::ruby.dir_cntrl30      1076932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::total             1076932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::ruby.dir_cntrl30     15120960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::total            15120960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls31.bytesRead::ruby.dir_cntrl31      1250816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesRead::total           1250816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesWritten::ruby.dir_cntrl31        98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.bytesWritten::total          98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.numReads::ruby.dir_cntrl31        19544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numReads::total              19544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::ruby.dir_cntrl31         1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::total              1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.bwRead::ruby.dir_cntrl31     14069223                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwRead::total             14069223                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::ruby.dir_cntrl31      1106447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::total             1106447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::ruby.dir_cntrl31     15175670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::total            15175670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.bytesRead::ruby.dir_cntrl4      1241728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesRead::total            1241728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesWritten::ruby.dir_cntrl4       100480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.bytesWritten::total          100480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.numReads::ruby.dir_cntrl4        19402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numReads::total               19402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::ruby.dir_cntrl4         1570                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::total               1570                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.bwRead::ruby.dir_cntrl4     13967001                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwRead::total              13967001                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::ruby.dir_cntrl4      1130203                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::total              1130203                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::ruby.dir_cntrl4     15097204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::total             15097204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.bytesRead::ruby.dir_cntrl5      1239808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesRead::total            1239808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesWritten::ruby.dir_cntrl5        98048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.bytesWritten::total           98048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.numReads::ruby.dir_cntrl5        19372                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numReads::total               19372                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::ruby.dir_cntrl5         1532                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::total               1532                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.bwRead::ruby.dir_cntrl5     13945405                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwRead::total              13945405                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::ruby.dir_cntrl5      1102847                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::total              1102847                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::ruby.dir_cntrl5     15048252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::total             15048252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.bytesRead::ruby.dir_cntrl6      1242176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesRead::total            1242176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesWritten::ruby.dir_cntrl6        97216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.bytesWritten::total           97216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.numReads::ruby.dir_cntrl6        19409                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numReads::total               19409                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::ruby.dir_cntrl6         1519                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::total               1519                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.bwRead::ruby.dir_cntrl6     13972040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwRead::total              13972040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::ruby.dir_cntrl6      1093489                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::total              1093489                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::ruby.dir_cntrl6     15065529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::total             15065529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.bytesRead::ruby.dir_cntrl7      1244288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesRead::total            1244288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesWritten::ruby.dir_cntrl7        94080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.bytesWritten::total           94080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.numReads::ruby.dir_cntrl7        19442                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numReads::total               19442                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::ruby.dir_cntrl7         1470                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::total               1470                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.bwRead::ruby.dir_cntrl7     13995796                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwRead::total              13995796                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::ruby.dir_cntrl7      1058215                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::total              1058215                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::ruby.dir_cntrl7     15054011                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::total             15054011                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.bytesRead::ruby.dir_cntrl8      1249792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesRead::total            1249792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesWritten::ruby.dir_cntrl8        96256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.bytesWritten::total           96256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.numReads::ruby.dir_cntrl8        19528                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numReads::total               19528                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::ruby.dir_cntrl8         1504                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::total               1504                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.bwRead::ruby.dir_cntrl8     14057705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwRead::total              14057705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::ruby.dir_cntrl8      1082691                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::total              1082691                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::ruby.dir_cntrl8     15140396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::total             15140396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.bytesRead::ruby.dir_cntrl9      1244544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesRead::total            1244544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesWritten::ruby.dir_cntrl9        94656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.bytesWritten::total           94656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.numReads::ruby.dir_cntrl9        19446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numReads::total               19446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::ruby.dir_cntrl9         1479                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::total               1479                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.bwRead::ruby.dir_cntrl9     13998676                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwRead::total              13998676                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::ruby.dir_cntrl9      1064694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::total              1064694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::ruby.dir_cntrl9     15063370                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::total             15063370                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           32                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       131072                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           32                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           256                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           2559                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          35585295                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            38.053981                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           33.675771                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           17.907070                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    35585086    100.00%    100.00% |         180      0.00%    100.00% |          14      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            35585295                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    520707507                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.000322                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |   520707453    100.00%    100.00% |          54      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    520707507                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      520707506                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          2.846415                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.092263                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        14.437404                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   512578402     98.44%     98.44% |     6562828      1.26%     99.70% |     1067842      0.21%     99.90% |      355519      0.07%     99.97% |      139971      0.03%    100.00% |        2909      0.00%    100.00% |          19      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        520707506                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    510360363                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |   510360363    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     510360363                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     10347143                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     93.918604                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    84.872815                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    45.023582                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |     2218039     21.44%     21.44% |     6562828     63.43%     84.86% |     1067842     10.32%     95.18% |      355519      3.44%     98.62% |      139971      1.35%     99.97% |        2909      0.03%    100.00% |          19      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     10347143                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      19641242                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        40.102139                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       34.430360                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       20.494070                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    19641084    100.00%    100.00% |         129      0.00%    100.00% |          14      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        19641242                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      15779039                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        35.413983                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       32.747724                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       12.954664                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |     1059068      6.71%      6.71% |     5024665     31.84%     38.56% |     6912809     43.81%     82.37% |     2496851     15.82%     98.19% |      269797      1.71%     99.90% |       14688      0.09%     99.99% |        1069      0.01%    100.00% |          90      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        15779039                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size           64                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket          639                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        165014                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        46.709370                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       34.858310                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev       43.246426                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      137417     83.28%     83.28% |       15217      9.22%     92.50% |        8885      5.38%     97.88% |        3444      2.09%     99.97% |          30      0.02%     99.99% |          13      0.01%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          165014                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       19337      3.11%      3.11% |       19420      3.12%      6.23% |       19387      3.12%      9.35% |       19489      3.13%     12.49% |       19402      3.12%     15.61% |       19372      3.12%     18.72% |       19409      3.12%     21.84% |       19442      3.13%     24.97% |       19528      3.14%     28.11% |       19446      3.13%     31.24% |       19519      3.14%     34.38% |       19435      3.13%     37.50% |       19496      3.14%     40.64% |       19482      3.13%     43.77% |       19411      3.12%     46.89% |       19333      3.11%     50.00% |       19463      3.13%     53.13% |       19398      3.12%     56.25% |       19494      3.14%     59.39% |       19367      3.11%     62.50% |       19398      3.12%     65.62% |       19526      3.14%     68.76% |       19310      3.11%     71.87% |       19283      3.10%     74.97% |       19456      3.13%     78.10% |       19560      3.15%     81.24% |       19452      3.13%     84.37% |       19327      3.11%     87.48% |       19449      3.13%     90.61% |       19334      3.11%     93.72% |       19509      3.14%     96.86% |       19544      3.14%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       621778                       (Unspecified)
system.ruby.Directory_Controller.Data    |        1369      2.96%      2.96% |        1425      3.08%      6.04% |        1466      3.17%      9.21% |        1443      3.12%     12.33% |        1506      3.26%     15.59% |        1468      3.17%     18.76% |        1455      3.15%     21.91% |        1406      3.04%     24.95% |        1440      3.11%     28.06% |        1415      3.06%     31.12% |        1430      3.09%     34.21% |        1453      3.14%     37.35% |        1538      3.33%     40.68% |        1486      3.21%     43.89% |        1449      3.13%     47.02% |        1433      3.10%     50.12% |        1460      3.16%     53.28% |        1438      3.11%     56.39% |        1448      3.13%     59.52% |        1415      3.06%     62.58% |        1475      3.19%     65.77% |        1468      3.17%     68.94% |        1452      3.14%     72.08% |        1425      3.08%     75.16% |        1498      3.24%     78.40% |        1458      3.15%     81.55% |        1358      2.94%     84.49% |        1388      3.00%     87.49% |        1437      3.11%     90.60% |        1443      3.12%     93.72% |        1432      3.10%     96.82% |        1473      3.18%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total        46250                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       19337      3.11%      3.11% |       19420      3.12%      6.23% |       19387      3.12%      9.35% |       19489      3.13%     12.49% |       19402      3.12%     15.61% |       19372      3.12%     18.72% |       19409      3.12%     21.84% |       19442      3.13%     24.97% |       19528      3.14%     28.11% |       19446      3.13%     31.24% |       19519      3.14%     34.38% |       19435      3.13%     37.50% |       19496      3.14%     40.64% |       19482      3.13%     43.77% |       19411      3.12%     46.89% |       19333      3.11%     50.00% |       19463      3.13%     53.13% |       19398      3.12%     56.25% |       19494      3.14%     59.39% |       19367      3.11%     62.50% |       19405      3.12%     65.62% |       19532      3.14%     68.76% |       19317      3.11%     71.87% |       19290      3.10%     74.97% |       19456      3.13%     78.10% |       19560      3.15%     81.25% |       19452      3.13%     84.37% |       19327      3.11%     87.48% |       19449      3.13%     90.61% |       19334      3.11%     93.72% |       19509      3.14%     96.86% |       19544      3.14%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       621805                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |        1433      2.97%      2.97% |        1489      3.08%      6.05% |        1530      3.17%      9.22% |        1507      3.12%     12.34% |        1570      3.25%     15.59% |        1532      3.17%     18.76% |        1519      3.15%     21.91% |        1470      3.04%     24.95% |        1504      3.11%     28.06% |        1479      3.06%     31.13% |        1494      3.09%     34.22% |        1517      3.14%     37.36% |        1602      3.32%     40.68% |        1550      3.21%     43.89% |        1513      3.13%     47.02% |        1497      3.10%     50.12% |        1524      3.16%     53.27% |        1502      3.11%     56.38% |        1512      3.13%     59.51% |        1479      3.06%     62.58% |        1539      3.19%     65.76% |        1532      3.17%     68.93% |        1516      3.14%     72.07% |        1489      3.08%     75.16% |        1562      3.23%     78.39% |        1522      3.15%     81.54% |        1422      2.94%     84.49% |        1452      3.01%     87.49% |        1501      3.11%     90.60% |        1507      3.12%     93.72% |        1496      3.10%     96.82% |        1537      3.18%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total        48298                       (Unspecified)
system.ruby.Directory_Controller.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     25.81%     25.81% |           7     22.58%     48.39% |           8     25.81%     74.19% |           8     25.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ::total           31                       (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE |          64      3.12%      3.12% |          64      3.12%      6.25% |          64      3.12%      9.38% |          64      3.12%     12.50% |          64      3.12%     15.62% |          64      3.12%     18.75% |          64      3.12%     21.88% |          64      3.12%     25.00% |          64      3.12%     28.12% |          64      3.12%     31.25% |          64      3.12%     34.38% |          64      3.12%     37.50% |          64      3.12%     40.62% |          64      3.12%     43.75% |          64      3.12%     46.88% |          64      3.12%     50.00% |          64      3.12%     53.12% |          64      3.12%     56.25% |          64      3.12%     59.38% |          64      3.12%     62.50% |          64      3.12%     65.62% |          64      3.12%     68.75% |          64      3.12%     71.88% |          64      3.12%     75.00% |          64      3.12%     78.12% |          64      3.12%     81.25% |          64      3.12%     84.38% |          64      3.12%     87.50% |          64      3.12%     90.62% |          64      3.12%     93.75% |          64      3.12%     96.88% |          64      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE::total         2048                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |        2084      3.08%      3.08% |        2105      3.11%      6.19% |        2090      3.09%      9.28% |        2205      3.26%     12.54% |        2089      3.09%     15.63% |        2105      3.11%     18.74% |        2172      3.21%     21.95% |        2122      3.14%     25.09% |        2183      3.23%     28.31% |        2100      3.10%     31.42% |        2103      3.11%     34.53% |        2090      3.09%     37.62% |        2161      3.19%     40.81% |        2160      3.19%     44.00% |        2134      3.15%     47.16% |        2094      3.10%     50.25% |        2199      3.25%     53.50% |        2104      3.11%     56.61% |        2174      3.21%     59.83% |        2065      3.05%     62.88% |        2079      3.07%     65.95% |        2163      3.20%     69.15% |        2058      3.04%     72.19% |        2014      2.98%     75.17% |        2041      3.02%     78.19% |        2200      3.25%     81.44% |        2127      3.14%     84.58% |        2088      3.09%     87.67% |        2091      3.09%     90.76% |        2012      2.97%     93.74% |        2115      3.13%     96.86% |        2123      3.14%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total        67650                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       19337      3.11%      3.11% |       19420      3.12%      6.23% |       19387      3.12%      9.35% |       19489      3.13%     12.49% |       19402      3.12%     15.61% |       19372      3.12%     18.72% |       19409      3.12%     21.84% |       19442      3.13%     24.97% |       19528      3.14%     28.11% |       19446      3.13%     31.24% |       19519      3.14%     34.38% |       19435      3.13%     37.50% |       19496      3.14%     40.64% |       19482      3.13%     43.77% |       19411      3.12%     46.89% |       19333      3.11%     50.00% |       19463      3.13%     53.13% |       19398      3.12%     56.25% |       19494      3.14%     59.39% |       19367      3.11%     62.50% |       19398      3.12%     65.62% |       19526      3.14%     68.76% |       19310      3.11%     71.87% |       19283      3.10%     74.97% |       19456      3.13%     78.10% |       19560      3.15%     81.24% |       19452      3.13%     84.37% |       19327      3.11%     87.48% |       19449      3.13%     90.61% |       19334      3.11%     93.72% |       19509      3.14%     96.86% |       19544      3.14%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       621778                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     25.93%     25.93% |           6     22.22%     48.15% |           7     25.93%     74.07% |           7     25.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ::total           27                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE |          64      3.12%      3.12% |          64      3.12%      6.25% |          64      3.12%      9.38% |          64      3.12%     12.50% |          64      3.12%     15.62% |          64      3.12%     18.75% |          64      3.12%     21.88% |          64      3.12%     25.00% |          64      3.12%     28.12% |          64      3.12%     31.25% |          64      3.12%     34.38% |          64      3.12%     37.50% |          64      3.12%     40.62% |          64      3.12%     43.75% |          64      3.12%     46.88% |          64      3.12%     50.00% |          64      3.12%     53.12% |          64      3.12%     56.25% |          64      3.12%     59.38% |          64      3.12%     62.50% |          64      3.12%     65.62% |          64      3.12%     68.75% |          64      3.12%     71.88% |          64      3.12%     75.00% |          64      3.12%     78.12% |          64      3.12%     81.25% |          64      3.12%     84.38% |          64      3.12%     87.50% |          64      3.12%     90.62% |          64      3.12%     93.75% |          64      3.12%     96.88% |          64      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE::total         2048                       (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     25.93%     25.93% |           6     22.22%     48.15% |           7     25.93%     74.07% |           7     25.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data::total           27                       (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack |          64      3.12%      3.12% |          64      3.12%      6.25% |          64      3.12%      9.38% |          64      3.12%     12.50% |          64      3.12%     15.62% |          64      3.12%     18.75% |          64      3.12%     21.88% |          64      3.12%     25.00% |          64      3.12%     28.12% |          64      3.12%     31.25% |          64      3.12%     34.38% |          64      3.12%     37.50% |          64      3.12%     40.62% |          64      3.12%     43.75% |          64      3.12%     46.88% |          64      3.12%     50.00% |          64      3.12%     53.12% |          64      3.12%     56.25% |          64      3.12%     59.38% |          64      3.12%     62.50% |          64      3.12%     65.62% |          64      3.12%     68.75% |          64      3.12%     71.88% |          64      3.12%     75.00% |          64      3.12%     78.12% |          64      3.12%     81.25% |          64      3.12%     84.38% |          64      3.12%     87.50% |          64      3.12%     90.62% |          64      3.12%     93.75% |          64      3.12%     96.88% |          64      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack::total         2048                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |        1369      2.96%      2.96% |        1425      3.08%      6.04% |        1466      3.17%      9.21% |        1443      3.12%     12.33% |        1506      3.26%     15.59% |        1468      3.17%     18.76% |        1455      3.15%     21.91% |        1406      3.04%     24.95% |        1440      3.11%     28.06% |        1415      3.06%     31.12% |        1430      3.09%     34.21% |        1453      3.14%     37.36% |        1538      3.33%     40.68% |        1486      3.21%     43.90% |        1449      3.13%     47.03% |        1433      3.10%     50.13% |        1460      3.16%     53.28% |        1438      3.11%     56.39% |        1448      3.13%     59.53% |        1415      3.06%     62.58% |        1474      3.19%     65.77% |        1467      3.17%     68.94% |        1451      3.14%     72.08% |        1424      3.08%     75.16% |        1498      3.24%     78.40% |        1458      3.15%     81.55% |        1358      2.94%     84.49% |        1388      3.00%     87.49% |        1437      3.11%     90.60% |        1443      3.12%     93.72% |        1432      3.10%     96.81% |        1473      3.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total        46246                       (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ::total            4                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |        2084      3.08%      3.08% |        2105      3.11%      6.19% |        2090      3.09%      9.28% |        2205      3.26%     12.54% |        2089      3.09%     15.63% |        2105      3.11%     18.74% |        2172      3.21%     21.95% |        2122      3.14%     25.09% |        2183      3.23%     28.31% |        2100      3.10%     31.42% |        2103      3.11%     34.53% |        2090      3.09%     37.62% |        2161      3.19%     40.81% |        2160      3.19%     44.00% |        2134      3.15%     47.16% |        2094      3.10%     50.25% |        2199      3.25%     53.50% |        2104      3.11%     56.61% |        2174      3.21%     59.83% |        2065      3.05%     62.88% |        2079      3.07%     65.95% |        2163      3.20%     69.15% |        2058      3.04%     72.19% |        2014      2.98%     75.17% |        2041      3.02%     78.19% |        2200      3.25%     81.44% |        2127      3.14%     84.58% |        2088      3.09%     87.67% |        2091      3.09%     90.76% |        2012      2.97%     93.74% |        2115      3.13%     96.86% |        2123      3.14%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total        67650                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       19337      3.11%      3.11% |       19420      3.12%      6.23% |       19387      3.12%      9.35% |       19489      3.13%     12.49% |       19402      3.12%     15.61% |       19372      3.12%     18.72% |       19409      3.12%     21.84% |       19442      3.13%     24.97% |       19528      3.14%     28.11% |       19446      3.13%     31.24% |       19519      3.14%     34.38% |       19435      3.13%     37.50% |       19496      3.14%     40.64% |       19482      3.13%     43.77% |       19411      3.12%     46.89% |       19333      3.11%     50.00% |       19463      3.13%     53.13% |       19398      3.12%     56.25% |       19494      3.14%     59.39% |       19367      3.11%     62.50% |       19398      3.12%     65.62% |       19526      3.14%     68.76% |       19310      3.11%     71.87% |       19283      3.10%     74.97% |       19456      3.13%     78.10% |       19560      3.15%     81.24% |       19452      3.13%     84.37% |       19327      3.11%     87.48% |       19449      3.13%     90.61% |       19334      3.11%     93.72% |       19509      3.14%     96.86% |       19544      3.14%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       621778                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |        1369      2.96%      2.96% |        1425      3.08%      6.04% |        1466      3.17%      9.21% |        1443      3.12%     12.33% |        1506      3.26%     15.59% |        1468      3.17%     18.76% |        1455      3.15%     21.91% |        1406      3.04%     24.95% |        1440      3.11%     28.06% |        1415      3.06%     31.12% |        1430      3.09%     34.21% |        1453      3.14%     37.36% |        1538      3.33%     40.68% |        1486      3.21%     43.90% |        1449      3.13%     47.03% |        1433      3.10%     50.13% |        1460      3.16%     53.28% |        1438      3.11%     56.39% |        1448      3.13%     59.53% |        1415      3.06%     62.58% |        1474      3.19%     65.77% |        1467      3.17%     68.94% |        1451      3.14%     72.08% |        1424      3.08%     75.16% |        1498      3.24%     78.40% |        1458      3.15%     81.55% |        1358      2.94%     84.49% |        1388      3.00%     87.49% |        1437      3.11%     90.60% |        1443      3.12%     93.72% |        1432      3.10%     96.81% |        1473      3.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total        46246                       (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data::total            4                       (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack::total            4                       (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          31    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           31                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         2048                       (Unspecified)
system.ruby.DMA_Controller.Data          |          31    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             31                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            2048                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          31    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           31                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         2048                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          31    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           31                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         2048                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |     3155457      3.67%      3.67% |     3181601      3.70%      7.37% |     3139488      3.65%     11.02% |     3879749      4.51%     15.53% |     3568306      4.15%     19.68% |     3545951      4.12%     23.81% |     3150662      3.66%     27.47% |     3275823      3.81%     31.28% |     3132563      3.64%     34.93% |     3646848      4.24%     39.17% |     3851145      4.48%     43.65% |     3462002      4.03%     47.67% |     3216658      3.74%     51.42% |     3145777      3.66%     55.07% |     3139796      3.65%     58.73% |     3148282      3.66%     62.39% |     3198842      3.72%     66.11% |     3159245      3.67%     69.78% |     3214629      3.74%     73.52% |     3165240      3.68%     77.20% |      539336      0.63%     77.83% |     3148175      3.66%     81.49% |     3235003      3.76%     85.25% |     3140626      3.65%     88.91% |     3228437      3.75%     92.66% |     3151093      3.66%     96.33% |     3157828      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     85978562                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |    14706420      3.65%      3.65% |    14863131      3.69%      7.34% |    14681741      3.64%     10.98% |    18107504      4.49%     15.47% |    16677685      4.14%     19.61% |    16591297      4.12%     23.73% |    14722483      3.65%     27.38% |    15314675      3.80%     31.18% |    14677533      3.64%     34.82% |    17049222      4.23%     39.05% |    17998228      4.47%     43.52% |    16159600      4.01%     47.53% |    15110938      3.75%     51.28% |    14703120      3.65%     54.93% |    14667832      3.64%     58.57% |    14722102      3.65%     62.22% |    15004412      3.72%     65.94% |    14762796      3.66%     69.61% |    15058053      3.74%     73.34% |    14792827      3.67%     77.01% |     3521593      0.87%     77.89% |    14730805      3.66%     81.54% |    15118599      3.75%     85.30% |    14675140      3.64%     88.94% |    15102097      3.75%     92.68% |    14737465      3.66%     96.34% |    14746538      3.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    403003836                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |     1141150      3.60%      3.60% |     1138984      3.59%      7.19% |     1124432      3.54%     10.73% |     1406553      4.43%     15.16% |     1268152      4.00%     19.16% |     1286283      4.05%     23.22% |     1117423      3.52%     26.74% |     1165382      3.67%     30.41% |     1116391      3.52%     33.93% |     1306467      4.12%     38.05% |     1397860      4.41%     42.46% |     1249472      3.94%     46.39% |     1146963      3.62%     50.01% |     1117606      3.52%     53.53% |     1118152      3.52%     57.06% |     1117638      3.52%     60.58% |     1137141      3.58%     64.16% |     1117066      3.52%     67.68% |     1146050      3.61%     71.30% |     1119995      3.53%     74.83% |     1221518      3.85%     78.68% |     1115431      3.52%     82.19% |     1148911      3.62%     85.82% |     1113555      3.51%     89.33% |     1154090      3.64%     92.96% |     1115132      3.51%     96.48% |     1117412      3.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total     31725209                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        2039      2.71%      2.71% |        3115      4.14%      6.86% |        2894      3.85%     10.71% |        4227      5.62%     16.33% |        3122      4.15%     20.48% |        3520      4.68%     25.17% |        2402      3.20%     28.36% |        2988      3.98%     32.34% |        2608      3.47%     35.81% |        3475      4.62%     40.43% |        4522      6.02%     46.45% |        3458      4.60%     51.05% |        2518      3.35%     54.40% |        2420      3.22%     57.62% |        2490      3.31%     60.93% |        2354      3.13%     64.06% |        2620      3.49%     67.55% |        2319      3.09%     70.63% |        2493      3.32%     73.95% |        2630      3.50%     77.45% |        2524      3.36%     80.81% |        2443      3.25%     84.06% |        2642      3.51%     87.57% |        2276      3.03%     90.60% |        2587      3.44%     94.04% |        2185      2.91%     96.95% |        2295      3.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        75166                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |      379716      3.69%      3.69% |      382603      3.72%      7.41% |      370534      3.60%     11.01% |      457133      4.44%     15.46% |      418621      4.07%     19.53% |      415563      4.04%     23.57% |      374145      3.64%     27.21% |      387466      3.77%     30.97% |      371779      3.61%     34.59% |      426688      4.15%     38.74% |      452308      4.40%     43.13% |      407216      3.96%     47.09% |      379708      3.69%     50.78% |      372344      3.62%     54.40% |      370278      3.60%     58.00% |      374418      3.64%     61.64% |      372953      3.63%     65.27% |      359984      3.50%     68.77% |      383201      3.73%     72.50% |      362581      3.53%     76.02% |      222321      2.16%     78.18% |      369394      3.59%     81.77% |      384594      3.74%     85.51% |      368391      3.58%     89.09% |      378604      3.68%     92.77% |      371002      3.61%     96.38% |      372204      3.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     10285749                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |        1886      3.85%      3.85% |        1759      3.59%      7.43% |        1899      3.87%     11.30% |        1762      3.59%     14.90% |        1800      3.67%     18.57% |        2218      4.52%     23.09% |        1804      3.68%     26.77% |        1852      3.78%     30.55% |        1816      3.70%     34.25% |        1797      3.66%     37.91% |        1761      3.59%     41.50% |        1757      3.58%     45.09% |        2160      4.40%     49.49% |        1921      3.92%     53.41% |        1798      3.67%     57.07% |        1862      3.80%     60.87% |        1801      3.67%     64.54% |        1854      3.78%     68.32% |        2390      4.87%     73.20% |        1850      3.77%     76.97% |         445      0.91%     77.88% |        1768      3.61%     81.48% |        1975      4.03%     85.51% |        1749      3.57%     89.07% |        1873      3.82%     92.89% |        1772      3.61%     96.51% |        1713      3.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total        49042                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        1765      4.33%      4.33% |        1536      3.76%      8.09% |        1322      3.24%     11.33% |        2077      5.09%     16.42% |        1675      4.10%     20.52% |        1724      4.22%     24.75% |        1230      3.01%     27.76% |        1506      3.69%     31.45% |        1359      3.33%     34.78% |        1831      4.49%     39.27% |        2086      5.11%     44.38% |        1635      4.01%     48.39% |        1328      3.25%     51.64% |        1324      3.24%     54.89% |        1300      3.19%     58.07% |        1444      3.54%     61.61% |        1290      3.16%     64.77% |        1321      3.24%     68.01% |        1428      3.50%     71.51% |        1347      3.30%     74.81% |        1449      3.55%     78.36% |        1483      3.63%     82.00% |        1563      3.83%     85.83% |        1413      3.46%     89.29% |        1637      4.01%     93.30% |        1331      3.26%     96.56% |        1402      3.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        40806                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |         340     12.01%     12.01% |          96      3.39%     15.41% |         100      3.53%     18.94% |         107      3.78%     22.72% |         102      3.60%     26.33% |         110      3.89%     30.21% |         110      3.89%     34.10% |         105      3.71%     37.81% |         112      3.96%     41.77% |          94      3.32%     45.09% |         108      3.82%     48.90% |         102      3.60%     52.51% |          91      3.22%     55.72% |          91      3.22%     58.94% |          89      3.14%     62.08% |          87      3.07%     65.16% |          85      3.00%     68.16% |          90      3.18%     71.34% |          91      3.22%     74.56% |         103      3.64%     78.20% |          92      3.25%     81.45% |          82      2.90%     84.35% |          92      3.25%     87.60% |          87      3.07%     90.67% |          80      2.83%     93.50% |          85      3.00%     96.50% |          99      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total         2830                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       65663      3.70%      3.70% |       67635      3.81%      7.51% |       63008      3.55%     11.05% |       80375      4.53%     15.58% |       72779      4.10%     19.68% |       75476      4.25%     23.93% |       64627      3.64%     27.57% |       67411      3.80%     31.36% |       65818      3.71%     35.07% |       75299      4.24%     39.31% |       80308      4.52%     43.83% |       69490      3.91%     47.74% |       67381      3.79%     51.54% |       64388      3.63%     55.16% |       62258      3.51%     58.67% |       66297      3.73%     62.40% |       65632      3.70%     66.10% |       60517      3.41%     69.51% |       67956      3.83%     73.33% |       61948      3.49%     76.82% |       25940      1.46%     78.28% |       63159      3.56%     81.84% |       67304      3.79%     85.63% |       62296      3.51%     89.14% |       66642      3.75%     92.89% |       63150      3.56%     96.44% |       63149      3.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      1775906                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        1378      3.38%      3.38% |        1895      4.64%      8.02% |        1548      3.79%     11.81% |        2366      5.80%     17.61% |        2009      4.92%     22.54% |        2199      5.39%     27.92% |        1364      3.34%     31.27% |        1433      3.51%     34.78% |        1178      2.89%     37.67% |        1952      4.78%     42.45% |        2519      6.17%     48.62% |        2004      4.91%     53.53% |        1396      3.42%     56.95% |        1091      2.67%     59.63% |        1240      3.04%     62.67% |        1100      2.70%     65.36% |        1278      3.13%     68.49% |        1351      3.31%     71.81% |        1178      2.89%     74.69% |        1388      3.40%     78.09% |        1481      3.63%     81.72% |        1238      3.03%     84.76% |        1300      3.19%     87.94% |        1278      3.13%     91.07% |        1265      3.10%     94.17% |        1155      2.83%     97.01% |        1222      2.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        40806                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |      313787      3.69%      3.69% |      314430      3.70%      7.38% |      307446      3.61%     11.00% |      375750      4.42%     15.41% |      345192      4.06%     19.47% |      339776      3.99%     23.46% |      309528      3.64%     27.10% |      319983      3.76%     30.86% |      306195      3.60%     34.46% |      350853      4.12%     38.58% |      370896      4.36%     42.94% |      337141      3.96%     46.90% |      312699      3.68%     50.58% |      308293      3.62%     54.20% |      308215      3.62%     57.83% |      308469      3.63%     61.45% |      307590      3.61%     65.07% |      299720      3.52%     68.59% |      316107      3.72%     72.30% |      300867      3.54%     75.84% |      196036      2.30%     78.14% |      306475      3.60%     81.74% |      317510      3.73%     85.48% |      306269      3.60%     89.08% |      312190      3.67%     92.75% |      308071      3.62%     96.37% |      309228      3.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      8508716                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |       10955     17.35%     17.35% |        1768      2.80%     20.15% |        1803      2.86%     23.01% |        3217      5.10%     28.10% |        2602      4.12%     32.22% |        2396      3.79%     36.02% |        1774      2.81%     38.83% |        2196      3.48%     42.31% |        1744      2.76%     45.07% |        2867      4.54%     49.61% |        3019      4.78%     54.39% |        2353      3.73%     58.12% |        1719      2.72%     60.84% |        1635      2.59%     63.43% |        1666      2.64%     66.07% |        1628      2.58%     68.65% |        1702      2.70%     71.34% |        1727      2.74%     74.08% |        1669      2.64%     76.72% |        1748      2.77%     79.49% |        2469      3.91%     83.40% |        1634      2.59%     85.99% |        2131      3.38%     89.36% |        1606      2.54%     91.91% |        1889      2.99%     94.90% |        1560      2.47%     97.37% |        1660      2.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        63137                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        1108      5.10%      5.10% |         713      3.28%      8.39% |         673      3.10%     11.49% |        1220      5.62%     17.10% |         972      4.48%     21.58% |         939      4.32%     25.90% |         690      3.18%     29.08% |         817      3.76%     32.84% |         697      3.21%     36.05% |        1022      4.71%     40.76% |        1215      5.60%     46.36% |         991      4.56%     50.92% |         685      3.15%     54.07% |         664      3.06%     57.13% |         680      3.13%     60.26% |         676      3.11%     63.38% |         674      3.10%     66.48% |         674      3.10%     69.58% |         658      3.03%     72.61% |         717      3.30%     75.92% |        1106      5.09%     81.01% |         679      3.13%     84.14% |         722      3.32%     87.46% |         701      3.23%     90.69% |         732      3.37%     94.06% |         629      2.90%     96.96% |         661      3.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        21715                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |      165600      3.62%      3.62% |      168642      3.68%      7.30% |      161605      3.53%     10.83% |      201472      4.40%     15.22% |      185092      4.04%     19.27% |      185863      4.06%     23.32% |      164547      3.59%     26.92% |      170432      3.72%     30.64% |      164729      3.60%     34.23% |      189392      4.13%     38.37% |      200827      4.38%     42.75% |      177624      3.88%     46.63% |      168587      3.68%     50.31% |      163796      3.58%     53.89% |      161114      3.52%     57.41% |      165812      3.62%     61.03% |      165106      3.60%     64.63% |      157701      3.44%     68.07% |      169668      3.70%     71.78% |      158948      3.47%     75.25% |      148535      3.24%     78.49% |      161818      3.53%     82.02% |      169656      3.70%     85.73% |      161180      3.52%     89.25% |      167688      3.66%     92.91% |      162236      3.54%     96.45% |      162572      3.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total      4580242                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |      235064      3.68%      3.68% |      240761      3.77%      7.45% |      232480      3.64%     11.09% |      289490      4.53%     15.62% |      265866      4.16%     19.78% |      262506      4.11%     23.89% |      236135      3.70%     27.59% |      244349      3.83%     31.42% |      233884      3.66%     35.08% |      271065      4.24%     39.32% |      287578      4.50%     43.83% |      256175      4.01%     47.84% |      238860      3.74%     51.58% |      234803      3.68%     55.25% |      232559      3.64%     58.89% |      236138      3.70%     62.59% |      233716      3.66%     66.25% |      224625      3.52%     69.77% |      240828      3.77%     73.54% |      225893      3.54%     77.08% |       51778      0.81%     77.89% |      232528      3.64%     81.53% |      242640      3.80%     85.33% |      231776      3.63%     88.95% |      237766      3.72%     92.68% |      233584      3.66%     96.33% |      234134      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      6386981                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |       42512      4.07%      4.07% |       38857      3.72%      7.80% |       37577      3.60%     11.40% |       44479      4.26%     15.67% |       38495      3.69%     19.35% |       40681      3.90%     23.25% |       36318      3.48%     26.74% |       38136      3.66%     30.39% |       37112      3.56%     33.95% |       39524      3.79%     37.74% |       42174      4.04%     41.78% |       41100      3.94%     45.72% |       37787      3.62%     49.34% |       36153      3.47%     52.81% |       37042      3.55%     56.36% |       36723      3.52%     59.88% |       37925      3.64%     63.51% |       36268      3.48%     66.99% |       38593      3.70%     70.69% |       37761      3.62%     74.31% |       47656      4.57%     78.88% |       36280      3.48%     82.35% |       37410      3.59%     85.94% |       35847      3.44%     89.38% |       37621      3.61%     92.98% |       36436      3.49%     96.47% |       36778      3.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total      1043245                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |      102652      3.58%      3.58% |      103497      3.61%      7.18% |      100989      3.52%     10.70% |      123676      4.31%     15.01% |      114772      4.00%     19.01% |      112888      3.93%     22.95% |      102204      3.56%     26.51% |      105493      3.68%     30.19% |      101295      3.53%     33.72% |      116611      4.06%     37.78% |      123068      4.29%     42.07% |      110453      3.85%     45.92% |      103573      3.61%     49.53% |      101900      3.55%     53.08% |      101189      3.53%     56.61% |      102069      3.56%     60.16% |      101824      3.55%     63.71% |       99603      3.47%     67.18% |      104292      3.63%     70.82% |       99439      3.47%     74.28% |      123399      4.30%     78.59% |      101098      3.52%     82.11% |      105056      3.66%     85.77% |      101280      3.53%     89.30% |      103729      3.62%     92.91% |      101494      3.54%     96.45% |      101804      3.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      2869347                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |        1140      2.61%      2.61% |        2064      4.72%      7.33% |        1842      4.22%     11.55% |        2423      5.54%     17.09% |        1718      3.93%     21.02% |        2089      4.78%     25.80% |        1409      3.22%     29.03% |        1841      4.21%     33.24% |        1568      3.59%     36.83% |        1985      4.54%     41.37% |        2664      6.10%     47.47% |        2040      4.67%     52.14% |        1460      3.34%     55.48% |        1426      3.26%     58.74% |        1458      3.34%     62.08% |        1369      3.13%     65.21% |        1599      3.66%     68.87% |        1216      2.78%     71.65% |        1415      3.24%     74.89% |        1503      3.44%     78.33% |        1382      3.16%     81.49% |        1403      3.21%     84.70% |        1489      3.41%     88.11% |        1262      2.89%     91.00% |        1391      3.18%     94.18% |        1244      2.85%     97.03% |        1298      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total        43698                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |         652      3.31%      3.31% |         659      3.34%      6.65% |         705      3.58%     10.23% |         709      3.60%     13.82% |         704      3.57%     17.39% |         775      3.93%     21.32% |         693      3.51%     24.84% |         677      3.43%     28.27% |         705      3.58%     31.85% |         715      3.63%     35.47% |         730      3.70%     39.18% |         743      3.77%     42.94% |         696      3.53%     46.47% |         720      3.65%     50.13% |         725      3.68%     53.80% |         724      3.67%     57.48% |         850      4.31%     61.79% |         889      4.51%     66.30% |         806      4.09%     70.38% |         920      4.67%     75.05% |         478      2.42%     77.48% |         736      3.73%     81.21% |         781      3.96%     85.17% |         763      3.87%     89.04% |         768      3.90%     92.93% |         680      3.45%     96.38% |         713      3.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total        19716                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |           3      5.26%      5.26% |           2      3.51%      8.77% |           2      3.51%     12.28% |           2      3.51%     15.79% |           3      5.26%     21.05% |           3      5.26%     26.32% |           2      3.51%     29.82% |           2      3.51%     33.33% |           2      3.51%     36.84% |           3      5.26%     42.11% |           3      5.26%     47.37% |           2      3.51%     50.88% |           2      3.51%     54.39% |           2      3.51%     57.89% |           2      3.51%     61.40% |           2      3.51%     64.91% |           2      3.51%     68.42% |           2      3.51%     71.93% |           2      3.51%     75.44% |           2      3.51%     78.95% |           0      0.00%     78.95% |           2      3.51%     82.46% |           2      3.51%     85.96% |           2      3.51%     89.47% |           2      3.51%     92.98% |           2      3.51%     96.49% |           2      3.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total           57                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         285      3.23%      3.23% |         276      3.12%      6.35% |         347      3.93%     10.28% |         241      2.73%     13.01% |         238      2.69%     15.70% |         703      7.96%     23.66% |         275      3.11%     26.78% |         272      3.08%     29.86% |         296      3.35%     33.21% |         277      3.14%     36.35% |         276      3.12%     39.47% |         261      2.96%     42.43% |         647      7.33%     49.75% |         284      3.22%     52.97% |         281      3.18%     56.15% |         294      3.33%     59.48% |         266      3.01%     62.49% |         287      3.25%     65.74% |         805      9.11%     74.85% |         287      3.25%     78.10% |         238      2.69%     80.80% |         306      3.46%     84.26% |         314      3.56%     87.82% |         261      2.96%     90.77% |         287      3.25%     94.02% |         264      2.99%     97.01% |         264      2.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         8832                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        1820      3.56%      3.56% |        1834      3.59%      7.15% |        1862      3.64%     10.80% |        2588      5.07%     15.86% |        2221      4.35%     20.21% |        2096      4.10%     24.31% |        1799      3.52%     27.84% |        2016      3.95%     31.78% |        1814      3.55%     35.33% |        2255      4.41%     39.75% |        2572      5.03%     44.78% |        2144      4.20%     48.98% |        1830      3.58%     52.56% |        1877      3.67%     56.23% |        1790      3.50%     59.74% |        1803      3.53%     63.27% |        1674      3.28%     66.54% |        1752      3.43%     69.97% |        1841      3.60%     73.58% |        1761      3.45%     77.03% |         870      1.70%     78.73% |        1724      3.37%     82.10% |        1998      3.91%     86.01% |        1702      3.33%     89.35% |        1985      3.89%     93.23% |        1748      3.42%     96.65% |        1710      3.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        51086                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     1518240      3.65%      3.65% |     1544464      3.72%      7.37% |     1527536      3.67%     11.04% |     1884071      4.53%     15.57% |     1730343      4.16%     19.74% |     1696928      4.08%     23.82% |     1536338      3.70%     27.51% |     1598184      3.84%     31.36% |     1525632      3.67%     35.03% |     1768156      4.25%     39.28% |     1863302      4.48%     43.76% |     1684331      4.05%     47.81% |     1547464      3.72%     51.54% |     1536792      3.70%     55.23% |     1528715      3.68%     58.91% |     1530108      3.68%     62.59% |     1558662      3.75%     66.34% |     1549991      3.73%     70.07% |     1545097      3.72%     73.78% |     1550776      3.73%     77.51% |       94171      0.23%     77.74% |     1523636      3.66%     81.40% |     1573368      3.78%     85.19% |     1536397      3.70%     88.88% |     1549460      3.73%     92.61% |     1534547      3.69%     96.30% |     1536910      3.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     41573619                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |    14663905      3.65%      3.65% |    14824272      3.69%      7.34% |    14644162      3.64%     10.98% |    18063023      4.49%     15.47% |    16639187      4.14%     19.61% |    16550613      4.12%     23.73% |    14686163      3.65%     27.38% |    15276537      3.80%     31.18% |    14640419      3.64%     34.83% |    17009695      4.23%     39.06% |    17956051      4.47%     43.53% |    16118498      4.01%     47.54% |    15073149      3.75%     51.29% |    14666965      3.65%     54.93% |    14630788      3.64%     58.57% |    14685377      3.65%     62.23% |    14966485      3.72%     65.95% |    14726526      3.66%     69.61% |    15019458      3.74%     73.35% |    14755064      3.67%     77.02% |     3473937      0.86%     77.89% |    14694523      3.66%     81.54% |    15081187      3.75%     85.29% |    14639291      3.64%     88.94% |    15064474      3.75%     92.68% |    14701027      3.66%     96.34% |    14709758      3.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    401960534                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         768      4.05%      4.05% |         621      3.27%      7.32% |         575      3.03%     10.36% |        1114      5.87%     16.23% |         874      4.61%     20.84% |         834      4.40%     25.23% |         582      3.07%     28.30% |         715      3.77%     32.07% |         594      3.13%     35.21% |         931      4.91%     40.11% |        1109      5.85%     45.96% |         892      4.70%     50.66% |         596      3.14%     53.81% |         574      3.03%     56.83% |         595      3.14%     59.97% |         592      3.12%     63.09% |         591      3.12%     66.21% |         588      3.10%     69.31% |         573      3.02%     72.33% |         618      3.26%     75.59% |        1015      5.35%     80.94% |         601      3.17%     84.11% |         633      3.34%     87.45% |         615      3.24%     90.69% |         656      3.46%     94.15% |         545      2.87%     97.02% |         565      2.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        18966                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |         891      2.85%      2.85% |        1045      3.35%      6.20% |        1048      3.36%      9.56% |        1801      5.77%     15.32% |        1396      4.47%     19.79% |        1425      4.56%     24.36% |         990      3.17%     27.53% |        1143      3.66%     31.19% |        1029      3.30%     34.48% |        1485      4.76%     39.24% |        1855      5.94%     45.18% |        1412      4.52%     49.70% |        1052      3.37%     53.07% |         990      3.17%     56.24% |        1009      3.23%     59.47% |         976      3.13%     62.59% |        1014      3.25%     65.84% |        1097      3.51%     69.35% |        1066      3.41%     72.77% |        1120      3.59%     76.35% |        1104      3.54%     79.89% |        1028      3.29%     83.18% |        1141      3.65%     86.84% |        1006      3.22%     90.06% |        1185      3.79%     93.85% |         934      2.99%     96.84% |         986      3.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        31228                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      212296      3.75%      3.75% |      212127      3.75%      7.51% |      207067      3.66%     11.17% |      253073      4.48%     15.64% |      231308      4.09%     19.73% |      227604      4.03%     23.76% |      207799      3.67%     27.43% |      215018      3.80%     31.24% |      205236      3.63%     34.87% |      235041      4.16%     39.02% |      248909      4.40%     43.43% |      227448      4.02%     47.45% |      209291      3.70%     51.15% |      206671      3.66%     54.80% |      207374      3.67%     58.47% |      206803      3.66%     62.13% |      206173      3.65%     65.78% |      200531      3.55%     69.32% |      211692      3.74%     73.07% |      201872      3.57%     76.64% |       72915      1.29%     77.93% |      205852      3.64%     81.57% |      212940      3.77%     85.33% |      205509      3.63%     88.97% |      208931      3.70%     92.66% |      207018      3.66%     96.32% |      207922      3.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      5654420                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      573857      3.66%      3.66% |      574157      3.66%      7.33% |      565013      3.61%     10.93% |      693415      4.42%     15.36% |      652384      4.16%     19.52% |      648582      4.14%     23.66% |      568466      3.63%     27.29% |      587574      3.75%     31.03% |      565517      3.61%     34.64% |      663459      4.23%     38.88% |      690711      4.41%     43.28% |      615203      3.93%     47.21% |      586663      3.74%     50.95% |      572090      3.65%     54.60% |      569471      3.63%     58.24% |      575162      3.67%     61.91% |      579828      3.70%     65.61% |      573666      3.66%     69.27% |      587040      3.75%     73.01% |      578399      3.69%     76.71% |      182529      1.16%     77.87% |      572122      3.65%     81.52% |      587076      3.75%     85.27% |      565379      3.61%     88.88% |      599491      3.83%     92.70% |      568682      3.63%     96.33% |      575183      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total     15671119                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |       10951      4.24%      4.24% |       11158      4.32%      8.56% |        7838      3.03%     11.59% |       12878      4.98%     16.57% |       10026      3.88%     20.45% |       12170      4.71%     25.16% |       10200      3.95%     29.11% |       10655      4.12%     33.24% |       10484      4.06%     37.29% |       10706      4.14%     41.44% |       12276      4.75%     46.19% |        9197      3.56%     49.75% |       11088      4.29%     54.04% |       10261      3.97%     58.01% |        7763      3.00%     61.01% |       10689      4.14%     65.15% |       10600      4.10%     69.25% |        7464      2.89%     72.14% |       11140      4.31%     76.45% |        7677      2.97%     79.42% |        5053      1.96%     81.38% |        7657      2.96%     84.34% |        9544      3.69%     88.04% |        7510      2.91%     90.94% |        7867      3.04%     93.99% |        7834      3.03%     97.02% |        7704      2.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total       258390                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       53697      3.59%      3.59% |       55475      3.71%      7.31% |       54326      3.64%     10.95% |       66428      4.45%     15.39% |       61881      4.14%     19.54% |       62233      4.17%     23.70% |       53694      3.59%     27.30% |       55865      3.74%     31.04% |       54534      3.65%     34.69% |       63562      4.26%     38.94% |       66935      4.48%     43.42% |       59374      3.97%     47.40% |       55538      3.72%     51.12% |       53303      3.57%     54.68% |       53726      3.60%     58.28% |       54701      3.66%     61.94% |       54238      3.63%     65.57% |       52276      3.50%     69.07% |       55892      3.74%     72.82% |       53465      3.58%     76.39% |       20485      1.37%     77.77% |       54573      3.65%     81.42% |       56791      3.80%     85.22% |       53906      3.61%     88.83% |       57813      3.87%     92.70% |       54430      3.64%     96.34% |       54612      3.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      1493753                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          49      2.83%      2.83% |          52      3.00%      5.83% |          50      2.89%      8.72% |          67      3.87%     12.59% |          67      3.87%     16.45% |         100      5.77%     22.23% |          76      4.39%     26.62% |          77      4.45%     31.06% |          65      3.75%     34.82% |          61      3.52%     38.34% |          63      3.64%     41.97% |          64      3.70%     45.67% |          70      4.04%     49.71% |          79      4.56%     54.27% |          45      2.60%     56.87% |          77      4.45%     61.32% |          76      4.39%     65.70% |          83      4.79%     70.50% |          47      2.71%     73.21% |          57      3.29%     76.50% |          48      2.77%     79.27% |          79      4.56%     83.83% |          67      3.87%     87.70% |          40      2.31%     90.01% |          52      3.00%     93.01% |          71      4.10%     97.11% |          50      2.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total         1732                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |         938      4.46%      4.46% |         919      4.37%      8.83% |         759      3.61%     12.43% |         968      4.60%     17.04% |         770      3.66%     20.70% |         940      4.47%     25.16% |         624      2.97%     28.13% |         772      3.67%     31.80% |         699      3.32%     35.12% |         937      4.45%     39.58% |        1001      4.76%     44.33% |         826      3.93%     48.26% |         651      3.09%     51.35% |         711      3.38%     54.73% |         689      3.28%     58.01% |         791      3.76%     61.77% |         677      3.22%     64.99% |         665      3.16%     68.15% |         818      3.89%     72.04% |         684      3.25%     75.29% |         295      1.40%     76.69% |         819      3.89%     80.58% |         863      4.10%     84.68% |         805      3.83%     88.51% |         880      4.18%     92.69% |         784      3.73%     96.42% |         753      3.58%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        21038                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      827638      3.71%      3.71% |      821557      3.68%      7.39% |      813750      3.64%     11.03% |     1012063      4.53%     15.56% |      919006      4.12%     19.68% |      937149      4.20%     23.88% |      809030      3.62%     27.50% |      845033      3.78%     31.29% |      806824      3.61%     34.90% |      943453      4.23%     39.13% |     1008821      4.52%     43.64% |      905546      4.06%     47.70% |      842972      3.78%     51.47% |      801370      3.59%     55.06% |      808324      3.62%     58.68% |      806148      3.61%     62.30% |      825778      3.70%     65.99% |      810070      3.63%     69.62% |      840857      3.77%     73.39% |      809250      3.62%     77.01% |      210380      0.94%     77.95% |      819150      3.67%     81.62% |      831136      3.72%     85.35% |      806311      3.61%     88.96% |      840950      3.77%     92.72% |      813595      3.64%     96.37% |      810887      3.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total     22327048                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |     1026491      3.59%      3.59% |     1023430      3.58%      7.18% |     1014683      3.55%     10.73% |     1268644      4.44%     15.17% |     1142240      4.00%     19.17% |     1159688      4.06%     23.22% |     1004162      3.51%     26.74% |     1048246      3.67%     30.41% |     1003720      3.51%     33.92% |     1177939      4.12%     38.04% |     1261130      4.41%     42.46% |     1128668      3.95%     46.41% |     1031059      3.61%     50.02% |     1004587      3.52%     53.53% |     1008321      3.53%     57.06% |     1003993      3.51%     60.58% |     1023859      3.58%     64.16% |     1009124      3.53%     67.69% |     1029240      3.60%     71.30% |     1011974      3.54%     74.84% |     1091813      3.82%     78.66% |     1005769      3.52%     82.18% |     1033364      3.62%     85.80% |     1003889      3.51%     89.31% |     1041551      3.65%     92.96% |     1004995      3.52%     96.48% |     1007074      3.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total     28569653                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.45%      3.45% |           0      0.00%      3.45% |           0      0.00%      3.45% |           0      0.00%      3.45% |          27     93.10%     96.55% |           1      3.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total           29                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |      111903      3.63%      3.63% |      113167      3.67%      7.29% |      107279      3.48%     10.77% |      135044      4.38%     15.14% |      123211      3.99%     19.14% |      123630      4.01%     23.14% |      110853      3.59%     26.73% |      114567      3.71%     30.44% |      110195      3.57%     34.01% |      125830      4.08%     38.09% |      133892      4.34%     42.43% |      118250      3.83%     46.26% |      113049      3.66%     49.92% |      110493      3.58%     53.50% |      107388      3.48%     56.98% |      111111      3.60%     60.58% |      110868      3.59%     64.17% |      105425      3.42%     67.59% |      113776      3.69%     71.28% |      105483      3.42%     74.69% |      128051      4.15%     78.84% |      107245      3.47%     82.32% |      112865      3.66%     85.97% |      107274      3.48%     89.45% |      109875      3.56%     93.01% |      107806      3.49%     96.50% |      107960      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      3086490                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |        1836      3.89%      3.89% |        1704      3.61%      7.49% |        1847      3.91%     11.41% |        1692      3.58%     14.99% |        1729      3.66%     18.65% |        2116      4.48%     23.13% |        1727      3.66%     26.78% |        1772      3.75%     30.54% |        1747      3.70%     34.24% |        1733      3.67%     37.90% |        1695      3.59%     41.49% |        1690      3.58%     45.07% |        2087      4.42%     49.49% |        1840      3.90%     53.39% |        1752      3.71%     57.09% |        1779      3.77%     60.86% |        1722      3.65%     64.51% |        1769      3.75%     68.25% |        2340      4.95%     73.21% |        1791      3.79%     77.00% |         397      0.84%     77.84% |        1682      3.56%     81.40% |        1903      4.03%     85.43% |        1702      3.60%     89.03% |        1818      3.85%     92.88% |        1701      3.60%     96.48% |        1661      3.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total        47232                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |         818      4.16%      4.16% |         615      3.13%      7.29% |         560      2.85%     10.13% |        1099      5.59%     15.72% |         901      4.58%     20.30% |         782      3.98%     24.28% |         606      3.08%     27.36% |         733      3.73%     31.09% |         656      3.34%     34.42% |         892      4.54%     38.96% |        1073      5.46%     44.41% |         801      4.07%     48.49% |         670      3.41%     51.89% |         611      3.11%     55.00% |         610      3.10%     58.10% |         652      3.32%     61.42% |         611      3.11%     64.52% |         650      3.31%     67.83% |         609      3.10%     70.93% |         660      3.36%     74.28% |        1151      5.85%     80.13% |         664      3.38%     83.51% |         697      3.54%     87.05% |         607      3.09%     90.14% |         750      3.81%     93.95% |         545      2.77%     96.73% |         644      3.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total        19667                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           7      6.25%      6.25% |           2      1.79%      8.04% |           2      1.79%      9.82% |           2      1.79%     11.61% |           4      3.57%     15.18% |           1      0.89%     16.07% |           1      0.89%     16.96% |           1      0.89%     17.86% |           1      0.89%     18.75% |           2      1.79%     20.54% |           1      0.89%     21.43% |           3      2.68%     24.11% |           4      3.57%     27.68% |           3      2.68%     30.36% |          17     15.18%     45.54% |           6      5.36%     50.89% |           4      3.57%     54.46% |           2      1.79%     56.25% |           5      4.46%     60.71% |           3      2.68%     63.39% |           0      0.00%     63.39% |           7      6.25%     69.64% |           9      8.04%     77.68% |           7      6.25%     83.93% |           5      4.46%     88.39% |           6      5.36%     93.75% |           7      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       65663      3.70%      3.70% |       67635      3.81%      7.51% |       63008      3.55%     11.05% |       80375      4.53%     15.58% |       72779      4.10%     19.68% |       75476      4.25%     23.93% |       64627      3.64%     27.57% |       67411      3.80%     31.36% |       65818      3.71%     35.07% |       75299      4.24%     39.31% |       80308      4.52%     43.83% |       69490      3.91%     47.74% |       67381      3.79%     51.54% |       64388      3.63%     55.16% |       62258      3.51%     58.67% |       66297      3.73%     62.40% |       65632      3.70%     66.10% |       60517      3.41%     69.51% |       67956      3.83%     73.33% |       61948      3.49%     76.82% |       25940      1.46%     78.28% |       63159      3.56%     81.84% |       67304      3.79%     85.63% |       62296      3.51%     89.14% |       66642      3.75%     92.89% |       63150      3.56%     96.44% |       63149      3.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      1775906                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        1375      3.37%      3.37% |        1893      4.65%      8.02% |        1548      3.80%     11.82% |        2366      5.81%     17.62% |        2009      4.93%     22.56% |        2198      5.39%     27.95% |        1364      3.35%     31.30% |        1433      3.52%     34.81% |        1177      2.89%     37.70% |        1951      4.79%     42.49% |        2519      6.18%     48.67% |        2003      4.92%     53.59% |        1393      3.42%     57.01% |        1089      2.67%     59.68% |        1231      3.02%     62.70% |        1097      2.69%     65.39% |        1275      3.13%     68.52% |        1350      3.31%     71.83% |        1174      2.88%     74.71% |        1388      3.41%     78.12% |        1481      3.63%     81.75% |        1235      3.03%     84.78% |        1296      3.18%     87.97% |        1274      3.13%     91.09% |        1262      3.10%     94.19% |        1152      2.83%     97.02% |        1216      2.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        40749                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      211186      3.75%      3.75% |      210749      3.74%      7.49% |      206206      3.66%     11.15% |      251937      4.47%     15.62% |      230276      4.09%     19.71% |      226290      4.02%     23.73% |      207156      3.68%     27.41% |      214319      3.80%     31.21% |      204707      3.63%     34.84% |      234055      4.15%     39.00% |      247657      4.40%     43.39% |      226524      4.02%     47.42% |      208567      3.70%     51.12% |      206198      3.66%     54.78% |      206822      3.67%     58.45% |      206187      3.66%     62.11% |      205582      3.65%     65.76% |      199915      3.55%     69.31% |      211094      3.75%     73.06% |      201237      3.57%     76.63% |       72490      1.29%     77.92% |      205145      3.64%     81.56% |      212224      3.77%     85.32% |      204811      3.64%     88.96% |      208248      3.70%     92.66% |      206394      3.66%     96.32% |      207255      3.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      5633231                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |         340     12.01%     12.01% |          96      3.39%     15.41% |         100      3.53%     18.94% |         107      3.78%     22.72% |         102      3.60%     26.33% |         110      3.89%     30.21% |         110      3.89%     34.10% |         105      3.71%     37.81% |         112      3.96%     41.77% |          94      3.32%     45.09% |         108      3.82%     48.90% |         102      3.60%     52.51% |          91      3.22%     55.72% |          91      3.22%     58.94% |          89      3.14%     62.08% |          87      3.07%     65.16% |          85      3.00%     68.16% |          90      3.18%     71.34% |          91      3.22%     74.56% |         103      3.64%     78.20% |          92      3.25%     81.45% |          82      2.90%     84.35% |          92      3.25%     87.60% |          87      3.07%     90.67% |          80      2.83%     93.50% |          85      3.00%     96.50% |          99      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total         2830                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |      102597      3.57%      3.57% |      103681      3.61%      7.17% |      101238      3.52%     10.69% |      123811      4.31%     15.00% |      114912      4.00%     19.00% |      113486      3.95%     22.94% |      102371      3.56%     26.50% |      105663      3.67%     30.18% |      101488      3.53%     33.71% |      116797      4.06%     37.77% |      123238      4.29%     42.06% |      110615      3.85%     45.90% |      104131      3.62%     49.52% |      102094      3.55%     53.07% |      101385      3.53%     56.60% |      102279      3.56%     60.16% |      102007      3.55%     63.71% |       99804      3.47%     67.18% |      105012      3.65%     70.83% |       99627      3.46%     74.29% |      123546      4.30%     78.59% |      101326      3.52%     82.11% |      105281      3.66%     85.77% |      101455      3.53%     89.30% |      103940      3.61%     92.92% |      101674      3.54%     96.45% |      101972      3.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      2875430                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |          93     16.76%     16.76% |          16      2.88%     19.64% |          41      7.39%     27.03% |          12      2.16%     29.19% |           5      0.90%     30.09% |          12      2.16%     32.25% |          35      6.31%     38.56% |          29      5.23%     43.78% |          30      5.41%     49.19% |          10      1.80%     50.99% |          13      2.34%     53.33% |          12      2.16%     55.50% |          17      3.06%     58.56% |          18      3.24%     61.80% |          16      2.88%     64.68% |          13      2.34%     67.03% |          18      3.24%     70.27% |          19      3.42%     73.69% |          12      2.16%     75.86% |          15      2.70%     78.56% |           9      1.62%     80.18% |          14      2.52%     82.70% |          19      3.42%     86.13% |          15      2.70%     88.83% |          21      3.78%     92.61% |          17      3.06%     95.68% |          24      4.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total          555                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           4      4.94%      4.94% |           2      2.47%      7.41% |           1      1.23%      8.64% |           4      4.94%     13.58% |           5      6.17%     19.75% |           2      2.47%     22.22% |           3      3.70%     25.93% |           9     11.11%     37.04% |           3      3.70%     40.74% |           2      2.47%     43.21% |           3      3.70%     46.91% |           2      2.47%     49.38% |           1      1.23%     50.62% |           4      4.94%     55.56% |           3      3.70%     59.26% |           2      2.47%     61.73% |           4      4.94%     66.67% |           6      7.41%     74.07% |           4      4.94%     79.01% |           1      1.23%     80.25% |           4      4.94%     85.19% |           3      3.70%     88.89% |           1      1.23%     90.12% |           4      4.94%     95.06% |           1      1.23%     96.30% |           3      3.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total           81                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |       10862     17.36%     17.36% |        1752      2.80%     20.16% |        1762      2.82%     22.97% |        3205      5.12%     28.09% |        2597      4.15%     32.24% |        2384      3.81%     36.05% |        1739      2.78%     38.83% |        2167      3.46%     42.29% |        1714      2.74%     45.03% |        2857      4.57%     49.60% |        3006      4.80%     54.40% |        2341      3.74%     58.14% |        1702      2.72%     60.86% |        1617      2.58%     63.44% |        1650      2.64%     66.08% |        1615      2.58%     68.66% |        1684      2.69%     71.35% |        1708      2.73%     74.08% |        1657      2.65%     76.73% |        1733      2.77%     79.50% |        2460      3.93%     83.43% |        1620      2.59%     86.02% |        2112      3.37%     89.39% |        1591      2.54%     91.94% |        1868      2.98%     94.92% |        1543      2.47%     97.39% |        1636      2.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        62582                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        1108      5.10%      5.10% |         713      3.28%      8.39% |         673      3.10%     11.49% |        1220      5.62%     17.10% |         972      4.48%     21.58% |         939      4.32%     25.90% |         690      3.18%     29.08% |         817      3.76%     32.84% |         697      3.21%     36.05% |        1022      4.71%     40.76% |        1215      5.60%     46.36% |         991      4.56%     50.92% |         685      3.15%     54.07% |         664      3.06%     57.13% |         680      3.13%     60.26% |         676      3.11%     63.38% |         674      3.10%     66.48% |         674      3.10%     69.58% |         658      3.03%     72.61% |         717      3.30%     75.92% |        1106      5.09%     81.01% |         679      3.13%     84.14% |         722      3.32%     87.46% |         701      3.23%     90.69% |         732      3.37%     94.06% |         629      2.90%     96.96% |         661      3.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        21715                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1 |           3      5.26%      5.26% |           2      3.51%      8.77% |           0      0.00%      8.77% |           0      0.00%      8.77% |           0      0.00%      8.77% |           1      1.75%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           1      1.75%     12.28% |           1      1.75%     14.04% |           0      0.00%     14.04% |           1      1.75%     15.79% |           3      5.26%     21.05% |           2      3.51%     24.56% |           9     15.79%     40.35% |           3      5.26%     45.61% |           3      5.26%     50.88% |           1      1.75%     52.63% |           4      7.02%     59.65% |           0      0.00%     59.65% |           0      0.00%     59.65% |           3      5.26%     64.91% |           4      7.02%     71.93% |           4      7.02%     78.95% |           3      5.26%     84.21% |           3      5.26%     89.47% |           6     10.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1::total           57                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           4      7.27%      7.27% |           0      0.00%      7.27% |           2      3.64%     10.91% |           2      3.64%     14.55% |           4      7.27%     21.82% |           0      0.00%     21.82% |           1      1.82%     23.64% |           1      1.82%     25.45% |           0      0.00%     25.45% |           1      1.82%     27.27% |           1      1.82%     29.09% |           2      3.64%     32.73% |           1      1.82%     34.55% |           1      1.82%     36.36% |           8     14.55%     50.91% |           3      5.45%     56.36% |           1      1.82%     58.18% |           1      1.82%     60.00% |           1      1.82%     61.82% |           3      5.45%     67.27% |           0      0.00%     67.27% |           4      7.27%     74.55% |           5      9.09%     83.64% |           3      5.45%     89.09% |           2      3.64%     92.73% |           3      5.45%     98.18% |           1      1.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           55                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           6      7.59%      7.59% |           3      3.80%     11.39% |           4      5.06%     16.46% |           1      1.27%     17.72% |           3      3.80%     21.52% |          11     13.92%     35.44% |           0      0.00%     35.44% |           6      7.59%     43.04% |           1      1.27%     44.30% |           0      0.00%     44.30% |           3      3.80%     48.10% |           4      5.06%     53.16% |           3      3.80%     56.96% |           2      2.53%     59.49% |           2      2.53%     62.03% |           2      2.53%     64.56% |           8     10.13%     74.68% |           4      5.06%     79.75% |           1      1.27%     81.01% |           2      2.53%     83.54% |           0      0.00%     83.54% |           3      3.80%     87.34% |           2      2.53%     89.87% |           0      0.00%     89.87% |           2      2.53%     92.41% |           5      6.33%     98.73% |           1      1.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           79                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           3     14.29%     14.29% |           2      9.52%     23.81% |           0      0.00%     23.81% |           0      0.00%     23.81% |           2      9.52%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      4.76%     38.10% |           2      9.52%     47.62% |           3     14.29%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           3     14.29%     85.71% |           1      4.76%     90.48% |           1      4.76%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           1      4.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           1      1.28%      1.28% |           3      3.85%      5.13% |           2      2.56%      7.69% |           3      3.85%     11.54% |           4      5.13%     16.67% |           2      2.56%     19.23% |           1      1.28%     20.51% |           3      3.85%     24.36% |           4      5.13%     29.49% |           3      3.85%     33.33% |           3      3.85%     37.18% |           3      3.85%     41.03% |           3      3.85%     44.87% |           2      2.56%     47.44% |           1      1.28%     48.72% |           6      7.69%     56.41% |           3      3.85%     60.26% |           2      2.56%     62.82% |           3      3.85%     66.67% |           2      2.56%     69.23% |           0      0.00%     69.23% |           7      8.97%     78.21% |           5      6.41%     84.62% |           7      8.97%     93.59% |           3      3.85%     97.44% |           0      0.00%     97.44% |           2      2.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total           78                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           9      8.91%      8.91% |           2      1.98%     10.89% |           3      2.97%     13.86% |          10      9.90%     23.76% |           4      3.96%     27.72% |           2      1.98%     29.70% |           0      0.00%     29.70% |           1      0.99%     30.69% |           4      3.96%     34.65% |           2      1.98%     36.63% |          12     11.88%     48.51% |           8      7.92%     56.44% |           7      6.93%     63.37% |           2      1.98%     65.35% |           1      0.99%     66.34% |           1      0.99%     67.33% |           2      1.98%     69.31% |           6      5.94%     75.25% |           1      0.99%     76.24% |           3      2.97%     79.21% |           3      2.97%     82.18% |           0      0.00%     82.18% |           3      2.97%     85.15% |           1      0.99%     86.14% |           7      6.93%     93.07% |           2      1.98%     95.05% |           5      4.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total          101                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |      165590      3.62%      3.62% |      168637      3.68%      7.30% |      161600      3.53%     10.83% |      201459      4.40%     15.22% |      185084      4.04%     19.27% |      185859      4.06%     23.32% |      164546      3.59%     26.92% |      170428      3.72%     30.64% |      164721      3.60%     34.23% |      189387      4.14%     38.37% |      200812      4.38%     42.75% |      177613      3.88%     46.63% |      168577      3.68%     50.31% |      163792      3.58%     53.89% |      161112      3.52%     57.41% |      165805      3.62%     61.03% |      165101      3.60%     64.63% |      157693      3.44%     68.07% |      169664      3.70%     71.78% |      158943      3.47%     75.25% |      148532      3.24%     78.49% |      161811      3.53%     82.02% |      169648      3.70%     85.73% |      161172      3.52%     89.25% |      167678      3.66%     92.91% |      162234      3.54%     96.45% |      162565      3.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      4580063                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Inv::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |          10      5.59%      5.59% |           5      2.79%      8.38% |           5      2.79%     11.17% |          13      7.26%     18.44% |           8      4.47%     22.91% |           4      2.23%     25.14% |           1      0.56%     25.70% |           4      2.23%     27.93% |           8      4.47%     32.40% |           5      2.79%     35.20% |          15      8.38%     43.58% |          11      6.15%     49.72% |          10      5.59%     55.31% |           4      2.23%     57.54% |           2      1.12%     58.66% |           7      3.91%     62.57% |           5      2.79%     65.36% |           8      4.47%     69.83% |           4      2.23%     72.07% |           5      2.79%     74.86% |           3      1.68%     76.54% |           7      3.91%     80.45% |           8      4.47%     84.92% |           8      4.47%     89.39% |          10      5.59%     94.97% |           2      1.12%     96.09% |           7      3.91%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total          179                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |       42262      4.05%      4.05% |       40029      3.84%      7.89% |       40494      3.88%     11.77% |       42465      4.07%     15.84% |       47090      4.51%     20.35% |       49942      4.79%     25.14% |       42955      4.12%     29.26% |       52803      5.06%     34.32% |       46581      4.46%     38.78% |      375474     35.99%     74.77% |       49968      4.79%     79.56% |       30225      2.90%     82.46% |       50172      4.81%     87.27% |       49164      4.71%     91.98% |       44778      4.29%     96.27% |       38900      3.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total      1043302                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |      408692      6.38%      6.38% |      463683      7.23%     13.61% |      357484      5.58%     19.19% |      370708      5.78%     24.97% |      436576      6.81%     31.78% |      407420      6.36%     38.14% |      488009      7.61%     45.75% |      326605      5.10%     50.85% |      329504      5.14%     55.99% |      362054      5.65%     61.64% |      503022      7.85%     69.48% |      360138      5.62%     75.10% |      503451      7.85%     82.96% |      325990      5.09%     88.04% |      346162      5.40%     93.44% |      420322      6.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total      6409820                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |      171996      5.97%      5.97% |      177586      6.17%     12.14% |      160981      5.59%     17.73% |      169310      5.88%     23.62% |      173750      6.04%     29.65% |      174241      6.05%     35.70% |      258076      8.96%     44.67% |      183330      6.37%     51.04% |      181769      6.31%     57.35% |      187467      6.51%     63.86% |      188898      6.56%     70.42% |      165691      5.76%     76.18% |      176454      6.13%     82.31% |      169769      5.90%     88.20% |      168092      5.84%     94.04% |      171493      5.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total      2878903                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |        1340      7.02%      7.02% |         762      3.99%     11.01% |         777      4.07%     15.09% |        1478      7.74%     22.83% |        2047     10.73%     33.56% |         574      3.01%     36.56% |        2362     12.38%     48.94% |         519      2.72%     51.66% |         421      2.21%     53.86% |         538      2.82%     56.68% |         712      3.73%     60.41% |         552      2.89%     63.31% |        2177     11.41%     74.71% |         359      1.88%     76.59% |        2379     12.47%     89.06% |        2088     10.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total        19085                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |      288929      6.31%      6.31% |      282163      6.16%     12.47% |      253515      5.53%     18.00% |      270247      5.90%     23.90% |      281949      6.16%     30.06% |      284392      6.21%     36.27% |      372877      8.14%     44.41% |      273517      5.97%     50.38% |      271702      5.93%     56.31% |      292463      6.39%     62.70% |      354821      7.75%     70.44% |      254779      5.56%     76.01% |      304777      6.65%     82.66% |      256539      5.60%     88.26% |      260964      5.70%     93.96% |      276698      6.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total      4580332                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old |           4      5.13%      5.13% |          15     19.23%     24.36% |           3      3.85%     28.21% |           5      6.41%     34.62% |           5      6.41%     41.03% |           5      6.41%     47.44% |           2      2.56%     50.00% |           5      6.41%     56.41% |           5      6.41%     62.82% |           3      3.85%     66.67% |           6      7.69%     74.36% |           6      7.69%     82.05% |           1      1.28%     83.33% |           4      5.13%     88.46% |           3      3.85%     92.31% |           6      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old::total           78                       (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement |        3059      6.62%      6.62% |        2843      6.15%     12.77% |        2961      6.40%     19.17% |        2891      6.25%     25.42% |        2995      6.48%     31.90% |        2978      6.44%     38.34% |        2819      6.10%     44.44% |        2876      6.22%     50.66% |        2913      6.30%     56.96% |        2889      6.25%     63.21% |        2759      5.97%     69.18% |        2821      6.10%     75.28% |        2788      6.03%     81.31% |        2841      6.14%     87.45% |        2864      6.19%     93.65% |        2936      6.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement::total        46233                       (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean |        4378      6.47%      6.47% |        4284      6.33%     12.80% |        4204      6.21%     19.01% |        4183      6.18%     25.20% |        4342      6.42%     31.61% |        4095      6.05%     37.67% |        4107      6.07%     43.74% |        4220      6.24%     49.97% |        4201      6.21%     56.18% |        4209      6.22%     62.40% |        4138      6.12%     68.52% |        4142      6.12%     74.64% |        4230      6.25%     80.89% |        4143      6.12%     87.01% |        4376      6.47%     93.48% |        4411      6.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        67663                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       39185      6.30%      6.30% |       38890      6.25%     12.56% |       38926      6.26%     18.82% |       38817      6.24%     25.06% |       39114      6.29%     31.35% |       38801      6.24%     37.59% |       38639      6.21%     43.81% |       38821      6.24%     50.05% |       38842      6.25%     56.30% |       38805      6.24%     62.54% |       38610      6.21%     68.75% |       38652      6.22%     74.96% |       38800      6.24%     81.20% |       38735      6.23%     87.43% |       39002      6.27%     93.71% |       39139      6.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       621778                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack   |        7438      6.53%      6.53% |        7128      6.26%     12.79% |        7166      6.29%     19.08% |        7075      6.21%     25.29% |        7337      6.44%     31.73% |        7073      6.21%     37.94% |        6926      6.08%     44.02% |        7096      6.23%     50.25% |        7114      6.25%     56.50% |        7098      6.23%     62.73% |        6897      6.06%     68.79% |        6963      6.11%     74.90% |        7018      6.16%     81.06% |        6984      6.13%     87.19% |        7240      6.36%     93.55% |        7347      6.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack::total       113900                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data   |         986      4.99%      4.99% |         812      4.11%      9.10% |         842      4.26%     13.36% |        1540      7.79%     21.16% |        1929      9.76%     30.92% |         590      2.99%     33.91% |        2460     12.45%     46.36% |         653      3.31%     49.66% |         513      2.60%     52.26% |         624      3.16%     55.42% |         824      4.17%     59.59% |         656      3.32%     62.91% |        2376     12.03%     74.94% |         441      2.23%     77.17% |        2409     12.19%     89.36% |        2102     10.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data::total        19757                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean |        1795      8.52%      8.52% |        1259      5.97%     14.49% |        1245      5.91%     20.40% |        1257      5.96%     26.36% |        1352      6.41%     32.77% |        1226      5.82%     38.59% |        1148      5.45%     44.04% |        1192      5.66%     49.69% |        1228      5.83%     55.52% |        1193      5.66%     61.18% |        1159      5.50%     66.68% |        1236      5.86%     72.54% |        1431      6.79%     79.33% |        1167      5.54%     84.87% |        1669      7.92%     92.78% |        1521      7.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean::total        21078                       (Unspecified)
system.ruby.L2Cache_Controller.Ack       |         461      6.26%      6.26% |         453      6.15%     12.40% |         518      7.03%     19.44% |         577      7.83%     27.27% |         376      5.10%     32.37% |         403      5.47%     37.84% |         470      6.38%     44.22% |         513      6.96%     51.18% |         454      6.16%     57.34% |         442      6.00%     63.34% |         440      5.97%     69.31% |         466      6.32%     75.64% |         377      5.12%     80.75% |         435      5.90%     86.66% |         492      6.68%     93.34% |         491      6.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack::total         7368                       (Unspecified)
system.ruby.L2Cache_Controller.Ack_all   |         105      5.83%      5.83% |         110      6.10%     11.93% |         122      6.77%     18.70% |         129      7.16%     25.86% |         101      5.60%     31.47% |         100      5.55%     37.01% |          99      5.49%     42.51% |         113      6.27%     48.78% |         119      6.60%     55.38% |         115      6.38%     61.76% |         112      6.22%     67.98% |         112      6.22%     74.20% |         121      6.71%     80.91% |         117      6.49%     87.40% |         123      6.83%     94.23% |         104      5.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all::total         1802                       (Unspecified)
system.ruby.L2Cache_Controller.Unblock   |        2779      6.81%      6.81% |        2071      5.08%     11.89% |        2086      5.11%     17.00% |        2797      6.85%     23.85% |        3281      8.04%     31.89% |        1815      4.45%     36.34% |        3605      8.83%     45.17% |        1843      4.52%     49.69% |        1738      4.26%     53.95% |        1815      4.45%     58.40% |        1982      4.86%     63.26% |        1892      4.64%     67.89% |        3802      9.32%     77.21% |        1603      3.93%     81.14% |        4078      9.99%     91.13% |        3619      8.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock::total        40806                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |      294498      6.30%      6.30% |      289166      6.19%     12.49% |      258732      5.54%     18.03% |      276178      5.91%     23.94% |      287674      6.16%     30.09% |      289806      6.20%     36.29% |      379209      8.11%     44.41% |      278404      5.96%     50.37% |      276720      5.92%     56.29% |      297107      6.36%     62.65% |      360697      7.72%     70.36% |      259853      5.56%     75.93% |      311638      6.67%     82.59% |      261227      5.59%     88.18% |      268209      5.74%     93.92% |      283933      6.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      4673051                       (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv   |           2     25.00%     25.00% |           2     25.00%     50.00% |           2     25.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         329      6.01%      6.01% |         331      6.05%     12.07% |         340      6.22%     18.28% |         352      6.44%     24.72% |         330      6.03%     30.75% |         317      5.80%     36.54% |         321      5.87%     42.41% |         339      6.20%     48.61% |         361      6.60%     55.21% |         345      6.31%     61.52% |         350      6.40%     67.92% |         342      6.25%     74.17% |         353      6.45%     80.62% |         348      6.36%     86.98% |         372      6.80%     93.78% |         340      6.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         5470                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |       22023      6.29%      6.29% |       21903      6.26%     12.55% |       21979      6.28%     18.83% |       21884      6.25%     25.08% |       22219      6.35%     31.43% |       21745      6.21%     37.64% |       21753      6.21%     43.86% |       21826      6.24%     50.09% |       21805      6.23%     56.32% |       21757      6.22%     62.54% |       21683      6.19%     68.73% |       21748      6.21%     74.95% |       21846      6.24%     81.19% |       21742      6.21%     87.40% |       22059      6.30%     93.70% |       22048      6.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       350020                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |       16833      6.32%      6.32% |       16656      6.25%     12.58% |       16607      6.24%     18.81% |       16581      6.23%     25.04% |       16565      6.22%     31.26% |       16739      6.29%     37.55% |       16565      6.22%     43.77% |       16656      6.25%     50.02% |       16676      6.26%     56.28% |       16703      6.27%     62.56% |       16577      6.23%     68.78% |       16562      6.22%     75.00% |       16601      6.23%     81.24% |       16645      6.25%     87.49% |       16571      6.22%     93.71% |       16751      6.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total       266288                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |       41906      4.04%      4.04% |       39669      3.82%      7.86% |       40135      3.87%     11.73% |       42081      4.06%     15.79% |       46721      4.50%     20.29% |       49599      4.78%     25.07% |       42609      4.11%     29.18% |       52438      5.05%     34.23% |       46203      4.45%     38.69% |      375104     36.16%     74.84% |       49603      4.78%     79.62% |       29874      2.88%     82.50% |       49797      4.80%     87.30% |       48792      4.70%     92.01% |       44386      4.28%     96.29% |       38540      3.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total      1037457                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |      284673      6.20%      6.20% |      350616      7.64%     13.84% |      258314      5.63%     19.47% |      261795      5.70%     25.17% |      321327      7.00%     32.17% |      290444      6.33%     38.50% |      364352      7.94%     46.44% |      229998      5.01%     51.45% |      233187      5.08%     56.53% |      251099      5.47%     62.00% |      329432      7.18%     69.18% |      264535      5.76%     74.94% |      366528      7.99%     82.93% |      233251      5.08%     88.01% |      244137      5.32%     93.33% |      306090      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total      4589778                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |         252      8.69%      8.69% |         121      4.17%     12.87% |          97      3.35%     16.21% |         183      6.31%     22.53% |         105      3.62%     26.15% |          88      3.04%     29.18% |         135      4.66%     33.84% |         167      5.76%     39.60% |         104      3.59%     43.19% |          81      2.79%     45.98% |         127      4.38%     50.36% |         133      4.59%     54.95% |         416     14.35%     69.30% |          83      2.86%     72.16% |         462     15.94%     88.10% |         345     11.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total         2899                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |        1335      7.07%      7.07% |         755      4.00%     11.07% |         768      4.07%     15.13% |        1429      7.57%     22.70% |        2037     10.79%     33.49% |         567      3.00%     36.49% |        2347     12.43%     48.92% |         519      2.75%     51.67% |         415      2.20%     53.86% |         537      2.84%     56.71% |         696      3.69%     60.39% |         542      2.87%     63.26% |        2154     11.41%     74.67% |         359      1.90%     76.57% |        2356     12.48%     89.04% |        2069     10.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total        18885                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX |           8      8.16%      8.16% |           3      3.06%     11.22% |           2      2.04%     13.27% |          33     33.67%     46.94% |           6      6.12%     53.06% |           6      6.12%     59.18% |           2      2.04%     61.22% |           0      0.00%     61.22% |           5      5.10%     66.33% |           2      2.04%     68.37% |           3      3.06%     71.43% |           0      0.00%     71.43% |          14     14.29%     85.71% |           1      1.02%     86.73% |           8      8.16%     94.90% |           5      5.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX::total           98                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement |           3      7.14%      7.14% |           3      7.14%     14.29% |           2      4.76%     19.05% |           4      9.52%     28.57% |           2      4.76%     33.33% |           2      4.76%     38.10% |           0      0.00%     38.10% |           2      4.76%     42.86% |           3      7.14%     50.00% |           4      9.52%     59.52% |           0      0.00%     59.52% |           2      4.76%     64.29% |           2      4.76%     69.05% |           1      2.38%     71.43% |           4      9.52%     80.95% |           8     19.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           42                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         102      5.83%      5.83% |         106      6.06%     11.89% |         120      6.86%     18.74% |         125      7.14%     25.89% |          97      5.54%     31.43% |          96      5.49%     36.91% |          99      5.66%     42.57% |         111      6.34%     48.91% |         116      6.63%     55.54% |         110      6.29%     61.83% |         112      6.40%     68.23% |         110      6.29%     74.51% |         118      6.74%     81.26% |         115      6.57%     87.83% |         119      6.80%     94.63% |          94      5.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1750                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |       99162      6.95%      6.95% |       89030      6.24%     13.20% |       75020      5.26%     18.46% |       83623      5.86%     24.32% |       89719      6.29%     30.61% |       93279      6.54%     37.16% |       97072      6.81%     43.96% |       72739      5.10%     49.06% |       72745      5.10%     54.17% |       87357      6.13%     60.29% |      149642     10.49%     70.79% |       71889      5.04%     75.83% |      111194      7.80%     83.63% |       69373      4.86%     88.49% |       75770      5.31%     93.80% |       88352      6.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total      1425966                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |      152276      5.95%      5.95% |      156014      6.09%     12.04% |      141254      5.52%     17.56% |      149494      5.84%     23.40% |      154769      6.05%     29.45% |      153976      6.01%     35.46% |      238806      9.33%     44.79% |      163636      6.39%     51.18% |      161864      6.32%     57.50% |      168031      6.56%     64.07% |      168256      6.57%     70.64% |      145980      5.70%     76.34% |      156559      6.12%     82.46% |      150146      5.87%     88.32% |      147983      5.78%     94.10% |      150987      5.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total      2560031                       (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement |        3055      6.62%      6.62% |        2839      6.15%     12.76% |        2959      6.41%     19.17% |        2887      6.25%     25.43% |        2992      6.48%     31.91% |        2976      6.45%     38.35% |        2817      6.10%     44.45% |        2872      6.22%     50.67% |        2909      6.30%     56.97% |        2884      6.25%     63.22% |        2759      5.98%     69.19% |        2819      6.11%     75.30% |        2784      6.03%     81.33% |        2837      6.14%     87.47% |        2860      6.19%     93.67% |        2925      6.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement::total        46174                       (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        4276      6.49%      6.49% |        4178      6.34%     12.83% |        4083      6.20%     19.03% |        4058      6.16%     25.19% |        4244      6.44%     31.63% |        3996      6.06%     37.69% |        4007      6.08%     43.77% |        4109      6.24%     50.01% |        4083      6.20%     56.20% |        4097      6.22%     62.42% |        4025      6.11%     68.53% |        4032      6.12%     74.65% |        4108      6.23%     80.88% |        4025      6.11%     86.99% |        4257      6.46%     93.45% |        4314      6.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        65892                       (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS |        2779      6.81%      6.81% |        2071      5.08%     11.89% |        2086      5.11%     17.00% |        2797      6.85%     23.85% |        3281      8.04%     31.89% |        1815      4.45%     36.34% |        3605      8.83%     45.17% |        1843      4.52%     49.69% |        1738      4.26%     53.95% |        1815      4.45%     58.40% |        1982      4.86%     63.26% |        1892      4.64%     67.89% |        3802      9.32%     77.21% |        1603      3.93%     81.14% |        4078      9.99%     91.13% |        3619      8.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS::total        40806                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX |        2630      5.36%      5.36% |        4692      9.57%     14.93% |        3012      6.14%     21.07% |        2989      6.09%     27.17% |        2266      4.62%     31.79% |        3420      6.97%     38.76% |        2536      5.17%     43.93% |        2862      5.84%     49.77% |        3113      6.35%     56.12% |        2643      5.39%     61.50% |        3721      7.59%     69.09% |        3000      6.12%     75.21% |        2873      5.86%     81.07% |        2886      5.88%     86.95% |        3013      6.14%     93.10% |        3386      6.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX::total        49042                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |      288910      6.31%      6.31% |      282145      6.16%     12.47% |      253508      5.54%     18.00% |      270176      5.90%     23.90% |      281932      6.16%     30.06% |      284375      6.21%     36.27% |      372871      8.14%     44.41% |      273512      5.97%     50.38% |      271687      5.93%     56.31% |      292456      6.39%     62.70% |      354809      7.75%     70.44% |      254773      5.56%     76.01% |      304748      6.65%     82.66% |      256533      5.60%     88.26% |      260945      5.70%     93.96% |      276683      6.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total      4580063                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           4      5.13%      5.13% |          15     19.23%     24.36% |           3      3.85%     28.21% |           5      6.41%     34.62% |           5      6.41%     41.03% |           5      6.41%     47.44% |           2      2.56%     50.00% |           5      6.41%     56.41% |           5      6.41%     62.82% |           3      3.85%     66.67% |           6      7.69%     74.36% |           6      7.69%     82.05% |           1      1.28%     83.33% |           4      5.13%     88.46% |           3      3.85%     92.31% |           6      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total           78                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement |           1      5.88%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           2     11.76%     29.41% |           2     11.76%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           2     11.76%     64.71% |           3     17.65%     82.35% |           0      0.00%     82.35% |           3     17.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           17                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      4.76%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           3     14.29%     23.81% |           1      4.76%     28.57% |           0      0.00%     28.57% |           2      9.52%     38.10% |           2      9.52%     47.62% |           1      4.76%     52.38% |           0      0.00%     52.38% |           4     19.05%     71.43% |           3     14.29%     85.71% |           0      0.00%     85.71% |           3     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total           21                       (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7438      6.53%      6.53% |        7128      6.26%     12.79% |        7166      6.29%     19.08% |        7075      6.21%     25.29% |        7337      6.44%     31.73% |        7073      6.21%     37.94% |        6926      6.08%     44.02% |        7096      6.23%     50.25% |        7114      6.25%     56.50% |        7098      6.23%     62.73% |        6897      6.06%     68.79% |        6963      6.11%     74.90% |        7018      6.16%     81.06% |        6984      6.13%     87.19% |        7240      6.36%     93.55% |        7347      6.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       113900                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           2     12.50%     25.00% |           2     12.50%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     12.50%     62.50% |           3     18.75%     81.25% |           0      0.00%     81.25% |           3     18.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           16                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           0      0.00%     23.08% |           2     15.38%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           0      0.00%     53.85% |           3     23.08%     76.92% |           2     15.38%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           2     25.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack   |         458      6.34%      6.34% |         437      6.05%     12.40% |         513      7.11%     19.50% |         561      7.77%     27.28% |         369      5.11%     32.39% |         377      5.22%     37.61% |         470      6.51%     44.12% |         509      7.05%     51.17% |         450      6.23%     57.40% |         427      5.91%     63.32% |         440      6.10%     69.41% |         460      6.37%     75.79% |         375      5.19%     80.98% |         434      6.01%     86.99% |         463      6.41%     93.41% |         476      6.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack::total         7219                       (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all |         102      5.83%      5.83% |         106      6.06%     11.89% |         120      6.86%     18.74% |         125      7.14%     25.89% |          97      5.54%     31.43% |          96      5.49%     36.91% |          99      5.66%     42.57% |         111      6.34%     48.91% |         116      6.63%     55.54% |         110      6.29%     61.83% |         112      6.40%     68.23% |         110      6.29%     74.51% |         118      6.74%     81.26% |         115      6.57%     87.83% |         119      6.80%     94.63% |          94      5.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1750                       (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack   |           3      2.01%      2.01% |          16     10.74%     12.75% |           5      3.36%     16.11% |          16     10.74%     26.85% |           7      4.70%     31.54% |          26     17.45%     48.99% |           0      0.00%     48.99% |           4      2.68%     51.68% |           4      2.68%     54.36% |          15     10.07%     64.43% |           0      0.00%     64.43% |           6      4.03%     68.46% |           2      1.34%     69.80% |           1      0.67%     70.47% |          29     19.46%     89.93% |          15     10.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack::total          149                       (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all |           3      7.14%      7.14% |           3      7.14%     14.29% |           2      4.76%     19.05% |           4      9.52%     28.57% |           2      4.76%     33.33% |           2      4.76%     38.10% |           0      0.00%     38.10% |           2      4.76%     42.86% |           3      7.14%     50.00% |           4      9.52%     59.52% |           0      0.00%     59.52% |           2      4.76%     64.29% |           2      4.76%     69.05% |           1      2.38%     71.43% |           4      9.52%     80.95% |           8     19.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all::total           42                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS |          13     16.25%     16.25% |           5      6.25%     22.50% |           5      6.25%     28.75% |           5      6.25%     35.00% |           6      7.50%     42.50% |           8     10.00%     52.50% |           5      6.25%     58.75% |           1      1.25%     60.00% |           2      2.50%     62.50% |           2      2.50%     65.00% |           5      6.25%     71.25% |           1      1.25%     72.50% |           5      6.25%     78.75% |           7      8.75%     87.50% |           5      6.25%     93.75% |           5      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS::total           80                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |       22010      6.29%      6.29% |       21898      6.26%     12.55% |       21974      6.28%     18.83% |       21879      6.25%     25.08% |       22213      6.35%     31.43% |       21737      6.21%     37.64% |       21748      6.21%     43.85% |       21825      6.24%     50.09% |       21803      6.23%     56.32% |       21755      6.22%     62.54% |       21678      6.19%     68.73% |       21747      6.21%     74.95% |       21841      6.24%     81.19% |       21735      6.21%     87.40% |       22054      6.30%     93.70% |       22043      6.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       349940                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |          27      7.20%      7.20% |          29      7.73%     14.93% |          19      5.07%     20.00% |          32      8.53%     28.53% |          39     10.40%     38.93% |          26      6.93%     45.87% |          25      6.67%     52.53% |          26      6.93%     59.47% |          17      4.53%     64.00% |          25      6.67%     70.67% |          15      4.00%     74.67% |           9      2.40%     77.07% |          22      5.87%     82.93% |          24      6.40%     89.33% |          20      5.33%     94.67% |          20      5.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total          375                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS |          13     28.26%     28.26% |           1      2.17%     30.43% |           3      6.52%     36.96% |           1      2.17%     39.13% |           4      8.70%     47.83% |           6     13.04%     60.87% |           1      2.17%     63.04% |           0      0.00%     63.04% |           0      0.00%     63.04% |           2      4.35%     67.39% |           4      8.70%     76.09% |           2      4.35%     80.43% |           3      6.52%     86.96% |           0      0.00%     86.96% |           0      0.00%     86.96% |           6     13.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS::total           46                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |         342      6.16%      6.16% |         336      6.05%     12.22% |         345      6.22%     18.43% |         357      6.43%     24.86% |         336      6.05%     30.92% |         325      5.86%     36.77% |         326      5.87%     42.65% |         340      6.13%     48.77% |         363      6.54%     55.32% |         347      6.25%     61.57% |         355      6.40%     67.96% |         343      6.18%     74.14% |         358      6.45%     80.59% |         355      6.40%     86.99% |         377      6.79%     93.78% |         345      6.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total         5550                       (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |       16833      6.32%      6.32% |       16656      6.25%     12.58% |       16607      6.24%     18.81% |       16581      6.23%     25.04% |       16565      6.22%     31.26% |       16739      6.29%     37.55% |       16565      6.22%     43.77% |       16656      6.25%     50.02% |       16676      6.26%     56.28% |       16703      6.27%     62.56% |       16577      6.23%     68.78% |       16562      6.22%     75.00% |       16601      6.23%     81.24% |       16645      6.25%     87.49% |       16571      6.22%     93.71% |       16751      6.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total       266288                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           4      0.22%      0.22% |          30      1.67%      1.89% |          51      2.83%      4.72% |         395     21.96%     26.68% |           5      0.28%     26.96% |          78      4.34%     31.30% |         628     34.91%     66.20% |         103      5.73%     71.93% |          15      0.83%     72.76% |           7      0.39%     73.15% |         167      9.28%     82.43% |          37      2.06%     84.49% |          54      3.00%     87.49% |          10      0.56%     88.05% |          56      3.11%     91.16% |         159      8.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total         1799                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           9     12.00%     12.00% |           1      1.33%     13.33% |          18     24.00%     37.33% |           5      6.67%     44.00% |           3      4.00%     48.00% |          14     18.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |          10     13.33%     80.00% |           3      4.00%     84.00% |           1      1.33%     85.33% |           0      0.00%     85.33% |           7      9.33%     94.67% |           4      5.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           75                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           2      2.47%      2.47% |           2      2.47%      4.94% |          17     20.99%     25.93% |           7      8.64%     34.57% |           5      6.17%     40.74% |          12     14.81%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |          12     14.81%     70.37% |           4      4.94%     75.31% |           4      4.94%     80.25% |           0      0.00%     80.25% |          10     12.35%     92.59% |           6      7.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           81                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |        1587      7.29%      7.29% |         876      4.02%     11.31% |         865      3.97%     15.28% |        1612      7.40%     22.68% |        2142      9.83%     32.51% |         655      3.01%     35.52% |        2482     11.39%     46.91% |         686      3.15%     50.06% |         519      2.38%     52.44% |         618      2.84%     55.28% |         823      3.78%     59.06% |         675      3.10%     62.16% |        2570     11.80%     73.95% |         442      2.03%     75.98% |        2818     12.94%     88.92% |        2414     11.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total        21784                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |          20      4.85%      4.85% |          22      5.34%     10.19% |          15      3.64%     13.83% |          41      9.95%     23.79% |          13      3.16%     26.94% |          19      4.61%     31.55% |          25      6.07%     37.62% |          94     22.82%     60.44% |           5      1.21%     61.65% |          12      2.91%     64.56% |          68     16.50%     81.07% |           9      2.18%     83.25% |          10      2.43%     85.68% |           4      0.97%     86.65% |          32      7.77%     94.42% |          23      5.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total          412                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           4      0.89%      0.89% |          84     18.75%     19.64% |           7      1.56%     21.21% |          19      4.24%     25.45% |          36      8.04%     33.48% |          10      2.23%     35.71% |           5      1.12%     36.83% |           6      1.34%     38.17% |          10      2.23%     40.40% |           6      1.34%     41.74% |         185     41.29%     83.04% |           9      2.01%     85.04% |           4      0.89%     85.94% |           8      1.79%     87.72% |          45     10.04%     97.77% |          10      2.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total          448                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           3      4.17%      4.17% |          12     16.67%     20.83% |           3      4.17%     25.00% |           4      5.56%     30.56% |           5      6.94%     37.50% |           5      6.94%     44.44% |           2      2.78%     47.22% |           5      6.94%     54.17% |           5      6.94%     61.11% |           3      4.17%     65.28% |           6      8.33%     73.61% |           6      8.33%     81.94% |           1      1.39%     83.33% |           4      5.56%     88.89% |           3      4.17%     93.06% |           5      6.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total           72                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |      292911      6.30%      6.30% |      288290      6.20%     12.50% |      257867      5.54%     18.04% |      274566      5.90%     23.94% |      285532      6.14%     30.08% |      289151      6.22%     36.30% |      376727      8.10%     44.40% |      277718      5.97%     50.37% |      276201      5.94%     56.31% |      296489      6.37%     62.68% |      359874      7.74%     70.42% |      259178      5.57%     75.99% |      309068      6.64%     82.63% |      260785      5.61%     88.24% |      265391      5.71%     93.95% |      281519      6.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total      4651267                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           3      0.38%      0.38% |           5      0.63%      1.00% |           9      1.13%      2.13% |         164     20.53%     22.65% |           1      0.13%     22.78% |          26      3.25%     26.03% |         480     60.08%     86.11% |           0      0.00%     86.11% |           5      0.63%     86.73% |           3      0.38%     87.11% |          36      4.51%     91.61% |          19      2.38%     93.99% |           9      1.13%     95.12% |           0      0.00%     95.12% |          20      2.50%     97.62% |          19      2.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total          799                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           6      8.33%      8.33% |           0      0.00%      8.33% |          15     20.83%     29.17% |           3      4.17%     33.33% |           4      5.56%     38.89% |          15     20.83%     59.72% |           3      4.17%     63.89% |           1      1.39%     65.28% |           0      0.00%     65.28% |          14     19.44%     84.72% |           2      2.78%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           7      9.72%     97.22% |           2      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           72                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           2      5.00%      5.00% |           3      7.50%     12.50% |           1      2.50%     15.00% |          13     32.50%     47.50% |           1      2.50%     50.00% |           2      5.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           1      2.50%     57.50% |          10     25.00%     82.50% |           0      0.00%     82.50% |           3      7.50%     90.00% |           4     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total           40                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           8      8.33%      8.33% |           3      3.12%     11.46% |           2      2.08%     13.54% |          31     32.29%     45.83% |           6      6.25%     52.08% |           6      6.25%     58.33% |           2      2.08%     60.42% |           0      0.00%     60.42% |           5      5.21%     65.63% |           2      2.08%     67.71% |           3      3.12%     70.83% |           0      0.00%     70.83% |          14     14.58%     85.42% |           1      1.04%     86.46% |           8      8.33%     94.79% |           5      5.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total           96                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |         675      4.79%      4.79% |         506      3.59%      8.37% |         615      4.36%     12.73% |        1019      7.22%     19.96% |        1458     10.34%     30.29% |         401      2.84%     33.14% |        1770     12.55%     45.69% |         502      3.56%     49.24% |         373      2.64%     51.89% |         481      3.41%     55.30% |         540      3.83%     59.13% |         521      3.69%     62.82% |        1639     11.62%     74.44% |         333      2.36%     76.80% |        1662     11.78%     88.59% |        1610     11.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total        14105                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |        1187      7.65%      7.65% |         934      6.02%     13.67% |         878      5.66%     19.32% |         892      5.75%     25.07% |        1041      6.71%     31.78% |         943      6.08%     37.86% |         859      5.54%     43.39% |         913      5.88%     49.28% |         944      6.08%     55.36% |         922      5.94%     61.30% |         864      5.57%     66.87% |         946      6.10%     72.96% |        1018      6.56%     79.52% |         843      5.43%     84.95% |        1214      7.82%     92.78% |        1121      7.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total        15519                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock |         917      8.20%      8.20% |         631      5.64%     13.84% |         593      5.30%     19.15% |         886      7.92%     27.07% |         782      6.99%     34.06% |         471      4.21%     38.28% |         976      8.73%     47.00% |         428      3.83%     50.83% |         421      3.76%     54.60% |         412      3.68%     58.28% |         578      5.17%     63.45% |         425      3.80%     67.25% |        1145     10.24%     77.49% |         427      3.82%     81.31% |        1202     10.75%     92.06% |         888      7.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total        11182                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total            6                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           1      1.61%      1.61% |           2      3.23%      4.84% |           4      6.45%     11.29% |          14     22.58%     33.87% |           2      3.23%     37.10% |           0      0.00%     37.10% |           3      4.84%     41.94% |           0      0.00%     41.94% |           5      8.06%     50.00% |           1      1.61%     51.61% |           2      3.23%     54.84% |           5      8.06%     62.90% |           7     11.29%     74.19% |           0      0.00%     74.19% |           8     12.90%     87.10% |           8     12.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total           62                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data |         309      5.50%      5.50% |         306      5.44%     10.94% |         226      4.02%     14.96% |         521      9.27%     24.22% |         471      8.38%     32.60% |         188      3.34%     35.94% |         687     12.22%     48.16% |         149      2.65%     50.81% |         137      2.44%     53.25% |         141      2.51%     55.75% |         283      5.03%     60.79% |         135      2.40%     63.19% |         732     13.02%     76.20% |         103      1.83%     78.04% |         747     13.28%     91.32% |         488      8.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total         5623                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |         608     10.94%     10.94% |         325      5.85%     16.78% |         367      6.60%     23.39% |         365      6.57%     29.95% |         311      5.59%     35.55% |         283      5.09%     40.64% |         289      5.20%     45.84% |         279      5.02%     50.85% |         284      5.11%     55.96% |         271      4.87%     60.84% |         295      5.31%     66.14% |         290      5.22%     71.36% |         413      7.43%     78.79% |         324      5.83%     84.62% |         455      8.18%     92.80% |         400      7.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total         5559                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           2      1.87%      1.87% |           0      0.00%      1.87% |           2      1.87%      3.74% |           3      2.80%      6.54% |           1      0.93%      7.48% |           0      0.00%      7.48% |          83     77.57%     85.05% |           0      0.00%     85.05% |           2      1.87%     86.92% |           0      0.00%     86.92% |           3      2.80%     89.72% |           5      4.67%     94.39% |           0      0.00%     94.39% |           0      0.00%     94.39% |           5      4.67%     99.07% |           1      0.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total          107                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           1      2.27%      2.27% |           3      6.82%      9.09% |           3      6.82%     15.91% |          11     25.00%     40.91% |           1      2.27%     43.18% |           1      2.27%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      2.27%     47.73% |           2      4.55%     52.27% |           7     15.91%     68.18% |           2      4.55%     72.73% |           0      0.00%     72.73% |           1      2.27%     75.00% |           3      6.82%     81.82% |           8     18.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total           44                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           2     11.76%     11.76% |           0      0.00%     11.76% |           2     11.76%     23.53% |           5     29.41%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           1      5.88%     58.82% |           0      0.00%     58.82% |           2     11.76%     70.59% |           0      0.00%     70.59% |           2     11.76%     82.35% |           0      0.00%     82.35% |           2     11.76%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total           17                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock |        1862      6.29%      6.29% |        1440      4.86%     11.15% |        1493      5.04%     16.19% |        1911      6.45%     22.64% |        2499      8.44%     31.07% |        1344      4.54%     35.61% |        2629      8.87%     44.48% |        1415      4.78%     49.26% |        1317      4.45%     53.71% |        1403      4.74%     58.44% |        1404      4.74%     63.18% |        1467      4.95%     68.13% |        2657      8.97%     77.10% |        1176      3.97%     81.07% |        2876      9.71%     90.78% |        2731      9.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock::total        29624                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     85978482                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     7.954083                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.393320                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    27.169368                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    80877451     94.07%     94.07% |     4099647      4.77%     98.84% |      733393      0.85%     99.69% |      205083      0.24%     99.93% |       61592      0.07%    100.00% |        1301      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     85978482                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     79571786                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    79571786    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     79571786                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      6406696                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    94.324475                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    85.738641                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    42.963970                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     1305665     20.38%     20.38% |     4099647     63.99%     84.37% |      733393     11.45%     95.82% |      205083      3.20%     99.02% |       61592      0.96%     99.98% |        1301      0.02%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      6406696                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     21239985                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     3.191651                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.074670                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    20.517567                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    20962352     98.69%     98.69% |      137980      0.65%     99.34% |       26778      0.13%     99.47% |       60445      0.28%     99.75% |       51362      0.24%     99.99% |        1065      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     21239985                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     20922575                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |    20922575    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     20922575                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       317410                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   147.657761                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   123.829117                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    83.563425                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |       39777     12.53%     12.53% |      137980     43.47%     56.00% |       26778      8.44%     64.44% |       60445     19.04%     83.48% |       51362     16.18%     99.66% |        1065      0.34%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       317410                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    403003836                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.185459                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.011004                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     3.847679                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   402309702     99.83%     99.83% |      683933      0.17%    100.00% |        6705      0.00%    100.00% |        2995      0.00%    100.00% |         499      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    403003836                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    401960534                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   401960534    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    401960534                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      1043302                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.638661                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    68.536085                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    24.492480                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      349168     33.47%     33.47% |      683933     65.55%     99.02% |        6705      0.64%     99.66% |        2995      0.29%     99.95% |         499      0.05%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      1043302                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       302109                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean    10.528296                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.558495                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    31.420638                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      276936     91.67%     91.67% |       20227      6.70%     98.36% |        4206      1.39%     99.76% |         457      0.15%     99.91% |         203      0.07%     99.97% |          80      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       302109                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       272337                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      272337    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       272337                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        29772                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    97.687626                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    90.253314                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    39.886063                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        4599     15.45%     15.45% |       20227     67.94%     83.39% |        4206     14.13%     97.51% |         457      1.53%     99.05% |         203      0.68%     99.73% |          80      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        29772                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      5091547                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    48.013326                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     9.312517                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    56.202711                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |     3060414     60.11%     60.11% |     1621041     31.84%     91.95% |      296760      5.83%     97.77% |       86539      1.70%     99.47% |       26315      0.52%     99.99% |         461      0.01%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total      5091547                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      2541584                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     2541584    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      2541584                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples      2549963                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    94.872170                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    86.089444                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    43.684874                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      518830     20.35%     20.35% |     1621041     63.57%     83.92% |      296760     11.64%     95.56% |       86539      3.39%     98.95% |       26315      1.03%     99.98% |         461      0.02%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total      2549963                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      5091547                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     5091547    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total      5091547                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      5091547                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     5091547    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      5091547                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        19401                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        20770                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       163908                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time     7.891574                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        22854                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       460000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    20.127768                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        20770                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count         3453                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        19484                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        20909                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_stall_time       179928                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.requestToMemory.m_avg_stall_time     8.605290                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        23014                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       553500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    24.050578                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        20909                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count         3530                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        19583                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        21013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_stall_time       149284                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.requestToMemory.m_avg_stall_time     7.104364                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        23116                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       438500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    18.969545                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        21013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count         3533                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        19499                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        20952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_stall_time       103516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.requestToMemory.m_avg_stall_time     4.940626                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        23042                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       352500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    15.298151                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        20952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count         3543                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        19560                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        21098                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_stall_time       141004                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.requestToMemory.m_avg_stall_time     6.683288                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        23259                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       518500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    22.292446                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        21098                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count         3699                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        19546                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        21032                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_stall_time       145564                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.requestToMemory.m_avg_stall_time     6.921073                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        23192                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       524500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    22.615557                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        21032                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count         3646                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        19475                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        20924                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_stall_time       203520                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.requestToMemory.m_avg_stall_time     9.726630                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        23058                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       477000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    20.686963                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        20924                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count         3583                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        19397                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        20830                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_stall_time       196876                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.requestToMemory.m_avg_stall_time     9.451560                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        22924                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time       319500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    13.937358                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        20830                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count         3527                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl16.requestToDir.m_msg_count        19527                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_msg_count        20987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_stall_time       145860                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.requestToMemory.m_avg_stall_time     6.950017                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromDir.m_msg_count        23186                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseFromDir.m_stall_time       358500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.responseFromDir.m_avg_stall_time    15.461917                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromMemory.m_msg_count        20987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseToDir.m_msg_count         3659                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl17.requestToDir.m_msg_count        19462                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_msg_count        20900                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_stall_time       226424                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.requestToMemory.m_avg_stall_time    10.833684                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromDir.m_msg_count        23004                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseFromDir.m_stall_time       438000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.responseFromDir.m_avg_stall_time    19.040167                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromMemory.m_msg_count        20900                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseToDir.m_msg_count         3542                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl18.requestToDir.m_msg_count        19558                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_msg_count        21006                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_stall_time       197752                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.requestToMemory.m_avg_stall_time     9.414072                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromDir.m_msg_count        23180                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseFromDir.m_stall_time       552500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.responseFromDir.m_avg_stall_time    23.835203                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromMemory.m_msg_count        21006                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseToDir.m_msg_count         3622                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl19.requestToDir.m_msg_count        19431                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_msg_count        20846                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_stall_time       126004                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.requestToMemory.m_avg_stall_time     6.044517                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromDir.m_msg_count        22911                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseFromDir.m_stall_time       632500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.responseFromDir.m_avg_stall_time    27.606826                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromMemory.m_msg_count        20846                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseToDir.m_msg_count         3480                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        19451                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        20917                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_stall_time       241176                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.requestToMemory.m_avg_stall_time    11.530143                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        23007                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       447500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    19.450602                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        20917                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count         3556                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl20.requestToDir.m_msg_count        19470                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_msg_count        20944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_stall_time       152580                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.requestToMemory.m_avg_stall_time     7.285141                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromDir.m_msg_count        23025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseFromDir.m_stall_time       522000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.responseFromDir.m_avg_stall_time    22.671010                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromMemory.m_msg_count        20944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseToDir.m_msg_count         3554                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl21.requestToDir.m_msg_count        19597                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_msg_count        21064                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_stall_time       129768                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.requestToMemory.m_avg_stall_time     6.160653                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromDir.m_msg_count        23229                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseFromDir.m_stall_time       543000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.responseFromDir.m_avg_stall_time    23.375952                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromMemory.m_msg_count        21064                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseToDir.m_msg_count         3631                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl22.requestToDir.m_msg_count        19382                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_msg_count        20833                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_stall_time       127156                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.requestToMemory.m_avg_stall_time     6.103586                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromDir.m_msg_count        22893                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseFromDir.m_stall_time       476500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.responseFromDir.m_avg_stall_time    20.814223                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromMemory.m_msg_count        20833                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseToDir.m_msg_count         3510                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl23.requestToDir.m_msg_count        19355                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_msg_count        20779                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_stall_time       121328                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.requestToMemory.m_avg_stall_time     5.838972                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromDir.m_msg_count        22795                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseFromDir.m_stall_time       479000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.responseFromDir.m_avg_stall_time    21.013380                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromMemory.m_msg_count        20779                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseToDir.m_msg_count         3439                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl24.requestToDir.m_msg_count        19520                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_msg_count        21018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_stall_time       158596                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.requestToMemory.m_avg_stall_time     7.545723                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromDir.m_msg_count        23059                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseFromDir.m_stall_time       527500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.responseFromDir.m_avg_stall_time    22.876100                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromMemory.m_msg_count        21018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseToDir.m_msg_count         3539                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl25.requestToDir.m_msg_count        19624                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_msg_count        21082                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_stall_time       175848                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.requestToMemory.m_avg_stall_time     8.341144                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromDir.m_msg_count        23282                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseFromDir.m_stall_time       588500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.responseFromDir.m_avg_stall_time    25.277038                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromMemory.m_msg_count        21082                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseToDir.m_msg_count         3658                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl26.requestToDir.m_msg_count        19516                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_msg_count        20874                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_stall_time       119000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.requestToMemory.m_avg_stall_time     5.700872                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromDir.m_msg_count        23001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseFromDir.m_stall_time       515000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.responseFromDir.m_avg_stall_time    22.390331                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromMemory.m_msg_count        20874                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseToDir.m_msg_count         3485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl27.requestToDir.m_msg_count        19391                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_msg_count        20779                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_stall_time       209032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.requestToMemory.m_avg_stall_time    10.059772                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromDir.m_msg_count        22867                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseFromDir.m_stall_time       423500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.responseFromDir.m_avg_stall_time    18.520138                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromMemory.m_msg_count        20779                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseToDir.m_msg_count         3476                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl28.requestToDir.m_msg_count        19513                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_msg_count        20950                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_stall_time       221460                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.requestToMemory.m_avg_stall_time    10.570883                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromDir.m_msg_count        23041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseFromDir.m_stall_time       510000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.responseFromDir.m_avg_stall_time    22.134456                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromMemory.m_msg_count        20950                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseToDir.m_msg_count         3528                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl29.requestToDir.m_msg_count        19398                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_msg_count        20841                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_stall_time       179956                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.requestToMemory.m_avg_stall_time     8.634710                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromDir.m_msg_count        22853                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseFromDir.m_stall_time       380000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.responseFromDir.m_avg_stall_time    16.628014                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromMemory.m_msg_count        20841                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseToDir.m_msg_count         3455                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        19553                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        20996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_stall_time       157736                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.requestToMemory.m_avg_stall_time     7.512669                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        23201                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time       351500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    15.150209                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        20996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count         3648                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl30.requestToDir.m_msg_count        19573                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_msg_count        21005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_stall_time       212628                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.requestToMemory.m_avg_stall_time    10.122733                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromDir.m_msg_count        23120                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseFromDir.m_stall_time       437500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.responseFromDir.m_avg_stall_time    18.923010                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromMemory.m_msg_count        21005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseToDir.m_msg_count         3547                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl31.requestToDir.m_msg_count        19608                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_msg_count        21081                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_stall_time       202128                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.requestToMemory.m_avg_stall_time     9.588160                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromDir.m_msg_count        23204                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseFromDir.m_stall_time       492500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.responseFromDir.m_avg_stall_time    21.224789                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromMemory.m_msg_count        21081                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseToDir.m_msg_count         3596                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        19466                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        20972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_stall_time       205832                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.requestToMemory.m_avg_stall_time     9.814610                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        23061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       457500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    19.838689                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        20972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count         3595                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        19436                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        20904                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_stall_time       154940                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.requestToMemory.m_avg_stall_time     7.411979                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        23009                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       374500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    16.276240                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        20904                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count         3573                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        19473                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        20928                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_stall_time       203316                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.requestToMemory.m_avg_stall_time     9.715023                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        23100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       356500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    15.432900                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        20928                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count         3627                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        19506                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        20912                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_stall_time       132500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.requestToMemory.m_avg_stall_time     6.336075                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        23034                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       344000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    14.934445                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        20912                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count         3528                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        19592                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        21032                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_stall_time       153468                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.requestToMemory.m_avg_stall_time     7.296881                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        23215                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       276500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    11.910403                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        21032                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count         3623                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        19510                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_stall_time       118172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.requestToMemory.m_avg_stall_time     5.647407                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        23025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       408500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    17.741585                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count         3515                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         2079                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         2079                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.requestToDir.m_stall_time    161549500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dma_cntrl0.requestToDir.m_avg_stall_time 77705.387205                       # Average stall ticks per message ((Tick/Count))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         2079                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       564521                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    34.882364                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    31.987710                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    13.229975                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31       211866     37.53%     37.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63       336562     59.62%     97.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95        16057      2.84%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127           35      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       564521                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      3957177                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses       339421                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      4296598                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits     14663905                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses        42515                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses     14706420                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count     19003018                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time        37000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.001947                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count       547536                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time   2314521000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  4227.157666                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count         5690                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         7455                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_stall_time     12571500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseFromL1Cache.m_avg_stall_time  1686.317907                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count       558831                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count       170746                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples       561589                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    30.222953                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    28.048716                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    10.667605                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31       295178     52.56%     52.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63       264994     47.19%     99.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95         1406      0.25%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total       561589                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      3974766                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses       345814                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      4320580                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits     14824272                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses        38859                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses     14863131                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count     19183711                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.000470                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time        14000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.000730                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count       553315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time   2351832000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  4250.439623                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count         6410                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count         7946                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_stall_time      9728500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseFromL1Cache.m_avg_stall_time  1224.326705                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count       555179                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count       173924                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       667261                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    29.134805                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    26.814151                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    11.226647                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63       664469     99.58%     99.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127         2788      0.42%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       667261                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      4836240                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses       412761                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      5249001                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits     17956051                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses        42177                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses     17998228                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count     23247229                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.000569                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time        22000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     0.000946                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count       655765                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.000161                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time   2711615500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  4135.041516                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count         8369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count        10455                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time      9756000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time   933.142037                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count       658892                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count       207280                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples       596555                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    30.050778                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    27.669061                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    11.849881                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63       592456     99.31%     99.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127         4092      0.69%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total       596555                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      4342945                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses       368524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      4711469                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits     16118498                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses        41102                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses     16159600                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count     20871069                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.000511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time        16500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     0.000791                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count       587250                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time   2473164000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  4211.432950                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count         6850                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         8485                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time      5605000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time   660.577490                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count       589705                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count       183100                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples       558564                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    32.883897                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    29.770358                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    13.768835                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63       551824     98.79%     98.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127         6688      1.20%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191           49      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total       558564                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      4019246                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses       344372                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      4363618                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits     15073149                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses        37789                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses     15110938                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count     19474556                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.000477                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time        13500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     0.000693                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count       550748                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time   2344811000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  4257.502524                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count         6006                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.007143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count         7334                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time      8405000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time  1146.032179                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count       552558                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count       173593                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples       545623                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    37.724830                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    34.301882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    15.011214                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63       523082     95.87%     95.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127        22163      4.06%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191          374      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total       545623                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      3925100                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses       338281                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      4263381                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits     14666965                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses        36155                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses     14703120                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count     18966501                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time         5500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     0.000290                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count       538232                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time   2299139500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  4271.651444                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         5665                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         6989                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time     10293500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time  1472.814423                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count       539958                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count       168237                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples       540850                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    36.983441                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    33.538573                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    15.133461                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63       518668     95.90%     95.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127        21657      4.00%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191          522      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total       540850                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      3922594                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses       335349                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      4257943                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits     14630788                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses        37044                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses     14667832                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count     18925775                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     0.001638                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count       533507                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time   2238022500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  4194.926215                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count         5588                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.003106                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         6888                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time      7282500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time  1057.273519                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count       535262                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count       165563                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples       549729                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    35.082712                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    32.456668                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    13.131051                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63       542804     98.74%     98.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         6336      1.15%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191          585      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total       549729                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      3926100                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses       339817                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      4265917                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits     14685377                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses        36725                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses     14722102                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count     18988019                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     0.000369                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count       542354                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time   2316110500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  4270.477400                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count         5660                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         7104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time      5486500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time   772.311374                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count       544069                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count       170352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.delayHistogram::samples       547778                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::mean    38.155050                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::gmean    35.458147                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::stdev    14.134693                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::0-63       535950     97.84%     97.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::64-127        11053      2.02%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::128-191          771      0.14%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::total       547778                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_hits      3998727                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_misses       337247                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_accesses      4335974                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_hits     14966485                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_misses        37927                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_accesses     15004412                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.mandatoryQueue.m_msg_count     19340386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_buf_msgs     0.000474                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.mandatoryQueue.m_stall_time        33500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_avg_stall_time     0.001732                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl16.requestFromL1Cache.m_msg_count       540280                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestFromL1Cache.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.requestFromL1Cache.m_stall_time   2438009500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.requestFromL1Cache.m_avg_stall_time  4512.492596                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.requestToL1Cache.m_msg_count         5711                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_msg_count         7001                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_stall_time      6081000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.responseFromL1Cache.m_avg_stall_time   868.590201                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.responseToL1Cache.m_msg_count       542067                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_msg_count       169591                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.delayHistogram::samples       527274                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::mean    39.284778                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::gmean    37.231210                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::stdev    12.647120                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::0-63       518677     98.37%     98.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::64-127         7674      1.46%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::128-191          919      0.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::total       527274                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_hits      3950315                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_misses       325992                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_accesses      4276307                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_hits     14726526                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_misses        36270                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_accesses     14762796                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.mandatoryQueue.m_msg_count     19039103                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_buf_msgs     0.000466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.mandatoryQueue.m_stall_time        13000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_avg_stall_time     0.000683                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl17.requestFromL1Cache.m_msg_count       519963                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestFromL1Cache.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.requestFromL1Cache.m_stall_time   2323789500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.requestFromL1Cache.m_avg_stall_time  4469.143958                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.requestToL1Cache.m_msg_count         5494                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_msg_count         6815                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_stall_time      5604000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.responseFromL1Cache.m_avg_stall_time   822.303742                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.responseToL1Cache.m_msg_count       521780                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_msg_count       162346                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.delayHistogram::samples       563638                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::mean    37.417596                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::gmean    35.201364                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::stdev    12.974167                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::0-63       554991     98.47%     98.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::64-127         7731      1.37%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::128-191          912      0.16%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::total       563638                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_hits      4013374                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_misses       347304                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_accesses      4360678                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_hits     15019458                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_misses        38595                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_accesses     15058053                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.mandatoryQueue.m_msg_count     19418731                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_buf_msgs     0.000476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.mandatoryQueue.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_avg_stall_time     0.000257                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl18.requestFromL1Cache.m_msg_count       555567                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestFromL1Cache.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.requestFromL1Cache.m_stall_time   2509011000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.requestFromL1Cache.m_avg_stall_time  4516.126768                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.requestToL1Cache.m_msg_count         6311                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_msg_count         7739                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_stall_time      7828000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.responseFromL1Cache.m_avg_stall_time  1011.500194                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.responseToL1Cache.m_msg_count       557327                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_msg_count       174804                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.delayHistogram::samples       531546                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::mean    39.825532                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::gmean    38.272738                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::stdev    11.796571                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::0-63       522769     98.35%     98.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::64-127         7800      1.47%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::128-191          967      0.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::192-255            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::total       531546                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_hits      3958076                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_misses       327157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_accesses      4285233                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_hits     14755064                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_misses        37763                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_accesses     14792827                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.mandatoryQueue.m_msg_count     19078060                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_buf_msgs     0.000467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.mandatoryQueue.m_stall_time         4500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_avg_stall_time     0.000236                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl19.requestFromL1Cache.m_msg_count       523868                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestFromL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.requestFromL1Cache.m_stall_time   2329406500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.requestFromL1Cache.m_avg_stall_time  4446.552376                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.requestToL1Cache.m_msg_count         5827                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_msg_count         7174                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_stall_time      8146500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.responseFromL1Cache.m_avg_stall_time  1135.558963                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.responseToL1Cache.m_msg_count       525719                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_msg_count       163680                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples       542298                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    33.261021                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    30.019977                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    14.152180                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31       248445     45.81%     45.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63       277397     51.15%     96.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95        16400      3.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127           51      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       542298                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      3928820                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses       335096                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      4263916                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits     14644162                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses        37579                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses     14681741                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count     18945657                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time        13000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.000686                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count       534280                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time   2240629000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  4193.735494                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count         6115                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         7437                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_stall_time      8697000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseFromL1Cache.m_avg_stall_time  1169.423154                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count       536183                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count       166467                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::samples       380077                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::mean    39.174746                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::gmean    37.552827                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::stdev    11.788260                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::0-63       378638     99.62%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::64-127          854      0.22%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::128-191          565      0.15%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::192-255           19      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::total       380077                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_hits      1583946                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_misses       176908                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_accesses      1760854                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_hits      3473937                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_misses        47656                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_accesses      3521593                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.mandatoryQueue.m_msg_count      5282447                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.mandatoryQueue.m_buf_msgs     0.000128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl20.requestFromL1Cache.m_msg_count       373099                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestFromL1Cache.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.requestFromL1Cache.m_stall_time   2643211500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.requestFromL1Cache.m_avg_stall_time  7084.477578                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.requestToL1Cache.m_msg_count         4418                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_msg_count         5867                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_stall_time     10257500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.responseFromL1Cache.m_avg_stall_time  1748.338163                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.responseToL1Cache.m_msg_count       375659                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseToL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_msg_count       152073                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.unblockFromL1Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_avg_stall_time     0.003288                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.delayHistogram::samples       540779                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::mean    40.523842                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::gmean    39.156452                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::stdev    11.714220                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::0-63       530987     98.19%     98.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::64-127         8769      1.62%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::128-191          743      0.14%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::192-255          277      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::total       540779                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_hits      3928334                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_misses       335269                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_accesses      4263603                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_hits     14694523                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_misses        36282                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_accesses     14730805                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.mandatoryQueue.m_msg_count     18994408                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.mandatoryQueue.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.mandatoryQueue.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl21.mandatoryQueue.m_avg_stall_time     0.000658                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl21.requestFromL1Cache.m_msg_count       533369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestFromL1Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.requestFromL1Cache.m_stall_time   2369048000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.requestFromL1Cache.m_avg_stall_time  4441.667963                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.requestToL1Cache.m_msg_count         5694                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_msg_count         7177                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_stall_time      7892500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.responseFromL1Cache.m_avg_stall_time  1099.693465                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.responseToL1Cache.m_msg_count       535085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_msg_count       166402                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.delayHistogram::samples       564895                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::mean    39.688604                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::gmean    38.032016                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::stdev    12.426955                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::0-63       555437     98.33%     98.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::64-127         8429      1.49%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::128-191          661      0.12%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::192-255          364      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::total       564895                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_hits      4034488                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_misses       349424                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_accesses      4383912                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_hits     15081187                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_misses        37412                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_accesses     15118599                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.mandatoryQueue.m_msg_count     19502511                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.mandatoryQueue.m_buf_msgs     0.000478                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.mandatoryQueue.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl22.mandatoryQueue.m_avg_stall_time     0.000205                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl22.requestFromL1Cache.m_msg_count       556492                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestFromL1Cache.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.requestFromL1Cache.m_stall_time   2492679000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.requestFromL1Cache.m_avg_stall_time  4479.271939                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.requestToL1Cache.m_msg_count         6180                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_msg_count         7743                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_stall_time      8084500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.responseFromL1Cache.m_avg_stall_time  1044.104352                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.responseToL1Cache.m_msg_count       558715                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_msg_count       174607                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.delayHistogram::samples       538855                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::mean    43.010326                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::gmean    41.614070                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::stdev    12.275050                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::0-63       524921     97.41%     97.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::64-127        12823      2.38%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::128-191          627      0.12%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::192-255          480      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::total       538855                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_hits      3919486                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_misses       334695                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_accesses      4254181                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_hits     14639291                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_misses        35849                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_accesses     14675140                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.mandatoryQueue.m_msg_count     18929321                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.mandatoryQueue.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl23.requestFromL1Cache.m_msg_count       531724                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestFromL1Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.requestFromL1Cache.m_stall_time   2363858000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.requestFromL1Cache.m_avg_stall_time  4445.648494                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.requestToL1Cache.m_msg_count         5438                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_msg_count         6851                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_stall_time      8869000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.responseFromL1Cache.m_avg_stall_time  1294.555539                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.responseToL1Cache.m_msg_count       533417                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_msg_count       165730                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.delayHistogram::samples       556583                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::mean    44.665550                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::gmean    43.211097                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::stdev    12.618194                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::0-63       530295     95.28%     95.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::64-127        25115      4.51%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::128-191          526      0.09%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::192-255          644      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::total       556583                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_hits      4039319                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_misses       343206                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_accesses      4382525                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_hits     15064474                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_misses        37623                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_accesses     15102097                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.mandatoryQueue.m_msg_count     19484622                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.mandatoryQueue.m_buf_msgs     0.000477                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.mandatoryQueue.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl24.mandatoryQueue.m_avg_stall_time     0.000205                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl24.requestFromL1Cache.m_msg_count       548517                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestFromL1Cache.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.requestFromL1Cache.m_stall_time   2431645000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.requestFromL1Cache.m_avg_stall_time  4433.126047                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.requestToL1Cache.m_msg_count         6097                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_msg_count         7734                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_stall_time     11758500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.responseFromL1Cache.m_avg_stall_time  1520.364624                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.responseToL1Cache.m_msg_count       550486                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_msg_count       172579                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.delayHistogram::samples       542174                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::mean    45.460926                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::gmean    44.194791                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::stdev    12.353035                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::0-63       514876     94.97%     94.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::64-127        26193      4.83%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::128-191          320      0.06%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::192-255          779      0.14%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::total       542174                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_hits      3929653                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_misses       336567                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_accesses      4266220                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_hits     14701027                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_misses        36438                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_accesses     14737465                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.mandatoryQueue.m_msg_count     19003685                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.mandatoryQueue.m_buf_msgs     0.000466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.mandatoryQueue.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl25.mandatoryQueue.m_avg_stall_time     0.002631                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl25.requestFromL1Cache.m_msg_count       535241                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestFromL1Cache.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.requestFromL1Cache.m_stall_time   2376174000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.requestFromL1Cache.m_avg_stall_time  4439.446903                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.requestToL1Cache.m_msg_count         5288                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_msg_count         6619                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_stall_time      9826000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.responseFromL1Cache.m_avg_stall_time  1484.514277                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.responseToL1Cache.m_msg_count       536886                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_msg_count       166608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.delayHistogram::samples       544001                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::mean    48.489139                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::gmean    47.198589                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::stdev    12.731424                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::0-63       495753     91.13%     91.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::64-127        47079      8.65%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::128-191          317      0.06%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::192-255          847      0.16%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::total       544001                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_hits      3937758                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_misses       337480                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_accesses      4275238                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_hits     14709758                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_misses        36780                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_accesses     14746538                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.mandatoryQueue.m_msg_count     19021776                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_buf_msgs     0.000466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.mandatoryQueue.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_avg_stall_time     0.001367                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl26.requestFromL1Cache.m_msg_count       536832                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestFromL1Cache.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.requestFromL1Cache.m_stall_time   2378512500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.requestFromL1Cache.m_avg_stall_time  4430.645900                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.requestToL1Cache.m_msg_count         5410                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_msg_count         6812                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_stall_time     11279500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.responseFromL1Cache.m_avg_stall_time  1655.827951                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.responseToL1Cache.m_msg_count       538591                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_msg_count       167004                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       672573                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    27.763096                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    26.031139                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     9.291757                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31       442634     65.81%     65.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63       229134     34.07%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95          800      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       672573                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      4871071                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses       415230                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      5286301                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits     18063023                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses        44481                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses     18107504                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count     23393805                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.000573                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.000150                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count       661183                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.000167                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time   2813209000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  4254.811452                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count         8066                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        10143                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_stall_time      9851500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseFromL1Cache.m_avg_stall_time   971.260968                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count       664507                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count       207772                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       615345                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    27.241401                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    25.505743                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     9.291515                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31       429278     69.76%     69.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63       185399     30.13%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95          661      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       615345                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      4453999                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses       382454                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      4836453                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits     16639187                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses        38498                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses     16677685                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count     21514138                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.000527                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time        22500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     0.001046                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count       606044                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time   2569604500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  4239.963600                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count         6597                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count         8272                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_stall_time      6269000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.responseFromL1Cache.m_avg_stall_time   757.857834                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count       608748                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count       190672                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       614221                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    27.976616                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    26.179757                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     9.489600                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31       394376     64.21%     64.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63       218803     35.62%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95         1026      0.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       614221                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      4454517                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses       377706                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      4832223                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits     16550613                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses        40684                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses     16591297                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count     21423520                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.000525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time        21000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     0.000980                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count       604253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time   2570431000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  4253.898615                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count         7462                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.005945                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count         9186                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_stall_time      5568500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.responseFromL1Cache.m_avg_stall_time   606.194209                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count       606759                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count       192100                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       548076                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    34.023048                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    30.503967                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    14.620899                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31       240925     43.96%     43.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63       298207     54.41%     98.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95         8870      1.62%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           69      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       548076                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      3928196                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses       339889                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      4268085                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits     14686163                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses        36320                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses     14722483                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count     18990568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count       540756                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time   2230334000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  4124.473885                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         5436                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         6666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_stall_time      5166000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.responseFromL1Cache.m_avg_stall_time   774.977498                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count       542640                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count       169052                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       568723                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    31.364652                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    28.707516                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    12.501221                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31       301672     53.04%     53.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63       262684     46.19%     99.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95         4314      0.76%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           47      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       568723                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      4089692                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses       351506                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      4441198                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits     15276537                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses        38138                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses     15314675                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count     19755873                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.000484                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time        22000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     0.001114                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count       560076                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time   2378346500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  4246.471015                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count         6346                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         7852                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_stall_time      5384500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.responseFromL1Cache.m_avg_stall_time   685.748854                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count       562377                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count       175324                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       546256                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    35.555597                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    32.496857                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    13.560455                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63       538783     98.63%     98.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         7467      1.37%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       546256                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      3912177                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses       336774                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      4248951                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits     14640419                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses        37114                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses     14677533                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count     18926484                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time        14500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     0.000766                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count       538617                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time   2291526000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  4254.462819                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count         5783                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         7142                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_stall_time      5825500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.responseFromL1Cache.m_avg_stall_time   815.667880                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count       540473                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count       169181                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       628582                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    27.315997                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    25.493871                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     9.647038                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63       626884     99.73%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127         1694      0.27%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       628582                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      4563713                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses       389599                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      4953312                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits     17009695                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses        39527                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses     17049222                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count     22002534                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.000539                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time        23000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     0.001045                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count       618518                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time   2608854500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  4217.912009                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count         7103                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count         8934                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_stall_time      8197500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.responseFromL1Cache.m_avg_stall_time   917.562122                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count       621479                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count       195070                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples      1260421                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    44.150695                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    38.630170                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    20.650016                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63       988051     78.39%     78.39% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127       272359     21.61%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      1260421                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        39185                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       187000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     4.772234                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         7103                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time     31468500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time  4430.311136                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       913173                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time       993500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           50                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     1.087965                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       579604                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        44647                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       624251                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       915149                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    774838000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   846.679612                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        49971                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count       297277                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.fullyBusyCycles              15                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::samples      1303946                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean    40.622242                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean    35.030493                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    20.521701                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-255      1303928    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-511            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::768-1023            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::1024-1279            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::1280-1535            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total      1303946                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        38890                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time       174000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time     4.474158                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_msg_count         7749                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_stall_time     12127500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_avg_stall_time  1565.040650                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count       964056                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_time      5641000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_count          182                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_avg_stall_time     5.851320                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L2cache.m_demand_hits       636205                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        45688                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses       681893                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count       964386                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time    737758000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   765.002810                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        48653                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count       291237                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.fullyBusyCycles              4                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::samples      1507632                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean    40.348319                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean    34.515245                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    20.598167                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-255      1507629    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-511            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total      1507632                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        38610                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time       172000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time     4.454804                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_msg_count         6639                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_stall_time      2397000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_avg_stall_time   361.048351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count      1096911                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_time     10536000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_count          516                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_avg_stall_time     9.605155                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L2cache.m_demand_hits       697756                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        44337                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses       742093                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count      1098081                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time    778286000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   708.769207                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        48042                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count       362679                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.fullyBusyCycles              2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::samples      1121118                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean    38.171685                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean    32.821285                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    19.706996                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-255      1121118    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total      1121118                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        38652                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time       128500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     3.324537                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_msg_count         5679                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_stall_time      4088500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_avg_stall_time   719.933087                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count       811288                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_time      2304500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_count          103                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_avg_stall_time     2.840545                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L2cache.m_demand_hits       512953                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        43556                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses       556509                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count       813347                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time    387333000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   476.221096                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        48085                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count       261745                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples      1402479                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean    39.951995                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean    34.533958                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    19.975872                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-255      1402479    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total      1402479                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        38800                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time       208000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     5.360825                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_msg_count         9371                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_stall_time      9983000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_avg_stall_time  1065.307865                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count      1036916                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_time      1963500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_count          116                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_avg_stall_time     1.893596                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L2cache.m_demand_hits       686648                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        45505                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses       732153                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count      1037229                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time    869189000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   837.991418                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        50123                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count       315440                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples      1112506                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean    45.090536                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean    39.507332                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    20.931046                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-255      1112506    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total      1112506                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        38735                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time       247500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     6.389570                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_stall_time      3330500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_avg_stall_time   659.113398                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count       801797                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_time       601500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_count           28                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_avg_stall_time     0.750190                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L2cache.m_demand_hits       502004                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        43255                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses       545259                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count       804261                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time    610637500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   759.252904                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        47879                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count       262830                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.fullyBusyCycles             12                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::samples      1145390                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean    41.926641                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean    36.336751                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    20.625718                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-255      1145374    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-511           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::768-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::1024-1279            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total      1145390                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        39002                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time       232000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time     5.948413                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_msg_count        10032                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_stall_time     24644500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_avg_stall_time  2456.588915                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count       822168                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_time      5299500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_count          210                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_avg_stall_time     6.445763                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L2cache.m_demand_hits       515094                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        46118                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses       561212                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count       822292                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time    539896000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   656.574550                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        50935                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count       272287                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples      1247508                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean    37.945947                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean    32.815820                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    19.362022                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-255      1247508    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total      1247508                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        39139                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time       149500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time     3.819719                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count         9527                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_stall_time      8503500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_avg_stall_time   892.568490                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count       909252                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_time      3833500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_count          255                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_avg_stall_time     4.216103                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L2cache.m_demand_hits       586383                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        46175                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses       632558                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count       909563                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time    472977500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   520.005211                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        50704                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count       287552                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl16.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl17.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl18.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl19.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.delayHistogram::samples      1122790                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean    41.416316                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean    35.833509                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    20.404379                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-255      1122789    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total      1122790                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        38926                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time       186500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     4.791142                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_msg_count         6086                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_stall_time      3152000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_avg_stall_time   517.909957                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count       813152                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_time      1710000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_count          102                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_avg_stall_time     2.102928                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L2cache.m_demand_hits       515588                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        44051                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses       559639                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count       815193                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time    538094000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   660.081723                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        48820                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count       260818                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl20.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl21.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl22.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl23.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl24.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl25.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl26.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.fullyBusyCycles              22                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::samples      1181834                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean    39.630972                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean    33.933505                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    20.421800                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-255      1181818    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-511           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total      1181834                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        38817                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time       100500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     2.589072                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_msg_count         7527                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_stall_time      4670500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_avg_stall_time   620.499535                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count       853463                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_time     20469500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_count          750                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_avg_stall_time    23.984051                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L2cache.m_demand_hits       538605                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        44641                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses       583246                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count       854714                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time    464160000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   543.058848                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        49396                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count       278975                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.fullyBusyCycles               8                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::samples      1282495                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean    37.398467                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean    32.035642                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    19.634113                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-255      1282486    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-511            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::768-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total      1282495                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        39114                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time       103000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time     2.633328                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_msg_count         7790                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_stall_time      7474000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_avg_stall_time   959.435173                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count       941331                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_time      2249500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_count           86                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_avg_stall_time     2.389701                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L2cache.m_demand_hits       614678                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        44710                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses       659388                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count       943072                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time    526934500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   558.742599                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        50209                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count       290955                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.fullyBusyCycles               2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::samples      1256229                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean    37.780112                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean    32.470660                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    19.529622                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-255      1256226    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-511            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total      1256229                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        38801                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time        94000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time     2.422618                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_msg_count         5991                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_stall_time      8280000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_avg_stall_time  1382.073110                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count       916415                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_time      4080500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_count          159                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_avg_stall_time     4.452677                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L2cache.m_demand_hits       587953                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        44076                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses       632029                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count       918213                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time    466277500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   507.809735                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        48193                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count       291621                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.fullyBusyCycles              54                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::samples      1595563                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean    40.922023                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean    35.186375                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    20.789820                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-255      1595472     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-511           85      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-767            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::768-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total      1595563                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        38639                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_stall_time       141500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_avg_stall_time     3.662103                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_msg_count         8725                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_stall_time     55537500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_avg_stall_time  6365.329513                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count      1163007                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_time     46351000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_count         1274                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_avg_stall_time    39.854446                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L2cache.m_demand_hits       745321                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        44811                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses       790132                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count      1163761                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time    883426500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   759.113340                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        49742                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count       382814                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples      1165202                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean    39.140512                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean    33.801471                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    19.746391                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-255      1165202    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total      1165202                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        38821                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_stall_time       117000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_avg_stall_time     3.013833                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_msg_count         5506                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_stall_time      3517500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_avg_stall_time   638.848529                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count       836567                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_time      3650500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_count          212                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_avg_stall_time     4.363667                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L2cache.m_demand_hits       519497                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        43553                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses       563050                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count       838931                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time    421485500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   502.407826                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        48388                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count       280247                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples      1156655                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean    39.531633                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean    34.159757                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    19.845866                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-255      1156655    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total      1156655                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        38842                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time       121000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     3.115185                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_msg_count         5492                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_stall_time      2229500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_avg_stall_time   405.954115                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count       829927                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_time       859500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_count           55                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_avg_stall_time     1.035633                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L2cache.m_demand_hits       514518                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        43712                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses       558230                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count       832171                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time    445737500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   535.632100                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        48270                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count       278458                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples      1565161                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean    36.296543                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean    31.046669                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    19.324966                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-255      1565160    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total      1565161                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        38805                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time       172500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time     4.445303                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_msg_count         5193                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_stall_time      2465500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_avg_stall_time   474.773734                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count      1217962                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_time       831500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_count           37                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_avg_stall_time     0.682698                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L2cache.m_demand_hits       882209                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        43292                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses       925501                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count      1220573                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.000098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time    995818000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   815.861075                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        48277                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count       298922                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs48.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs49.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs50.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs51.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs52.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs53.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs54.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs55.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs56.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs57.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs58.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs59.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs60.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs61.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs62.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs63.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs64.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs65.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs66.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs67.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs68.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs69.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs70.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs71.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs72.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs73.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs74.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs75.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs76.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs77.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs78.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs79.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs80.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs81.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs82.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs83.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs84.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs85.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs86.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs87.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               176164533                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                     16.807420                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.059498                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts     10481355                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps      18396751                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi        16.807420                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.059498                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts      5832610                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts     13236575                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts      2932681                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts       943328                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass        49903      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu      9380654     50.99%     51.26% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult         2817      0.02%     51.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv         5371      0.03%     51.31% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd       128484      0.70%     52.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     52.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt          560      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd        30880      0.17%     52.18% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.18% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu      2790567     15.17%     67.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     67.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt          120      0.00%     67.35% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc       643516      3.50%     70.84% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift        30783      0.17%     71.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd       707436      3.85%     74.86% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt       656099      3.57%     78.42% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv        10636      0.06%     78.48% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult        82916      0.45%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     78.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead      2525746     13.73%     92.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite       858505      4.67%     97.33% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead       406935      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite        84823      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total     18396751                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl       967146                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl       844153                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       122533                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl       698383                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl       268659                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall        99938                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn        97243                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns       197181                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 104219982.064740                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles 71944550.935260                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.408394                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.591606                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      3876009                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses      5832610                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads     10697595                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites      5646569                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses     13236575                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads     18235720                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites      9579059                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs      3876009                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads      6103435                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites         5992                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts     10481355                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps       18396751                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.059498                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches       967146                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.005490                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses        3037295                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses         943542                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses           104613                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses              251                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses       14707217                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses              797                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          182                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           91                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 577157038.472528                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 390877745.295651                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      1533500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    992102500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           91                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  36308034000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  52521290501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 20774745344000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               176161504                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                     16.628772                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.060137                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numInsts     10593777                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps      18535426                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi        16.628772                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.060137                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts      5894718                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts     13323466                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts      2953549                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts       939233                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass        50367      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu      9438719     50.92%     51.19% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult         3515      0.02%     51.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv         8763      0.05%     51.26% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd       129448      0.70%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt          592      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd        30880      0.17%     52.13% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.13% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu      2821926     15.22%     67.35% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     67.35% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt          120      0.00%     67.35% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc       651700      3.52%     70.87% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift        30774      0.17%     71.04% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd       716972      3.87%     74.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt       664032      3.58%     78.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv        10621      0.06%     78.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult        84215      0.45%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead      2545208     13.73%     92.73% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite       854300      4.61%     97.34% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead       408341      2.20%     99.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite        84933      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total     18535426                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl       973577                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl       850560                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl       122557                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl       704311                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl       269164                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall        99688                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn        97314                       # Class of control type instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns       197002                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 107182344.778802                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles 68979159.221198                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.391568                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.608432                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts      3892782                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpAluAccesses      5894718                       # Number of float alu accesses (Count)
system.switch_cpus1.executeStats0.numFpRegReads     10819661                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites      5708321                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntAluAccesses     13323466                       # Number of integer alu accesses (Count)
system.switch_cpus1.executeStats0.numIntRegReads     18358962                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites      9638949                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs      3892782                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads      6139282                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites         5759                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts     10593777                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps       18535426                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.060137                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches       973577                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.005527                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses        3059962                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses         939456                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses           106417                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses              265                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses       14863947                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses              816                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          182                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           91                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 593551593.417582                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 385449691.424462                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value     11332500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    995278000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           91                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  34812097500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  54013195001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 20774749376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles              176219025                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                    13.730561                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                     0.072830                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numInsts     12834073                       # Number of instructions committed (thread level) (Count)
system.switch_cpus10.commitStats0.numOps     22507471                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi       13.730561                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc        0.072830                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts      7082494                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts     16236144                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts      3585566                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts      1154126                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass        61390      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu     11507712     51.13%     51.40% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult         3550      0.02%     51.42% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv        16977      0.08%     51.49% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd       156093      0.69%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt          576      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd        36506      0.16%     52.35% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.35% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu      3391042     15.07%     67.42% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0      0.00%     67.42% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt          176      0.00%     67.42% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc       783401      3.48%     70.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0      0.00%     70.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift        36385      0.16%     71.06% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd       861641      3.83%     74.89% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt       798657      3.55%     78.44% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv        12885      0.06%     78.49% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult       100788      0.45%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0      0.00%     78.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead      3093598     13.74%     92.69% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite      1052446      4.68%     97.36% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead       491968      2.19%     99.55% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite       101680      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total     22507471                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedControl::IsControl      1192961                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsDirectControl      1040641                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsIndirectControl       151883                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCondControl       864884                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsUncondControl       327986                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCall       123306                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsReturn       121316                       # Class of control type instructions committed (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns       244622                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles 94879476.920665                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles 81339548.079335                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction     0.461582                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction     0.538418                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts      4739692                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpAluAccesses      7082494                       # Number of float alu accesses (Count)
system.switch_cpus10.executeStats0.numFpRegReads     12995329                       # Number of times the floating registers were read (Count)
system.switch_cpus10.executeStats0.numFpRegWrites      6858397                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numIntAluAccesses     16236144                       # Number of integer alu accesses (Count)
system.switch_cpus10.executeStats0.numIntRegReads     22446143                       # Number of times the integer registers were read (Count)
system.switch_cpus10.executeStats0.numIntRegWrites     11767371                       # Number of times the integer registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs      4739692                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numMiscRegReads      7464550                       # Number of times the Misc registers were read (Count)
system.switch_cpus10.executeStats0.numMiscRegWrites         6295                       # Number of times the Misc registers were written (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts     12834073                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps      22507471                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate     0.072830                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.numBranches      1192961                       # Number of branches fetched (Count)
system.switch_cpus10.fetchStats0.branchRate     0.006770                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.rdAccesses       3712325                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrAccesses       1154531                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.dtb.rdMisses          126758                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrMisses             442                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.itb.wrAccesses      17999134                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.itb.wrMisses             906                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.numTransitions          150                       # Number of power state transitions (Count)
system.switch_cpus10.power_state.ticksClkGated::samples           75                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::mean 636789760.013333                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::stdev 366622443.610726                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::min_value       761000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::max_value    994964500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::total           75                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::ON  41036684500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::CLK_GATED  47759232001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF 20774778752000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles              176227033                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                    15.294056                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                     0.065385                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numInsts     11522583                       # Number of instructions committed (thread level) (Count)
system.switch_cpus11.commitStats0.numOps     20199784                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi       15.294056                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc        0.065385                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts      6369386                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts     14565111                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts      3217365                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts      1032370                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass        54659      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu     10323007     51.10%     51.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult         3152      0.02%     51.39% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv        13086      0.06%     51.46% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd       138418      0.69%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt          544      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd        33368      0.17%     52.31% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu      3057884     15.14%     67.45% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0      0.00%     67.45% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt          120      0.00%     67.45% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc       705294      3.49%     70.94% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift        33279      0.16%     71.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd       769555      3.81%     74.91% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt       719749      3.56%     78.48% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv        11635      0.06%     78.53% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult        86299      0.43%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead      2776738     13.75%     92.71% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite       939286      4.65%     97.36% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead       440627      2.18%     99.54% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite        93084      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total     20199784                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedControl::IsControl      1072878                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsDirectControl       936797                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsIndirectControl       135629                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCondControl       776374                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsUncondControl       296408                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCall       109635                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsReturn       107549                       # Class of control type instructions committed (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns       217184                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles 102529450.276365                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles 73697582.723635                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction     0.418197                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction     0.581803                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts      4249735                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpAluAccesses      6369386                       # Number of float alu accesses (Count)
system.switch_cpus11.executeStats0.numFpRegReads     11682861                       # Number of times the floating registers were read (Count)
system.switch_cpus11.executeStats0.numFpRegWrites      6165376                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numIntAluAccesses     14565111                       # Number of integer alu accesses (Count)
system.switch_cpus11.executeStats0.numIntRegReads     20078319                       # Number of times the integer registers were read (Count)
system.switch_cpus11.executeStats0.numIntRegWrites     10548010                       # Number of times the integer registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs      4249735                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numMiscRegReads      6709064                       # Number of times the Misc registers were read (Count)
system.switch_cpus11.executeStats0.numMiscRegWrites         5979                       # Number of times the Misc registers were written (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts     11522583                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps      20199784                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate     0.065385                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.numBranches      1072878                       # Number of branches fetched (Count)
system.switch_cpus11.fetchStats0.branchRate     0.006088                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.rdAccesses       3332288                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrAccesses       1032669                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.dtb.rdMisses          114922                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrMisses             335                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.itb.wrAccesses      16160435                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.itb.wrMisses             835                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.numTransitions          164                       # Number of power state transitions (Count)
system.switch_cpus11.power_state.ticksClkGated::samples           82                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::mean 629428195.134146                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::stdev 350569589.122224                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::1000-5e+10           82    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::min_value     16196500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::max_value    995087000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::total           82                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::ON  37179540500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::CLK_GATED  51613112001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF 20774782016000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles              176232388                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                    16.333813                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                     0.061223                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numInsts     10789421                       # Number of instructions committed (thread level) (Count)
system.switch_cpus12.commitStats0.numOps     18889053                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi       16.333813                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc        0.061223                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts      5875687                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts     13669159                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts      2995543                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts       945181                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass        49636      0.26%      0.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu      9762895     51.69%     51.95% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult         3666      0.02%     51.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv         6651      0.04%     52.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd       128579      0.68%     52.68% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0      0.00%     52.68% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt          576      0.00%     52.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0      0.00%     52.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0      0.00%     52.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0      0.00%     52.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd        30880      0.16%     52.85% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.85% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu      2814766     14.90%     67.75% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0      0.00%     67.75% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt          120      0.00%     67.75% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc       649528      3.44%     71.19% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0      0.00%     71.19% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.19% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.19% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift        30780      0.16%     71.35% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.35% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0      0.00%     71.35% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.35% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd       714358      3.78%     75.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt       661959      3.50%     78.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv        10565      0.06%     78.70% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult        83370      0.44%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead      2588779     13.71%     92.84% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite       860574      4.56%     97.40% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead       406764      2.15%     99.55% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite        84607      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total     18889053                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedControl::IsControl      1033132                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsDirectControl       908157                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsIndirectControl       124495                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCondControl       739097                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsUncondControl       293923                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCall       101774                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsReturn        99400                       # Class of control type instructions committed (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns       201174                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles 105079575.351139                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles 71152812.648861                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction     0.403744                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction     0.596256                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts      3940724                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpAluAccesses      5875687                       # Number of float alu accesses (Count)
system.switch_cpus12.executeStats0.numFpRegReads     10785394                       # Number of times the floating registers were read (Count)
system.switch_cpus12.executeStats0.numFpRegWrites      5690248                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numIntAluAccesses     13669159                       # Number of integer alu accesses (Count)
system.switch_cpus12.executeStats0.numIntRegReads     18732224                       # Number of times the integer registers were read (Count)
system.switch_cpus12.executeStats0.numIntRegWrites      9876510                       # Number of times the integer registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs      3940724                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numMiscRegReads      6314601                       # Number of times the Misc registers were read (Count)
system.switch_cpus12.executeStats0.numMiscRegWrites         6852                       # Number of times the Misc registers were written (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts     10789421                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps      18889053                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate     0.061223                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.numBranches      1033132                       # Number of branches fetched (Count)
system.switch_cpus12.fetchStats0.branchRate     0.005862                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.rdAccesses       3100798                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrAccesses        945402                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.dtb.rdMisses          105254                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrMisses             259                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.itb.wrAccesses      15111703                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.itb.wrMisses             765                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.numTransitions          184                       # Number of power state transitions (Count)
system.switch_cpus12.power_state.ticksClkGated::samples           92                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::mean 574942875.010870                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::stdev 378416327.844524                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::1000-5e+10           92    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::min_value       372000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::max_value    994703500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::total           92                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::ON  35894644000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::CLK_GATED  52894744501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF 20774785280000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles              176240961                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                    16.816321                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                     0.059466                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numInsts     10480352                       # Number of instructions committed (thread level) (Count)
system.switch_cpus13.commitStats0.numOps     18291627                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi       16.816321                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc        0.059466                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts      5848046                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts     13123267                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts      2918350                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts       920224                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass        49364      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu      9292609     50.80%     51.07% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult         2692      0.01%     51.09% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv         5091      0.03%     51.11% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd       128420      0.70%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt          528      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd        30230      0.17%     51.99% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu      2801345     15.31%     67.30% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt           64      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc       647161      3.54%     70.84% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift        30141      0.16%     71.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd       712035      3.89%     74.90% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt       659623      3.61%     78.50% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv        10545      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult        83205      0.45%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead      2513884     13.74%     92.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite       836433      4.57%     97.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead       404466      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite        83791      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total     18291627                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedControl::IsControl       955706                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsDirectControl       835405                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsIndirectControl       119858                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCondControl       688514                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsUncondControl       267095                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCall        97016                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsReturn        94834                       # Class of control type instructions committed (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns       191850                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles 103326576.397769                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles 72914384.602231                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction     0.413720                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction     0.586280                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts      3838574                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpAluAccesses      5848046                       # Number of float alu accesses (Count)
system.switch_cpus13.executeStats0.numFpRegReads     10735043                       # Number of times the floating registers were read (Count)
system.switch_cpus13.executeStats0.numFpRegWrites      5663734                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numIntAluAccesses     13123267                       # Number of integer alu accesses (Count)
system.switch_cpus13.executeStats0.numIntRegReads     18048528                       # Number of times the integer registers were read (Count)
system.switch_cpus13.executeStats0.numIntRegWrites      9479481                       # Number of times the integer registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs      3838574                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numMiscRegReads      6062330                       # Number of times the Misc registers were read (Count)
system.switch_cpus13.executeStats0.numMiscRegWrites         5508                       # Number of times the Misc registers were written (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts     10480352                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps      18291627                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate     0.059466                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.numBranches       955706                       # Number of branches fetched (Count)
system.switch_cpus13.fetchStats0.branchRate     0.005423                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.rdAccesses       3024051                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrAccesses        920433                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.dtb.rdMisses          105700                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrMisses             245                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.itb.wrAccesses      14703905                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.itb.wrMisses             785                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.numTransitions          172                       # Number of power state transitions (Count)
system.switch_cpus13.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::mean 604695779.081395                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::stdev 378527004.093286                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::min_value      2555500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::max_value    994631500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::ON  36781519500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::CLK_GATED  52003837001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF 20774789312000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles              176247214                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                    16.860583                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                     0.059310                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numInsts     10453210                       # Number of instructions committed (thread level) (Count)
system.switch_cpus14.commitStats0.numOps     18250521                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi       16.860583                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc        0.059310                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts      5844956                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts     13092235                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts      2912315                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts       921817                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass        49278      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu      9265270     50.77%     51.04% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult         2577      0.01%     51.05% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv         5189      0.03%     51.08% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd       128754      0.71%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt          544      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd        30852      0.17%     51.96% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu      2796618     15.32%     67.28% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0      0.00%     67.28% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt           64      0.00%     67.28% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc       645058      3.53%     70.82% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0      0.00%     70.82% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.82% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.82% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift        30748      0.17%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0      0.00%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd       709786      3.89%     74.87% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt       657538      3.60%     78.48% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv        10623      0.06%     78.53% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult        83490      0.46%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead      2505044     13.73%     92.72% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite       837182      4.59%     97.30% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead       407271      2.23%     99.54% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite        84635      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total     18250521                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedControl::IsControl       948409                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsDirectControl       827519                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsIndirectControl       120441                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCondControl       684313                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsUncondControl       263997                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCall        97554                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsReturn        95244                       # Class of control type instructions committed (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns       192798                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles 104311035.272841                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles 71936178.727159                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction     0.408155                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction     0.591845                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts      3834132                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpAluAccesses      5844956                       # Number of float alu accesses (Count)
system.switch_cpus14.executeStats0.numFpRegReads     10722564                       # Number of times the floating registers were read (Count)
system.switch_cpus14.executeStats0.numFpRegWrites      5659304                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numIntAluAccesses     13092235                       # Number of integer alu accesses (Count)
system.switch_cpus14.executeStats0.numIntRegReads     18023116                       # Number of times the integer registers were read (Count)
system.switch_cpus14.executeStats0.numIntRegWrites      9458799                       # Number of times the integer registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs      3834132                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numMiscRegReads      6042668                       # Number of times the Misc registers were read (Count)
system.switch_cpus14.executeStats0.numMiscRegWrites         5586                       # Number of times the Misc registers were written (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts     10453210                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps      18250521                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate     0.059310                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.numBranches       948409                       # Number of branches fetched (Count)
system.switch_cpus14.fetchStats0.branchRate     0.005381                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.rdAccesses       3017755                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrAccesses        922039                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.dtb.rdMisses          105439                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrMisses             259                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.itb.wrAccesses      14668625                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.itb.wrMisses             793                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.numTransitions          172                       # Number of power state transitions (Count)
system.switch_cpus14.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::mean 610411377.918605                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::stdev 369900784.168344                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::min_value      5383500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::max_value    994662500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::ON  36286778000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::CLK_GATED  52495378501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF 20774792512000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles              176253718                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                    16.792574                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                     0.059550                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numInsts     10495932                       # Number of instructions committed (thread level) (Count)
system.switch_cpus15.commitStats0.numOps     18328069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi       16.792574                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc        0.059550                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts      5858057                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts     13150742                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts      2921745                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts       921275                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass        49363      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu      9321511     50.86%     51.13% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult         2563      0.01%     51.14% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv         5363      0.03%     51.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd       128947      0.70%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt          528      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.05% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu      2802991     15.29%     67.34% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0      0.00%     67.34% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt           64      0.00%     67.34% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc       646721      3.53%     70.87% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift        30757      0.17%     71.04% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd       711816      3.88%     74.92% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt       659208      3.60%     78.52% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv        10601      0.06%     78.58% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult        83764      0.46%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead      2514314     13.72%     92.75% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite       836632      4.56%     97.32% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead       407431      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite        84643      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total     18328069                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedControl::IsControl       962014                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsDirectControl       841374                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsIndirectControl       120192                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCondControl       691676                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsUncondControl       270238                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCall        97243                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsReturn        94997                       # Class of control type instructions committed (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns       192240                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles 105105679.381441                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles 71148038.618559                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction     0.403668                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction     0.596332                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts      3843020                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpAluAccesses      5858057                       # Number of float alu accesses (Count)
system.switch_cpus15.executeStats0.numFpRegReads     10748687                       # Number of times the floating registers were read (Count)
system.switch_cpus15.executeStats0.numFpRegWrites      5672212                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numIntAluAccesses     13150742                       # Number of integer alu accesses (Count)
system.switch_cpus15.executeStats0.numIntRegReads     18078070                       # Number of times the integer registers were read (Count)
system.switch_cpus15.executeStats0.numIntRegWrites      9496743                       # Number of times the integer registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs      3843020                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numMiscRegReads      6078555                       # Number of times the Misc registers were read (Count)
system.switch_cpus15.executeStats0.numMiscRegWrites         5532                       # Number of times the Misc registers were written (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts     10495932                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps      18328069                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate     0.059550                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.numBranches       962014                       # Number of branches fetched (Count)
system.switch_cpus15.fetchStats0.branchRate     0.005458                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.rdAccesses       3026998                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrAccesses        921490                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.dtb.rdMisses          105252                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrMisses             251                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.itb.wrAccesses      14722883                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.itb.wrMisses             781                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.numTransitions          170                       # Number of power state transitions (Count)
system.switch_cpus15.power_state.ticksClkGated::samples           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::mean 622247817.658823                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::stdev 357829925.358802                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::min_value     35664500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::max_value    994573500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::total           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::ON  35887892000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::CLK_GATED  52891064501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF 20774795712000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus16.numCycles              176260684                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus16.cpi                    16.441963                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus16.ipc                     0.060820                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus16.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus16.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus16.commitStats0.numInsts     10720173                       # Number of instructions committed (thread level) (Count)
system.switch_cpus16.commitStats0.numOps     18736025                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus16.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus16.commitStats0.cpi       16.441963                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus16.commitStats0.ipc        0.060820                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus16.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus16.commitStats0.numFpInsts      5905677                       # Number of float instructions (Count)
system.switch_cpus16.commitStats0.numIntInsts     13507780                       # Number of integer instructions (Count)
system.switch_cpus16.commitStats0.numLoadInsts      2969128                       # Number of load instructions (Count)
system.switch_cpus16.commitStats0.numStoreInsts       938479                       # Number of store instructions (Count)
system.switch_cpus16.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus16.commitStats0.committedInstType::No_OpClass        49567      0.26%      0.26% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntAlu      9625802     51.38%     51.64% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntMult         2871      0.02%     51.66% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntDiv         5132      0.03%     51.68% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatAdd       130111      0.69%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCmp            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCvt          560      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMult            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatDiv            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMisc            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAdd        31474      0.17%     52.55% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAlu      2824356     15.07%     67.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCmp            0      0.00%     67.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCvt           64      0.00%     67.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMisc       651004      3.47%     71.10% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMult            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShift        31370      0.17%     71.27% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.27% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdDiv            0      0.00%     71.27% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.27% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAdd       717113      3.83%     75.09% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCvt       663487      3.54%     78.63% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatDiv        10684      0.06%     78.69% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMult        84823      0.45%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAes            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::Matrix            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixMov            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixOP            0      0.00%     79.14% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemRead      2557046     13.65%     92.79% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemWrite       852848      4.55%     97.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemRead       412082      2.20%     99.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemWrite        85631      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::total     18736025                       # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedControl::IsControl      1018334                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsDirectControl       895342                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsIndirectControl       122530                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCondControl       733569                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsUncondControl       284665                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCall        99479                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsReturn        97195                       # Class of control type instructions committed (Count)
system.switch_cpus16.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus16.exec_context.thread_0.numCallsReturns       196674                       # Number of times a function call or return occured (Count)
system.switch_cpus16.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus16.exec_context.thread_0.numIdleCycles 101876329.002190                       # Number of idle cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.numBusyCycles 74384354.997810                       # Number of busy cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.notIdleFraction     0.422013                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus16.exec_context.thread_0.idleFraction     0.577987                       # Percentage of idle cycles (Ratio)
system.switch_cpus16.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus16.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus16.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus16.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus16.executeStats0.numStoreInsts      3907607                       # Number of stores executed (Count)
system.switch_cpus16.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus16.executeStats0.numFpAluAccesses      5905677                       # Number of float alu accesses (Count)
system.switch_cpus16.executeStats0.numFpRegReads     10834055                       # Number of times the floating registers were read (Count)
system.switch_cpus16.executeStats0.numFpRegWrites      5718157                       # Number of times the floating registers were written (Count)
system.switch_cpus16.executeStats0.numIntAluAccesses     13507780                       # Number of integer alu accesses (Count)
system.switch_cpus16.executeStats0.numIntRegReads     18478435                       # Number of times the integer registers were read (Count)
system.switch_cpus16.executeStats0.numIntRegWrites      9749795                       # Number of times the integer registers were written (Count)
system.switch_cpus16.executeStats0.numMemRefs      3907607                       # Number of memory refs (Count)
system.switch_cpus16.executeStats0.numMiscRegReads      6256739                       # Number of times the Misc registers were read (Count)
system.switch_cpus16.executeStats0.numMiscRegWrites         5891                       # Number of times the Misc registers were written (Count)
system.switch_cpus16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus16.fetchStats0.numInsts     10720173                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.numOps      18736025                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.fetchRate     0.060820                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus16.fetchStats0.numBranches      1018334                       # Number of branches fetched (Count)
system.switch_cpus16.fetchStats0.branchRate     0.005777                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus16.mmu.dtb.rdAccesses       3075666                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrAccesses        938723                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.dtb.rdMisses          106543                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrMisses             295                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.itb.wrAccesses      15005229                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.itb.wrMisses             817                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.numTransitions          172                       # Number of power state transitions (Count)
system.switch_cpus16.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::mean 596009860.476744                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::stdev 375848859.163361                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::min_value      2619000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::max_value    994440500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::ON  37518844500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::CLK_GATED  51256848001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::OFF 20774798976000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus16.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus16.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus17.numCycles              176267465                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus17.cpi                    16.752309                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus17.ipc                     0.059693                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus17.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus17.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus17.commitStats0.numInsts     10521980                       # Number of instructions committed (thread level) (Count)
system.switch_cpus17.commitStats0.numOps     18358798                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus17.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus17.commitStats0.cpi       16.752309                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus17.commitStats0.ipc        0.059693                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus17.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus17.commitStats0.numFpInsts      5886749                       # Number of float instructions (Count)
system.switch_cpus17.commitStats0.numIntInsts     13154258                       # Number of integer instructions (Count)
system.switch_cpus17.commitStats0.numLoadInsts      2930033                       # Number of load instructions (Count)
system.switch_cpus17.commitStats0.numStoreInsts       919022                       # Number of store instructions (Count)
system.switch_cpus17.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus17.commitStats0.committedInstType::No_OpClass        49526      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntAlu      9311914     50.72%     50.99% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntMult         2589      0.01%     51.01% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntDiv         5164      0.03%     51.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatAdd       128977      0.70%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCmp            0      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCvt          528      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMult            0      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatDiv            0      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMisc            0      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.74% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAdd        30230      0.16%     51.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAlu      2821383     15.37%     67.27% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCmp            0      0.00%     67.27% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCvt           64      0.00%     67.27% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMisc       652300      3.55%     70.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMult            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShift        30135      0.16%     70.99% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdDiv            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAdd       717852      3.91%     74.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCvt       664660      3.62%     78.52% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatDiv        10553      0.06%     78.58% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMult        83868      0.46%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAes            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::Matrix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixMov            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixOP            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemRead      2524726     13.75%     92.79% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemWrite       835265      4.55%     97.34% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemRead       405307      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemWrite        83757      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::total     18358798                       # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedControl::IsControl       957298                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsDirectControl       837119                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsIndirectControl       119732                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCondControl       689330                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsUncondControl       267869                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCall        96963                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsReturn        94717                       # Class of control type instructions committed (Count)
system.switch_cpus17.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus17.exec_context.thread_0.numCallsReturns       191680                       # Number of times a function call or return occured (Count)
system.switch_cpus17.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus17.exec_context.thread_0.numIdleCycles 103092054.797192                       # Number of idle cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.numBusyCycles 73175410.202808                       # Number of busy cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.notIdleFraction     0.415138                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus17.exec_context.thread_0.idleFraction     0.584862                       # Percentage of idle cycles (Ratio)
system.switch_cpus17.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus17.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus17.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus17.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus17.executeStats0.numStoreInsts      3849055                       # Number of stores executed (Count)
system.switch_cpus17.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus17.executeStats0.numFpAluAccesses      5886749                       # Number of float alu accesses (Count)
system.switch_cpus17.executeStats0.numFpRegReads     10811036                       # Number of times the floating registers were read (Count)
system.switch_cpus17.executeStats0.numFpRegWrites      5702351                       # Number of times the floating registers were written (Count)
system.switch_cpus17.executeStats0.numIntAluAccesses     13154258                       # Number of integer alu accesses (Count)
system.switch_cpus17.executeStats0.numIntRegReads     18084219                       # Number of times the integer registers were read (Count)
system.switch_cpus17.executeStats0.numIntRegWrites      9500320                       # Number of times the integer registers were written (Count)
system.switch_cpus17.executeStats0.numMemRefs      3849055                       # Number of memory refs (Count)
system.switch_cpus17.executeStats0.numMiscRegReads      6079099                       # Number of times the Misc registers were read (Count)
system.switch_cpus17.executeStats0.numMiscRegWrites         5548                       # Number of times the Misc registers were written (Count)
system.switch_cpus17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus17.fetchStats0.numInsts     10521980                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.numOps      18358798                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.fetchRate     0.059693                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus17.fetchStats0.numBranches       957298                       # Number of branches fetched (Count)
system.switch_cpus17.fetchStats0.branchRate     0.005431                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus17.mmu.dtb.rdAccesses       3036330                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrAccesses        919272                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.dtb.rdMisses          106296                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrMisses             286                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.itb.wrAccesses      14763576                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.itb.wrMisses             780                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.numTransitions          170                       # Number of power state transitions (Count)
system.switch_cpus17.power_state.ticksClkGated::samples           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::mean 610171688.247059                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::stdev 368385435.070567                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::min_value       748500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::max_value    994617500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::total           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::ON  36907643000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::CLK_GATED  51864593501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::OFF 20774802432000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus17.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus17.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus18.numCycles              176286077                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus18.cpi                    16.418670                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus18.ipc                     0.060906                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus18.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus18.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus18.commitStats0.numInsts     10736928                       # Number of instructions committed (thread level) (Count)
system.switch_cpus18.commitStats0.numOps     18777338                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus18.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus18.commitStats0.cpi       16.418670                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus18.commitStats0.ipc        0.060906                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus18.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus18.commitStats0.numFpInsts      5920077                       # Number of float instructions (Count)
system.switch_cpus18.commitStats0.numIntInsts     13541623                       # Number of integer instructions (Count)
system.switch_cpus18.commitStats0.numLoadInsts      2989553                       # Number of load instructions (Count)
system.switch_cpus18.commitStats0.numStoreInsts       943751                       # Number of store instructions (Count)
system.switch_cpus18.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus18.commitStats0.committedInstType::No_OpClass        49846      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntAlu      9617559     51.22%     51.48% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntMult         3671      0.02%     51.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntDiv         5032      0.03%     51.53% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatAdd       129242      0.69%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCmp            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCvt          576      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMult            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatDiv            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMisc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAdd        30880      0.16%     52.39% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.39% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAlu      2838456     15.12%     67.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCmp            0      0.00%     67.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCvt          120      0.00%     67.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMisc       655557      3.49%     70.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMult            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShift        30762      0.16%     71.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdDiv            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAdd       720240      3.84%     74.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCvt       667993      3.56%     78.55% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatDiv        10578      0.06%     78.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMult        83522      0.44%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAes            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::Matrix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixMov            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixOP            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemRead      2581865     13.75%     92.80% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemWrite       858952      4.57%     97.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemRead       407688      2.17%     99.55% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemWrite        84799      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::total     18777338                       # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedControl::IsControl       990744                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsDirectControl       865821                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsIndirectControl       124432                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCondControl       717913                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsUncondControl       272718                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCall       101593                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsReturn        99219                       # Class of control type instructions committed (Count)
system.switch_cpus18.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus18.exec_context.thread_0.numCallsReturns       200812                       # Number of times a function call or return occured (Count)
system.switch_cpus18.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus18.exec_context.thread_0.numIdleCycles 101220472.820844                       # Number of idle cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.numBusyCycles 75065604.179156                       # Number of busy cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.notIdleFraction     0.425817                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus18.exec_context.thread_0.idleFraction     0.574183                       # Percentage of idle cycles (Ratio)
system.switch_cpus18.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus18.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus18.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus18.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus18.executeStats0.numStoreInsts      3933304                       # Number of stores executed (Count)
system.switch_cpus18.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus18.executeStats0.numFpAluAccesses      5920077                       # Number of float alu accesses (Count)
system.switch_cpus18.executeStats0.numFpRegReads     10870826                       # Number of times the floating registers were read (Count)
system.switch_cpus18.executeStats0.numFpRegWrites      5734033                       # Number of times the floating registers were written (Count)
system.switch_cpus18.executeStats0.numIntAluAccesses     13541623                       # Number of integer alu accesses (Count)
system.switch_cpus18.executeStats0.numIntRegReads     18623947                       # Number of times the integer registers were read (Count)
system.switch_cpus18.executeStats0.numIntRegWrites      9799888                       # Number of times the integer registers were written (Count)
system.switch_cpus18.executeStats0.numMemRefs      3933304                       # Number of memory refs (Count)
system.switch_cpus18.executeStats0.numMiscRegReads      6230661                       # Number of times the Misc registers were read (Count)
system.switch_cpus18.executeStats0.numMiscRegWrites         6981                       # Number of times the Misc registers were written (Count)
system.switch_cpus18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus18.fetchStats0.numInsts     10736928                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.numOps      18777338                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.fetchRate     0.060906                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus18.fetchStats0.numBranches       990744                       # Number of branches fetched (Count)
system.switch_cpus18.fetchStats0.branchRate     0.005620                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus18.mmu.dtb.rdAccesses       3095863                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrAccesses        944020                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.dtb.rdMisses          106309                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrMisses             307                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.itb.wrAccesses      15058869                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.itb.wrMisses             816                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.numTransitions          172                       # Number of power state transitions (Count)
system.switch_cpus18.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::mean 591991412.802326                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::stdev 375121391.285202                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::min_value      1215000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::max_value    994589500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::ON  37857007000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::CLK_GATED  50911261501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::OFF 20774806400000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus18.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus18.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus19.numCycles              176293884                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus19.cpi                    16.703563                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus19.ipc                     0.059867                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus19.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus19.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus19.commitStats0.numInsts     10554268                       # Number of instructions committed (thread level) (Count)
system.switch_cpus19.commitStats0.numOps     18431842                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus19.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus19.commitStats0.cpi       16.703563                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus19.commitStats0.ipc        0.059867                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus19.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus19.commitStats0.numFpInsts      5851009                       # Number of float instructions (Count)
system.switch_cpus19.commitStats0.numIntInsts     13248240                       # Number of integer instructions (Count)
system.switch_cpus19.commitStats0.numLoadInsts      2936311                       # Number of load instructions (Count)
system.switch_cpus19.commitStats0.numStoreInsts       922408                       # Number of store instructions (Count)
system.switch_cpus19.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus19.commitStats0.committedInstType::No_OpClass        49569      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntAlu      9409116     51.05%     51.32% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntMult         2590      0.01%     51.33% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntDiv         4920      0.03%     51.36% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatAdd       128475      0.70%     52.05% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCmp            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCvt          544      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMult            0      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatDiv            0      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMisc            0      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAdd        30230      0.16%     52.22% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAlu      2803256     15.21%     67.43% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCmp            0      0.00%     67.43% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCvt           64      0.00%     67.43% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMisc       647575      3.51%     70.94% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShift        30138      0.16%     71.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdDiv            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAdd       712846      3.87%     74.98% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCvt       659959      3.58%     78.56% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatDiv        10514      0.06%     78.61% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMult        83327      0.45%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAes            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::Matrix            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixMov            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixOP            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemRead      2531927     13.74%     92.80% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemWrite       838769      4.55%     97.35% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemRead       404384      2.19%     99.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemWrite        83639      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::total     18431842                       # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedControl::IsControl       981344                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsDirectControl       860505                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsIndirectControl       120372                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCondControl       701839                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsUncondControl       279406                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCall        97699                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsReturn        95453                       # Class of control type instructions committed (Count)
system.switch_cpus19.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus19.exec_context.thread_0.numCallsReturns       193152                       # Number of times a function call or return occured (Count)
system.switch_cpus19.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus19.exec_context.thread_0.numIdleCycles 102139582.853273                       # Number of idle cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.numBusyCycles 74154301.146727                       # Number of busy cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.notIdleFraction     0.420629                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus19.exec_context.thread_0.idleFraction     0.579371                       # Percentage of idle cycles (Ratio)
system.switch_cpus19.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus19.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus19.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus19.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus19.executeStats0.numStoreInsts      3858719                       # Number of stores executed (Count)
system.switch_cpus19.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus19.executeStats0.numFpAluAccesses      5851009                       # Number of float alu accesses (Count)
system.switch_cpus19.executeStats0.numFpRegReads     10741647                       # Number of times the floating registers were read (Count)
system.switch_cpus19.executeStats0.numFpRegWrites      5667189                       # Number of times the floating registers were written (Count)
system.switch_cpus19.executeStats0.numIntAluAccesses     13248240                       # Number of integer alu accesses (Count)
system.switch_cpus19.executeStats0.numIntRegReads     18175412                       # Number of times the integer registers were read (Count)
system.switch_cpus19.executeStats0.numIntRegWrites      9561580                       # Number of times the integer registers were written (Count)
system.switch_cpus19.executeStats0.numMemRefs      3858719                       # Number of memory refs (Count)
system.switch_cpus19.executeStats0.numMiscRegReads      6133818                       # Number of times the Misc registers were read (Count)
system.switch_cpus19.executeStats0.numMiscRegWrites         5838                       # Number of times the Misc registers were written (Count)
system.switch_cpus19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus19.fetchStats0.numInsts     10554268                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.numOps      18431842                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.fetchRate     0.059867                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus19.fetchStats0.numBranches       981344                       # Number of branches fetched (Count)
system.switch_cpus19.fetchStats0.branchRate     0.005567                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus19.mmu.dtb.rdAccesses       3042353                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrAccesses        922682                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.dtb.rdMisses          106039                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrMisses             313                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.itb.wrAccesses      14793675                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.itb.wrMisses             848                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.numTransitions          165                       # Number of power state transitions (Count)
system.switch_cpus19.power_state.ticksClkGated::samples           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::mean 620586102.421687                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::stdev 360409892.858188                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::min_value     48918500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::max_value    994329500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::total           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::ON  37196579500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::CLK_GATED  51508646501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::OFF 20774869442500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus19.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus19.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               176167515                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                     16.827038                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.059428                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numInsts     10469312                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps      18310092                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi        16.827038                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.059428                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts      5812520                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts     13167993                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts      2914716                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts       928031                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass        49635      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu      9343545     51.03%     51.30% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult         2651      0.01%     51.32% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv         6773      0.04%     51.35% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd       127764      0.70%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt          544      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd        30880      0.17%     52.22% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu      2782166     15.19%     67.42% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     67.42% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt          122      0.00%     67.42% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc       641170      3.50%     70.92% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift        30786      0.17%     71.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd       704772      3.85%     74.94% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt       653739      3.57%     78.51% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv        10554      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult        82244      0.45%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead      2509219     13.70%     92.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite       843428      4.61%     97.32% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead       405497      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite        84603      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total     18310092                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl       968953                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl       847456                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl       121047                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl       696583                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl       272270                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall        98111                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn        95929                       # Class of control type instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns       194040                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 106432092.040636                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles 69735422.959364                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.395847                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.604153                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts      3842747                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpAluAccesses      5812520                       # Number of float alu accesses (Count)
system.switch_cpus2.executeStats0.numFpRegReads     10660907                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites      5627339                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntAluAccesses     13167993                       # Number of integer alu accesses (Count)
system.switch_cpus2.executeStats0.numIntRegReads     18119247                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites      9513959                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs      3842747                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads      6080897                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites         5596                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts     10469312                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps       18310092                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.059428                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches       968953                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.005500                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses        3019488                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses         928251                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses           104771                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses              257                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses       14682534                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses              793                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          174                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 616431356.333333                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 374750264.383835                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      6880000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    995017500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  35192564500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  53629528001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 20774752576000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus20.numCycles              177808816                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus20.cpi                    68.448083                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus20.ipc                     0.014610                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus20.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus20.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus20.commitStats0.numInsts      2597718                       # Number of instructions committed (thread level) (Count)
system.switch_cpus20.commitStats0.numOps      4989120                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus20.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus20.commitStats0.cpi       68.448083                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus20.commitStats0.ipc        0.014610                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus20.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus20.commitStats0.numFpInsts        81054                       # Number of float instructions (Count)
system.switch_cpus20.commitStats0.numIntInsts      4732953                       # Number of integer instructions (Count)
system.switch_cpus20.commitStats0.numLoadInsts       528615                       # Number of load instructions (Count)
system.switch_cpus20.commitStats0.numStoreInsts      1186573                       # Number of store instructions (Count)
system.switch_cpus20.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus20.commitStats0.committedInstType::No_OpClass         6889      0.14%      0.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntAlu      3183060     63.80%     63.94% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntMult         8889      0.18%     64.12% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntDiv        13149      0.26%     64.38% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatAdd          905      0.02%     64.40% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCmp            0      0.00%     64.40% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCvt         1040      0.02%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMult            0      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatDiv            0      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMisc            0      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAdd           58      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.42% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAlu        34139      0.68%     65.10% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCmp            0      0.00%     65.10% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCvt          124      0.00%     65.11% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMisc         8634      0.17%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMult            0      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShift           17      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdDiv            0      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAdd         8919      0.18%     65.46% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.46% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.46% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCvt         8108      0.16%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMult            1      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAes            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::Matrix            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixMov            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixOP            0      0.00%     65.62% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemRead       526900     10.56%     76.18% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemWrite      1182223     23.70%     99.88% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemRead         1715      0.03%     99.91% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemWrite         4350      0.09%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::total      4989120                       # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedControl::IsControl       552121                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsDirectControl       511438                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsIndirectControl        40012                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCondControl       438647                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsUncondControl       113340                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCall        41525                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsReturn        38941                       # Class of control type instructions committed (Count)
system.switch_cpus20.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus20.exec_context.thread_0.numCallsReturns        80466                       # Number of times a function call or return occured (Count)
system.switch_cpus20.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus20.exec_context.thread_0.numIdleCycles 128516288.105997                       # Number of idle cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.numBusyCycles 49292527.894003                       # Number of busy cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.notIdleFraction     0.277222                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus20.exec_context.thread_0.idleFraction     0.722778                       # Percentage of idle cycles (Ratio)
system.switch_cpus20.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus20.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus20.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus20.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus20.executeStats0.numStoreInsts      1715188                       # Number of stores executed (Count)
system.switch_cpus20.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus20.executeStats0.numFpAluAccesses        81054                       # Number of float alu accesses (Count)
system.switch_cpus20.executeStats0.numFpRegReads       152474                       # Number of times the floating registers were read (Count)
system.switch_cpus20.executeStats0.numFpRegWrites        75598                       # Number of times the floating registers were written (Count)
system.switch_cpus20.executeStats0.numIntAluAccesses      4732953                       # Number of integer alu accesses (Count)
system.switch_cpus20.executeStats0.numIntRegReads      6810991                       # Number of times the integer registers were read (Count)
system.switch_cpus20.executeStats0.numIntRegWrites      2936969                       # Number of times the integer registers were written (Count)
system.switch_cpus20.executeStats0.numMemRefs      1715188                       # Number of memory refs (Count)
system.switch_cpus20.executeStats0.numMiscRegReads      2565990                       # Number of times the Misc registers were read (Count)
system.switch_cpus20.executeStats0.numMiscRegWrites         9589                       # Number of times the Misc registers were written (Count)
system.switch_cpus20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus20.fetchStats0.numInsts      2597719                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.numOps       4989121                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.fetchRate     0.014610                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus20.fetchStats0.numBranches       552121                       # Number of branches fetched (Count)
system.switch_cpus20.fetchStats0.branchRate     0.003105                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus20.mmu.dtb.rdAccesses        539084                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrAccesses       1187282                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.dtb.rdMisses           10444                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrMisses             789                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.itb.wrAccesses       3522445                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.itb.wrMisses             852                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.numTransitions          215                       # Number of power state transitions (Count)
system.switch_cpus20.power_state.ticksClkGated::samples          107                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::mean 599810079.439252                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::stdev 478754254.098199                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::1000-5e+10          107    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::min_value       784500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::max_value    994137500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::total          107                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::ON  24646264501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::CLK_GATED  64179678500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::OFF 20774748725500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus20.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus20.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus21.numCycles              176296157                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus21.cpi                    16.777949                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus21.ipc                     0.059602                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus21.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus21.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus21.commitStats0.numInsts     10507611                       # Number of instructions committed (thread level) (Count)
system.switch_cpus21.commitStats0.numOps     18342938                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus21.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus21.commitStats0.cpi       16.777949                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus21.commitStats0.ipc        0.059602                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus21.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus21.commitStats0.numFpInsts      5834633                       # Number of float instructions (Count)
system.switch_cpus21.commitStats0.numIntInsts     13177500                       # Number of integer instructions (Count)
system.switch_cpus21.commitStats0.numLoadInsts      2921552                       # Number of load instructions (Count)
system.switch_cpus21.commitStats0.numStoreInsts       919040                       # Number of store instructions (Count)
system.switch_cpus21.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus21.commitStats0.committedInstType::No_OpClass        49281      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntAlu      9357230     51.01%     51.28% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntMult         2543      0.01%     51.30% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntDiv         4717      0.03%     51.32% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatAdd       128796      0.70%     52.02% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCmp            0      0.00%     52.02% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCvt          528      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMult            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatDiv            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMisc            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAdd        30230      0.16%     52.19% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAlu      2792092     15.22%     67.41% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCmp            0      0.00%     67.41% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCvt           64      0.00%     67.41% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMisc       644989      3.52%     70.93% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMult            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShift        30144      0.16%     71.09% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdDiv            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAdd       710079      3.87%     74.96% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCvt       657435      3.58%     78.55% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatDiv        10604      0.06%     78.61% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMult        83614      0.46%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAes            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::Matrix            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixMov            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixOP            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemRead      2516281     13.72%     92.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemWrite       835188      4.55%     97.33% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemRead       405271      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemWrite        83852      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::total     18342938                       # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedControl::IsControl       974260                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsDirectControl       853591                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsIndirectControl       120213                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCondControl       695870                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsUncondControl       278288                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCall        97274                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsReturn        95104                       # Class of control type instructions committed (Count)
system.switch_cpus21.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus21.exec_context.thread_0.numCallsReturns       192378                       # Number of times a function call or return occured (Count)
system.switch_cpus21.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus21.exec_context.thread_0.numIdleCycles 100912988.534519                       # Number of idle cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.numBusyCycles 75383168.465481                       # Number of busy cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.notIdleFraction     0.427594                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus21.exec_context.thread_0.idleFraction     0.572406                       # Percentage of idle cycles (Ratio)
system.switch_cpus21.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus21.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus21.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus21.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus21.executeStats0.numStoreInsts      3840592                       # Number of stores executed (Count)
system.switch_cpus21.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus21.executeStats0.numFpAluAccesses      5834633                       # Number of float alu accesses (Count)
system.switch_cpus21.executeStats0.numFpRegReads     10706478                       # Number of times the floating registers were read (Count)
system.switch_cpus21.executeStats0.numFpRegWrites      5649993                       # Number of times the floating registers were written (Count)
system.switch_cpus21.executeStats0.numIntAluAccesses     13177500                       # Number of integer alu accesses (Count)
system.switch_cpus21.executeStats0.numIntRegReads     18081420                       # Number of times the integer registers were read (Count)
system.switch_cpus21.executeStats0.numIntRegWrites      9509043                       # Number of times the integer registers were written (Count)
system.switch_cpus21.executeStats0.numMemRefs      3840592                       # Number of memory refs (Count)
system.switch_cpus21.executeStats0.numMiscRegReads      6102206                       # Number of times the Misc registers were read (Count)
system.switch_cpus21.executeStats0.numMiscRegWrites         5581                       # Number of times the Misc registers were written (Count)
system.switch_cpus21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus21.fetchStats0.numInsts     10507611                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.numOps      18342938                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.fetchRate     0.059602                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus21.fetchStats0.numBranches       974260                       # Number of branches fetched (Count)
system.switch_cpus21.fetchStats0.branchRate     0.005526                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus21.mmu.dtb.rdAccesses       3026801                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrAccesses        919288                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.dtb.rdMisses          105248                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrMisses             284                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.itb.wrAccesses      14731581                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.itb.wrMisses             776                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.numTransitions          172                       # Number of power state transitions (Count)
system.switch_cpus21.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::mean 590041319.779070                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::stdev 379960037.689895                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::min_value      4879000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::max_value    994096000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::ON  38014987000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::CLK_GATED  50743553501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::OFF 20774816128000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus21.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus21.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus22.numCycles              176302291                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus22.cpi                    16.356985                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus22.ipc                     0.061136                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus22.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus22.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus22.commitStats0.numInsts     10778410                       # Number of instructions committed (thread level) (Count)
system.switch_cpus22.commitStats0.numOps     18819660                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus22.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus22.commitStats0.cpi       16.356985                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus22.commitStats0.ipc        0.061136                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus22.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus22.commitStats0.numFpInsts      6014349                       # Number of float instructions (Count)
system.switch_cpus22.commitStats0.numIntInsts     13506300                       # Number of integer instructions (Count)
system.switch_cpus22.commitStats0.numLoadInsts      3001119                       # Number of load instructions (Count)
system.switch_cpus22.commitStats0.numStoreInsts       946824                       # Number of store instructions (Count)
system.switch_cpus22.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus22.commitStats0.committedInstType::No_OpClass        50986      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntAlu      9568436     50.84%     51.11% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntMult         3397      0.02%     51.13% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntDiv         5134      0.03%     51.16% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatAdd       132744      0.71%     51.86% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCmp            0      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCvt          592      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMult            0      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatDiv            0      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMisc            0      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAdd        31554      0.17%     52.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAlu      2876379     15.28%     67.32% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCmp            0      0.00%     67.32% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCvt          224      0.00%     67.32% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMisc       664271      3.53%     70.85% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMult            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShift        31387      0.17%     71.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdDiv            0      0.00%     71.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAdd       732176      3.89%     74.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCvt       676670      3.60%     78.50% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatDiv        10831      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMult        86936      0.46%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAes            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::Matrix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixMov            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixOP            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemRead      2583074     13.73%     92.75% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemWrite       860311      4.57%     97.32% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemRead       418045      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemWrite        86513      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::total     18819660                       # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedControl::IsControl       983250                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsDirectControl       859137                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsIndirectControl       123656                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCondControl       708236                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsUncondControl       274911                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCall       100258                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsReturn        98000                       # Class of control type instructions committed (Count)
system.switch_cpus22.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus22.exec_context.thread_0.numCallsReturns       198258                       # Number of times a function call or return occured (Count)
system.switch_cpus22.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus22.exec_context.thread_0.numIdleCycles 98894280.830690                       # Number of idle cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.numBusyCycles 77408010.169310                       # Number of busy cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.notIdleFraction     0.439064                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus22.exec_context.thread_0.idleFraction     0.560936                       # Percentage of idle cycles (Ratio)
system.switch_cpus22.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus22.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus22.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus22.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus22.executeStats0.numStoreInsts      3947943                       # Number of stores executed (Count)
system.switch_cpus22.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus22.executeStats0.numFpAluAccesses      6014349                       # Number of float alu accesses (Count)
system.switch_cpus22.executeStats0.numFpRegReads     11037685                       # Number of times the floating registers were read (Count)
system.switch_cpus22.executeStats0.numFpRegWrites      5824301                       # Number of times the floating registers were written (Count)
system.switch_cpus22.executeStats0.numIntAluAccesses     13506300                       # Number of integer alu accesses (Count)
system.switch_cpus22.executeStats0.numIntRegReads     18577023                       # Number of times the integer registers were read (Count)
system.switch_cpus22.executeStats0.numIntRegWrites      9759366                       # Number of times the integer registers were written (Count)
system.switch_cpus22.executeStats0.numMemRefs      3947943                       # Number of memory refs (Count)
system.switch_cpus22.executeStats0.numMiscRegReads      6234874                       # Number of times the Misc registers were read (Count)
system.switch_cpus22.executeStats0.numMiscRegWrites         5768                       # Number of times the Misc registers were written (Count)
system.switch_cpus22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus22.fetchStats0.numInsts     10778410                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.numOps      18819660                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.fetchRate     0.061136                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus22.fetchStats0.numBranches       983250                       # Number of branches fetched (Count)
system.switch_cpus22.fetchStats0.branchRate     0.005577                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus22.mmu.dtb.rdAccesses       3109544                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrAccesses        947106                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.dtb.rdMisses          108427                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrMisses             319                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.itb.wrAccesses      15119433                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.itb.wrMisses             834                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.numTransitions          161                       # Number of power state transitions (Count)
system.switch_cpus22.power_state.ticksClkGated::samples           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::mean 615674981.493827                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::stdev 361453950.889207                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::min_value     11238000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::max_value    994335500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::total           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::ON  38923583500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::CLK_GATED  49869673501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::OFF 20774781411500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus22.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus22.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus23.numCycles              176308836                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus23.cpi                    16.851954                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus23.ipc                     0.059340                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus23.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus23.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus23.commitStats0.numInsts     10462219                       # Number of instructions committed (thread level) (Count)
system.switch_cpus23.commitStats0.numOps     18259442                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus23.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus23.commitStats0.cpi       16.851954                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus23.commitStats0.ipc        0.059340                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus23.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus23.commitStats0.numFpInsts      5838803                       # Number of float instructions (Count)
system.switch_cpus23.commitStats0.numIntInsts     13098007                       # Number of integer instructions (Count)
system.switch_cpus23.commitStats0.numLoadInsts      2912093                       # Number of load instructions (Count)
system.switch_cpus23.commitStats0.numStoreInsts       917218                       # Number of store instructions (Count)
system.switch_cpus23.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus23.commitStats0.committedInstType::No_OpClass        49338      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntAlu      9280066     50.82%     51.09% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntMult         2567      0.01%     51.11% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntDiv         4819      0.03%     51.13% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatAdd       128552      0.70%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCmp            0      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCvt          512      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMult            0      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatDiv            0      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMisc            0      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.84% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAdd        30230      0.17%     52.01% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.01% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAlu      2795448     15.31%     67.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCmp            0      0.00%     67.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCvt           64      0.00%     67.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMisc       645752      3.54%     70.85% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMult            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShift        30132      0.17%     71.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdDiv            0      0.00%     71.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAdd       710556      3.89%     74.91% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCvt       658207      3.60%     78.51% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatDiv        10564      0.06%     78.57% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.57% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMult        83324      0.46%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAes            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::Matrix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixMov            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixOP            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemRead      2507326     13.73%     92.76% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemWrite       833370      4.56%     97.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemRead       404767      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemWrite        83848      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::total     18259442                       # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedControl::IsControl       956472                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsDirectControl       836314                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsIndirectControl       119710                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCondControl       686890                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsUncondControl       269484                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCall        96797                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsReturn        94627                       # Class of control type instructions committed (Count)
system.switch_cpus23.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus23.exec_context.thread_0.numCallsReturns       191424                       # Number of times a function call or return occured (Count)
system.switch_cpus23.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus23.exec_context.thread_0.numIdleCycles 99341380.596564                       # Number of idle cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.numBusyCycles 76967455.403436                       # Number of busy cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.notIdleFraction     0.436549                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus23.exec_context.thread_0.idleFraction     0.563451                       # Percentage of idle cycles (Ratio)
system.switch_cpus23.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus23.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus23.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus23.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus23.executeStats0.numStoreInsts      3829311                       # Number of stores executed (Count)
system.switch_cpus23.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus23.executeStats0.numFpAluAccesses      5838803                       # Number of float alu accesses (Count)
system.switch_cpus23.executeStats0.numFpRegReads     10715718                       # Number of times the floating registers were read (Count)
system.switch_cpus23.executeStats0.numFpRegWrites      5654248                       # Number of times the floating registers were written (Count)
system.switch_cpus23.executeStats0.numIntAluAccesses     13098007                       # Number of integer alu accesses (Count)
system.switch_cpus23.executeStats0.numIntRegReads     18002429                       # Number of times the integer registers were read (Count)
system.switch_cpus23.executeStats0.numIntRegWrites      9458026                       # Number of times the integer registers were written (Count)
system.switch_cpus23.executeStats0.numMemRefs      3829311                       # Number of memory refs (Count)
system.switch_cpus23.executeStats0.numMiscRegReads      6055708                       # Number of times the Misc registers were read (Count)
system.switch_cpus23.executeStats0.numMiscRegWrites         5509                       # Number of times the Misc registers were written (Count)
system.switch_cpus23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus23.fetchStats0.numInsts     10462219                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.numOps      18259442                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.fetchRate     0.059340                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus23.fetchStats0.numBranches       956472                       # Number of branches fetched (Count)
system.switch_cpus23.fetchStats0.branchRate     0.005425                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus23.mmu.dtb.rdAccesses       3017758                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrAccesses        917473                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.dtb.rdMisses          105664                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrMisses             290                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.itb.wrAccesses      14675939                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.itb.wrMisses             799                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.numTransitions          162                       # Number of power state transitions (Count)
system.switch_cpus23.power_state.ticksClkGated::samples           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::mean 616551660.506173                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::stdev 367867752.746738                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::min_value      2041500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::max_value    994387500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::total           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::ON  38811136000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::CLK_GATED  49940684501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::OFF 20774822848000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus23.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus23.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus24.numCycles              176316581                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus24.cpi                    16.369806                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus24.ipc                     0.061088                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus24.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus24.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus24.commitStats0.numInsts     10770841                       # Number of instructions committed (thread level) (Count)
system.switch_cpus24.commitStats0.numOps     18813137                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus24.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus24.commitStats0.cpi       16.369806                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus24.commitStats0.ipc        0.061088                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus24.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus24.commitStats0.numFpInsts      5980542                       # Number of float instructions (Count)
system.switch_cpus24.commitStats0.numIntInsts     13526291                       # Number of integer instructions (Count)
system.switch_cpus24.commitStats0.numLoadInsts      2995983                       # Number of load instructions (Count)
system.switch_cpus24.commitStats0.numStoreInsts       952435                       # Number of store instructions (Count)
system.switch_cpus24.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus24.commitStats0.committedInstType::No_OpClass        50723      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntAlu      9597884     51.02%     51.29% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntMult         3293      0.02%     51.30% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntDiv         4811      0.03%     51.33% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatAdd       132788      0.71%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCmp            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCvt          560      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMult            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatDiv            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMisc            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAdd        31848      0.17%     52.21% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.21% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAlu      2855893     15.18%     67.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCvt          128      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMisc       658905      3.50%     70.89% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMult            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShift        31565      0.17%     71.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdDiv            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAdd       726999      3.86%     74.92% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCvt       671487      3.57%     78.49% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatDiv        10897      0.06%     78.55% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMult        86938      0.46%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemRead      2577017     13.70%     92.71% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemWrite       865580      4.60%     97.31% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemRead       418966      2.23%     99.54% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemWrite        86855      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::total     18813137                       # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedControl::IsControl       992151                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsDirectControl       867377                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsIndirectControl       124305                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCondControl       710870                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsUncondControl       281184                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCall       100888                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsReturn        98538                       # Class of control type instructions committed (Count)
system.switch_cpus24.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus24.exec_context.thread_0.numCallsReturns       199426                       # Number of times a function call or return occured (Count)
system.switch_cpus24.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus24.exec_context.thread_0.numIdleCycles 95642613.628474                       # Number of idle cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.numBusyCycles 80673967.371526                       # Number of busy cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.notIdleFraction     0.457552                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus24.exec_context.thread_0.idleFraction     0.542448                       # Percentage of idle cycles (Ratio)
system.switch_cpus24.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus24.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus24.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus24.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus24.executeStats0.numStoreInsts      3948418                       # Number of stores executed (Count)
system.switch_cpus24.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus24.executeStats0.numFpAluAccesses      5980542                       # Number of float alu accesses (Count)
system.switch_cpus24.executeStats0.numFpRegReads     10968314                       # Number of times the floating registers were read (Count)
system.switch_cpus24.executeStats0.numFpRegWrites      5789921                       # Number of times the floating registers were written (Count)
system.switch_cpus24.executeStats0.numIntAluAccesses     13526291                       # Number of integer alu accesses (Count)
system.switch_cpus24.executeStats0.numIntRegReads     18595088                       # Number of times the integer registers were read (Count)
system.switch_cpus24.executeStats0.numIntRegWrites      9769168                       # Number of times the integer registers were written (Count)
system.switch_cpus24.executeStats0.numMemRefs      3948418                       # Number of memory refs (Count)
system.switch_cpus24.executeStats0.numMiscRegReads      6253367                       # Number of times the Misc registers were read (Count)
system.switch_cpus24.executeStats0.numMiscRegWrites         5982                       # Number of times the Misc registers were written (Count)
system.switch_cpus24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus24.fetchStats0.numInsts     10770841                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.numOps      18813137                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.fetchRate     0.061088                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus24.fetchStats0.numBranches       992151                       # Number of branches fetched (Count)
system.switch_cpus24.fetchStats0.branchRate     0.005627                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus24.mmu.dtb.rdAccesses       3103843                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrAccesses        952749                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.dtb.rdMisses          107858                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrMisses             354                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.itb.wrAccesses      15102972                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.itb.wrMisses             875                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.numTransitions          157                       # Number of power state transitions (Count)
system.switch_cpus24.power_state.ticksClkGated::samples           79                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::mean 610456177.227848                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::stdev 366206413.065018                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::min_value      1285500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::max_value    994236000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::total           79                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::ON  40619306000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::CLK_GATED  48226038001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::OFF 20774729324500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus24.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus24.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus25.numCycles              176304684                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus25.cpi                    16.773901                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus25.ipc                     0.059616                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus25.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus25.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus25.commitStats0.numInsts     10510655                       # Number of instructions committed (thread level) (Count)
system.switch_cpus25.commitStats0.numOps     18343765                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus25.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus25.commitStats0.cpi       16.773901                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus25.commitStats0.ipc        0.059616                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus25.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus25.commitStats0.numFpInsts      5852114                       # Number of float instructions (Count)
system.switch_cpus25.commitStats0.numIntInsts     13166315                       # Number of integer instructions (Count)
system.switch_cpus25.commitStats0.numLoadInsts      2922573                       # Number of load instructions (Count)
system.switch_cpus25.commitStats0.numStoreInsts       918628                       # Number of store instructions (Count)
system.switch_cpus25.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus25.commitStats0.committedInstType::No_OpClass        49318      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntAlu      9342701     50.93%     51.20% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntMult         2602      0.01%     51.21% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntDiv         4629      0.03%     51.24% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatAdd       128106      0.70%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCmp            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCvt          544      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMult            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatDiv            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMisc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAdd        30880      0.17%     52.11% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.11% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAlu      2803653     15.28%     67.39% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCvt          120      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMisc       646607      3.52%     70.92% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShift        30777      0.17%     71.09% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdDiv            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAdd       710384      3.87%     74.96% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCvt       659187      3.59%     78.55% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatDiv        10574      0.06%     78.61% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMult        82482      0.45%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAes            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::Matrix            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixMov            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixOP            0      0.00%     79.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemRead      2516511     13.72%     92.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemWrite       833973      4.55%     97.32% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemRead       406062      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemWrite        84655      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::total     18343765                       # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedControl::IsControl       969223                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsDirectControl       849086                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsIndirectControl       119684                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCondControl       693704                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsUncondControl       275420                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCall        96770                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsReturn        94524                       # Class of control type instructions committed (Count)
system.switch_cpus25.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus25.exec_context.thread_0.numCallsReturns       191294                       # Number of times a function call or return occured (Count)
system.switch_cpus25.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus25.exec_context.thread_0.numIdleCycles 97279431.620384                       # Number of idle cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.numBusyCycles 79025252.379616                       # Number of busy cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.notIdleFraction     0.448231                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus25.exec_context.thread_0.idleFraction     0.551769                       # Percentage of idle cycles (Ratio)
system.switch_cpus25.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus25.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus25.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus25.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus25.executeStats0.numStoreInsts      3841201                       # Number of stores executed (Count)
system.switch_cpus25.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus25.executeStats0.numFpAluAccesses      5852114                       # Number of float alu accesses (Count)
system.switch_cpus25.executeStats0.numFpRegReads     10738650                       # Number of times the floating registers were read (Count)
system.switch_cpus25.executeStats0.numFpRegWrites      5666690                       # Number of times the floating registers were written (Count)
system.switch_cpus25.executeStats0.numIntAluAccesses     13166315                       # Number of integer alu accesses (Count)
system.switch_cpus25.executeStats0.numIntRegReads     18073491                       # Number of times the integer registers were read (Count)
system.switch_cpus25.executeStats0.numIntRegWrites      9500679                       # Number of times the integer registers were written (Count)
system.switch_cpus25.executeStats0.numMemRefs      3841201                       # Number of memory refs (Count)
system.switch_cpus25.executeStats0.numMiscRegReads      6094334                       # Number of times the Misc registers were read (Count)
system.switch_cpus25.executeStats0.numMiscRegWrites         5578                       # Number of times the Misc registers were written (Count)
system.switch_cpus25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus25.fetchStats0.numInsts     10510655                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.numOps      18343765                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.fetchRate     0.059616                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus25.fetchStats0.numBranches       969223                       # Number of branches fetched (Count)
system.switch_cpus25.fetchStats0.branchRate     0.005497                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus25.mmu.dtb.rdAccesses       3028216                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrAccesses        918891                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.dtb.rdMisses          105642                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrMisses             299                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.itb.wrAccesses      14738293                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.itb.wrMisses             828                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.numTransitions          147                       # Number of power state transitions (Count)
system.switch_cpus25.power_state.ticksClkGated::samples           74                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::mean 662901128.391892                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::stdev 337755918.100313                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::min_value       180000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::max_value    993748500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::total           74                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::ON  39788367000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::CLK_GATED  49054683501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::OFF 20774731618000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus25.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus25.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus26.numCycles              176265599                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus26.cpi                    16.762525                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus26.ipc                     0.059657                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus26.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus26.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus26.commitStats0.numInsts     10515456                       # Number of instructions committed (thread level) (Count)
system.switch_cpus26.commitStats0.numOps     18357949                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus26.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus26.commitStats0.cpi       16.762525                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus26.commitStats0.ipc        0.059657                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus26.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus26.commitStats0.numFpInsts      5856092                       # Number of float instructions (Count)
system.switch_cpus26.commitStats0.numIntInsts     13177352                       # Number of integer instructions (Count)
system.switch_cpus26.commitStats0.numLoadInsts      2925923                       # Number of load instructions (Count)
system.switch_cpus26.commitStats0.numStoreInsts       920508                       # Number of store instructions (Count)
system.switch_cpus26.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus26.commitStats0.committedInstType::No_OpClass        49530      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntAlu      9344515     50.90%     51.17% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntMult         2649      0.01%     51.19% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntDiv         5187      0.03%     51.21% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatAdd       128915      0.70%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCmp            0      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCvt          560      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMult            0      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatDiv            0      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMisc            0      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.92% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAdd        30230      0.16%     52.08% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAlu      2804020     15.27%     67.36% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCmp            0      0.00%     67.36% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCvt           64      0.00%     67.36% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMisc       647960      3.53%     70.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMult            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShift        30138      0.16%     71.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdDiv            0      0.00%     71.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAdd       713165      3.88%     74.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCvt       660363      3.60%     78.53% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatDiv        10550      0.06%     78.59% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMult        83672      0.46%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAes            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::Matrix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixMov            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixOP            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemRead      2520738     13.73%     92.78% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemWrite       836579      4.56%     97.34% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemRead       405185      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemWrite        83929      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::total     18357949                       # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedControl::IsControl       966958                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsDirectControl       846503                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsIndirectControl       120003                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCondControl       693151                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsUncondControl       273717                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCall        97311                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsReturn        94937                       # Class of control type instructions committed (Count)
system.switch_cpus26.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus26.exec_context.thread_0.numCallsReturns       192248                       # Number of times a function call or return occured (Count)
system.switch_cpus26.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus26.exec_context.thread_0.numIdleCycles 94919286.206994                       # Number of idle cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.numBusyCycles 81346312.793006                       # Number of busy cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.notIdleFraction     0.461499                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus26.exec_context.thread_0.idleFraction     0.538501                       # Percentage of idle cycles (Ratio)
system.switch_cpus26.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus26.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus26.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus26.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus26.executeStats0.numStoreInsts      3846431                       # Number of stores executed (Count)
system.switch_cpus26.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus26.executeStats0.numFpAluAccesses      5856092                       # Number of float alu accesses (Count)
system.switch_cpus26.executeStats0.numFpRegReads     10749340                       # Number of times the floating registers were read (Count)
system.switch_cpus26.executeStats0.numFpRegWrites      5671337                       # Number of times the floating registers were written (Count)
system.switch_cpus26.executeStats0.numIntAluAccesses     13177352                       # Number of integer alu accesses (Count)
system.switch_cpus26.executeStats0.numIntRegReads     18101406                       # Number of times the integer registers were read (Count)
system.switch_cpus26.executeStats0.numIntRegWrites      9518601                       # Number of times the integer registers were written (Count)
system.switch_cpus26.executeStats0.numMemRefs      3846431                       # Number of memory refs (Count)
system.switch_cpus26.executeStats0.numMiscRegReads      6094456                       # Number of times the Misc registers were read (Count)
system.switch_cpus26.executeStats0.numMiscRegWrites         5760                       # Number of times the Misc registers were written (Count)
system.switch_cpus26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus26.fetchStats0.numInsts     10515456                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.numOps      18357949                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.fetchRate     0.059657                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus26.fetchStats0.numBranches       966958                       # Number of branches fetched (Count)
system.switch_cpus26.fetchStats0.branchRate     0.005486                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus26.mmu.dtb.rdAccesses       3032432                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrAccesses        920798                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.dtb.rdMisses          106508                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrMisses             328                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.itb.wrAccesses      14747452                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.itb.wrMisses             914                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.numTransitions          144                       # Number of power state transitions (Count)
system.switch_cpus26.power_state.ticksClkGated::samples           72                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::mean 663144986.125000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::stdev 336490388.453284                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::1000-5e+10           72    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::min_value      6051500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::max_value    993888500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::total           72                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::ON  41029253500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::CLK_GATED  47746439001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::OFF 20774798976000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus26.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus26.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               176172004                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                     13.639166                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.073318                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts     12916626                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps      22683675                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi        13.639166                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.073318                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts      7103270                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts     16388591                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts      3610606                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts      1161601                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass        61468      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu     11629263     51.27%     51.54% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult         3558      0.02%     51.55% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv        17104      0.08%     51.63% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd       153753      0.68%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt          592      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.31% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd        37156      0.16%     52.47% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.47% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu      3413590     15.05%     67.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt          232      0.00%     67.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc       787259      3.47%     70.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift        37033      0.16%     71.16% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd       858674      3.79%     74.94% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt       803390      3.54%     78.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv        12913      0.06%     78.54% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.54% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult        95483      0.42%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead      3120493     13.76%     92.72% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite      1058229      4.67%     97.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead       490113      2.16%     99.54% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite       103372      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total     22683675                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl      1215449                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl      1062022                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl       152968                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl       879361                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl       335991                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall       123901                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn       121852                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns       245753                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 95331533.688331                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 80840470.311669                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.458872                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.541128                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts      4772207                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses      7103270                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads     13032167                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites      6876954                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses     16388591                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads     22609518                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites     11884438                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs      4772207                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads      7541752                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites         6566                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts     12916626                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps       22683675                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.073318                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches      1215449                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.006899                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses        3738566                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses        1162014                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses           127959                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses              451                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses       18108426                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses              922                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          158                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           79                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 607893170.898734                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 363355222.164621                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value     17924000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    995234500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           79                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  40795780000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  48023560501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 20774755328000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles               176178635                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                     14.827453                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                      0.067442                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numInsts     11881922                       # Number of instructions committed (thread level) (Count)
system.switch_cpus4.commitStats0.numOps      20748109                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi        14.827453                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc         0.067442                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts      6654422                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts     14871210                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts      3312568                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts      1044286                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass        55966      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu     10519926     50.70%     50.97% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult         3056      0.01%     50.99% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv         8889      0.04%     51.03% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd       148875      0.72%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt          560      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd        34018      0.16%     51.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu      3173700     15.30%     67.21% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0      0.00%     67.21% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt          176      0.00%     67.21% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc       734972      3.54%     70.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0      0.00%     70.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift        33915      0.16%     70.92% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd       816359      3.93%     74.85% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt       747893      3.60%     78.46% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv        11909      0.06%     78.51% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult       101041      0.49%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead      2850243     13.74%     92.74% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite       950803      4.58%     97.32% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead       462325      2.23%     99.55% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite        93483      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total     20748109                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedControl::IsControl      1073023                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsDirectControl       935662                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsIndirectControl       136918                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCondControl       777794                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsUncondControl       295134                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCall       111114                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsReturn       109060                       # Class of control type instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns       220174                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 102204201.155509                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 73974433.844491                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.419883                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.580117                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts      4356854                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpAluAccesses      6654422                       # Number of float alu accesses (Count)
system.switch_cpus4.executeStats0.numFpRegReads     12221056                       # Number of times the floating registers were read (Count)
system.switch_cpus4.executeStats0.numFpRegWrites      6446937                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numIntAluAccesses     14871210                       # Number of integer alu accesses (Count)
system.switch_cpus4.executeStats0.numIntRegReads     20521500                       # Number of times the integer registers were read (Count)
system.switch_cpus4.executeStats0.numIntRegWrites     10765573                       # Number of times the integer registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs      4356854                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numMiscRegReads      6847829                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.executeStats0.numMiscRegWrites         5992                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts     11881922                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps       20748109                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate     0.067442                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.numBranches      1073023                       # Number of branches fetched (Count)
system.switch_cpus4.fetchStats0.branchRate     0.006091                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses        3431970                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses        1044603                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses           119401                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses              353                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses       16678514                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses              829                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions          162                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean 635636444.456790                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::stdev 352152489.169090                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value     13867500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value    995279500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::ON  37329460500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED  51486552001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 20774758656000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles               176186307                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                     14.886297                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                      0.067176                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numInsts     11835469                       # Number of instructions committed (thread level) (Count)
system.switch_cpus5.commitStats0.numOps      20787733                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi        14.886297                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc         0.067176                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts      6469556                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts     15050539                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts      3303481                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts      1061865                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass        55387      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu     10707664     51.51%     51.78% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult         4133      0.02%     51.80% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv        13221      0.06%     51.86% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd       142312      0.68%     52.54% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0      0.00%     52.54% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt          576      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd        33990      0.16%     52.71% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.71% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu      3095827     14.89%     67.60% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0      0.00%     67.60% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt          120      0.00%     67.60% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc       714745      3.44%     71.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift        33887      0.16%     71.20% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.20% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0      0.00%     71.20% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.20% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd       787569      3.79%     74.99% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.99% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.99% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt       728105      3.50%     78.50% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv        11602      0.06%     78.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult        93249      0.45%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead      2855059     13.73%     92.73% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite       969143      4.66%     97.40% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead       448422      2.16%     99.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite        92722      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total     20787733                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedControl::IsControl      1116190                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsDirectControl       973902                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsIndirectControl       141807                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCondControl       807710                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsUncondControl       308371                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCall       116501                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsReturn       114284                       # Class of control type instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns       230785                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 101767467.709970                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 74418839.290030                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.422387                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.577613                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts      4365346                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpAluAccesses      6469556                       # Number of float alu accesses (Count)
system.switch_cpus5.executeStats0.numFpRegReads     11876255                       # Number of times the floating registers were read (Count)
system.switch_cpus5.executeStats0.numFpRegWrites      6265859                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numIntAluAccesses     15050539                       # Number of integer alu accesses (Count)
system.switch_cpus5.executeStats0.numIntRegReads     20759091                       # Number of times the integer registers were read (Count)
system.switch_cpus5.executeStats0.numIntRegWrites     10911941                       # Number of times the integer registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs      4365346                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numMiscRegReads      6911216                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.executeStats0.numMiscRegWrites         7819                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts     11835469                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps       20787733                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate     0.067176                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.numBranches      1116190                       # Number of branches fetched (Count)
system.switch_cpus5.fetchStats0.branchRate     0.006335                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses        3419487                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses        1062062                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses           116321                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses              341                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses       16592121                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses              824                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions          174                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean 589481459.781609                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::stdev 379489233.742634                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value      5630000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    995323500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON  37552084000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED  51284887001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 20774737697500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles               176193891                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                     16.793170                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                      0.059548                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numInsts     10491997                       # Number of instructions committed (thread level) (Count)
system.switch_cpus6.commitStats0.numOps      18315274                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi        16.793170                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc         0.059548                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts      5870487                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts     13131091                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts      2921681                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts       920476                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass        49647      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu      9295581     50.75%     51.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult         2527      0.01%     51.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv         5128      0.03%     51.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd       128747      0.70%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt          544      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd        30880      0.17%     51.94% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu      2811971     15.35%     67.29% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0      0.00%     67.29% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt          120      0.00%     67.29% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc       648814      3.54%     70.84% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift        30789      0.17%     71.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd       713352      3.89%     74.90% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt       661273      3.61%     78.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv        10569      0.06%     78.57% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.57% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult        83175      0.45%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead      2514804     13.73%     92.75% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite       835879      4.56%     97.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead       406877      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite        84597      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total     18315274                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedControl::IsControl       952112                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsDirectControl       831815                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsIndirectControl       119853                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCondControl       687508                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsUncondControl       264504                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCall        96909                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsReturn        94727                       # Class of control type instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns       191636                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 105777763.566080                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles 70416127.433920                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.399651                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.600349                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts      3842157                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpAluAccesses      5870487                       # Number of float alu accesses (Count)
system.switch_cpus6.executeStats0.numFpRegReads     10773991                       # Number of times the floating registers were read (Count)
system.switch_cpus6.executeStats0.numFpRegWrites      5685050                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numIntAluAccesses     13131091                       # Number of integer alu accesses (Count)
system.switch_cpus6.executeStats0.numIntRegReads     18073238                       # Number of times the integer registers were read (Count)
system.switch_cpus6.executeStats0.numIntRegWrites      9491817                       # Number of times the integer registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs      3842157                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numMiscRegReads      6059120                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.executeStats0.numMiscRegWrites         5477                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts     10491997                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps       18315274                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate     0.059548                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.numBranches       952112                       # Number of branches fetched (Count)
system.switch_cpus6.fetchStats0.branchRate     0.005404                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses        3027652                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses         920680                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses           105970                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses              240                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses       14723258                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses              775                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions          174                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean 612395362.080460                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::stdev 377350625.954781                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value       883000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value    994798500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON  35530768000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED  53278396501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 20774765504000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles               176200316                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                     16.127752                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                      0.062005                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numInsts     10925287                       # Number of instructions committed (thread level) (Count)
system.switch_cpus7.commitStats0.numOps      19108099                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi        16.127752                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc         0.062005                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts      6050305                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts     13747034                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts      3041676                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts       960613                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass        51348      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu      9763537     51.10%     51.37% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult         2741      0.01%     51.38% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv         8273      0.04%     51.42% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd       132165      0.69%     52.11% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0      0.00%     52.11% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt          528      0.00%     52.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0      0.00%     52.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0      0.00%     52.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0      0.00%     52.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd        31474      0.16%     52.28% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.28% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu      2900963     15.18%     67.46% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0      0.00%     67.46% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt           64      0.00%     67.46% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc       669822      3.51%     70.97% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0      0.00%     70.97% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.97% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift        31373      0.16%     71.13% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.13% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0      0.00%     71.13% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.13% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd       734932      3.85%     74.98% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt       682910      3.57%     78.55% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv        10933      0.06%     78.61% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult        84747      0.44%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead      2623783     13.73%     92.79% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite       873501      4.57%     97.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead       417893      2.19%     99.54% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite        87112      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total     19108099                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedControl::IsControl      1020717                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsDirectControl       894811                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsIndirectControl       125456                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCondControl       732816                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsUncondControl       287805                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCall       101526                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsReturn        99376                       # Class of control type instructions committed (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns       200902                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles 105086468.736212                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles 71113847.263788                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction     0.403597                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction     0.596403                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts      4002289                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpAluAccesses      6050305                       # Number of float alu accesses (Count)
system.switch_cpus7.executeStats0.numFpRegReads     11105306                       # Number of times the floating registers were read (Count)
system.switch_cpus7.executeStats0.numFpRegWrites      5858994                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numIntAluAccesses     13747034                       # Number of integer alu accesses (Count)
system.switch_cpus7.executeStats0.numIntRegReads     18884249                       # Number of times the integer registers were read (Count)
system.switch_cpus7.executeStats0.numIntRegWrites      9932881                       # Number of times the integer registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs      4002289                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numMiscRegReads      6354661                       # Number of times the Misc registers were read (Count)
system.switch_cpus7.executeStats0.numMiscRegWrites         5723                       # Number of times the Misc registers were written (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts     10925287                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps       19108099                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate     0.062005                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.numBranches      1020717                       # Number of branches fetched (Count)
system.switch_cpus7.fetchStats0.branchRate     0.005793                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses        3150899                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses         960861                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses           109222                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses              284                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses       15315475                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses              800                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.numTransitions          170                       # Number of power state transitions (Count)
system.switch_cpus7.power_state.ticksClkGated::samples           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::mean 622637547.070588                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::stdev 363727848.872092                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::min_value      8436500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::max_value    994880000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::total           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::ON  35881517000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::CLK_GATED  52924191501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 20774768960000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles               176208059                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                     16.823200                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                      0.059442                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numInsts     10474111                       # Number of instructions committed (thread level) (Count)
system.switch_cpus8.commitStats0.numOps      18301420                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi        16.823200                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc         0.059442                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts      5785717                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts     13178740                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts      2909954                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts       921341                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass        49663      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu      9369861     51.20%     51.47% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult         3319      0.02%     51.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv         5505      0.03%     51.52% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd       127813      0.70%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt          544      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd        30258      0.17%     52.38% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu      2767786     15.12%     67.51% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0      0.00%     67.51% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt          120      0.00%     67.51% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc       638799      3.49%     71.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift        30146      0.16%     71.16% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd       702128      3.84%     75.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt       651351      3.56%     78.56% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv        10584      0.06%     78.62% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult        82248      0.45%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead      2505998     13.69%     92.76% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite       837152      4.57%     97.33% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead       403956      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite        84189      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total     18301420                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedControl::IsControl       979189                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsDirectControl       858330                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsIndirectControl       120404                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCondControl       699771                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsUncondControl       279315                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCall        97393                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsReturn        95211                       # Class of control type instructions committed (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns       192604                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles 104965749.314372                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles 71242309.685628                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction     0.404308                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction     0.595692                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts      3831295                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpAluAccesses      5785717                       # Number of float alu accesses (Count)
system.switch_cpus8.executeStats0.numFpRegReads     10609922                       # Number of times the floating registers were read (Count)
system.switch_cpus8.executeStats0.numFpRegWrites      5600789                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numIntAluAccesses     13178740                       # Number of integer alu accesses (Count)
system.switch_cpus8.executeStats0.numIntRegReads     18089641                       # Number of times the integer registers were read (Count)
system.switch_cpus8.executeStats0.numIntRegWrites      9513250                       # Number of times the integer registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs      3831295                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numMiscRegReads      6097226                       # Number of times the Misc registers were read (Count)
system.switch_cpus8.executeStats0.numMiscRegWrites         5572                       # Number of times the Misc registers were written (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts     10474111                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps       18301420                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate     0.059442                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.numBranches       979189                       # Number of branches fetched (Count)
system.switch_cpus8.fetchStats0.branchRate     0.005557                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses        3013863                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses         921550                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses           103908                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses              246                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses       14678325                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses              792                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.numTransitions          176                       # Number of power state transitions (Count)
system.switch_cpus8.power_state.ticksClkGated::samples           88                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::mean 600657017.056818                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::stdev 380327830.337124                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::1000-5e+10           88    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::min_value      5860000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::max_value    994640500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::total           88                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::ON  35944755000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::CLK_GATED  52857817501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 20774772096000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles               176211239                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                     14.496746                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                      0.068981                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numInsts     12155227                       # Number of instructions committed (thread level) (Count)
system.switch_cpus9.commitStats0.numOps      21252864                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi        14.496746                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc         0.068981                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts      6756781                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts     15279844                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts      3387955                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts      1078104                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass        57611      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu     10824969     50.93%     51.21% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult         3186      0.01%     51.22% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv        11125      0.05%     51.27% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd       150881      0.71%     51.98% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0      0.00%     51.98% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt          560      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd        34640      0.16%     52.15% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.15% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu      3225358     15.18%     67.32% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0      0.00%     67.32% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt          176      0.00%     67.33% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc       746201      3.51%     70.84% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift        34519      0.16%     71.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd       825196      3.88%     74.88% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.88% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.88% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt       760100      3.58%     78.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv        12260      0.06%     78.52% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.52% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult       100023      0.47%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead      2916871     13.72%     92.71% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite       981826      4.62%     97.33% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead       471084      2.22%     99.55% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite        96278      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total     21252864                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedControl::IsControl      1114454                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsDirectControl       972179                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsIndirectControl       141828                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCondControl       805548                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsUncondControl       308809                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCall       114925                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsReturn       112903                       # Class of control type instructions committed (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns       227828                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles 100690548.966816                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles 75520690.033184                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction     0.428580                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction     0.571420                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts      4466059                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpAluAccesses      6756781                       # Number of float alu accesses (Count)
system.switch_cpus9.executeStats0.numFpRegReads     12399012                       # Number of times the floating registers were read (Count)
system.switch_cpus9.executeStats0.numFpRegWrites      6543397                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numIntAluAccesses     15279844                       # Number of integer alu accesses (Count)
system.switch_cpus9.executeStats0.numIntRegReads     21082747                       # Number of times the integer registers were read (Count)
system.switch_cpus9.executeStats0.numIntRegWrites     11059038                       # Number of times the integer registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs      4466059                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numMiscRegReads      7038399                       # Number of times the Misc registers were read (Count)
system.switch_cpus9.executeStats0.numMiscRegWrites         6112                       # Number of times the Misc registers were written (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts     12155227                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps       21252864                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate     0.068981                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.numBranches      1114454                       # Number of branches fetched (Count)
system.switch_cpus9.fetchStats0.branchRate     0.006325                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.rdAccesses        3509262                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrAccesses        1078431                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.dtb.rdMisses           121306                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrMisses              363                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.itb.wrAccesses       17050066                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.itb.wrMisses              844                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.numTransitions          162                       # Number of power state transitions (Count)
system.switch_cpus9.power_state.ticksClkGated::samples           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::mean 625886537.049383                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::stdev 354020164.016300                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::min_value      3190500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::max_value    995201500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::total           81                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::ON  38102691000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::CLK_GATED  50696809501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF 20774775168000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 20863574668501                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 17987.730239                       (Unspecified)
system.ruby.network.average_flit_network_latency 15979.356790                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  2008.373449                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |18147.943941                       |15156.773935                       |13702.875932                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 3352.090113                       | 1481.744540                       |  806.204755                       (Unspecified)
system.ruby.network.average_hops             4.257980                       (Unspecified)
system.ruby.network.average_packet_latency 19290.229841                       (Unspecified)
system.ruby.network.average_packet_network_latency 16313.648559                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  2976.581282                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |16878.662650                       |16562.213991                       |13702.875932                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 5216.752398                       | 1451.043151                       |  806.204755                       (Unspecified)
system.ruby.network.avg_link_utilization     3.266788                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.759054     23.24%     23.24% |    0.145242      4.45%     27.68% |    0.078525      2.40%     30.09% |    1.769264     54.16%     84.24% |    0.291195      8.91%     93.16% |    0.051467      1.58%     94.73% |    0.148451      4.54%     99.28% |    0.011830      0.36%     99.64% |    0.011761      0.36%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       3.266788                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        52194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1        47393                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10        60237                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11        39944                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12        52016                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13        40630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14        41608                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15        44423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n16         1973                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n17         1983                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n18         2038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n19         1987                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2        41154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n20         1719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n21         1918                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n22         1846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n23         1344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n24         1302                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n25         1822                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n26         1779                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3        43590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4        46575                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5        45606                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6        58286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7        42255                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8        41881                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9        57071                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        51851                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1        48192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10        61469                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11        40606                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12        52598                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13        40381                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14        41457                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15        45089                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n16         1870                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n17         1768                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n18         1745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n19         1812                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2        41265                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n20         1879                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n21         1626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n22         1236                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n23         1650                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n24         1646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n25         1085                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n26         1502                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3        43476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4        45767                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5        44608                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6        60509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7        43421                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8        42299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9        56297                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0        61202                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1        56011                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10        67166                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11        48871                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12        60561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13        46730                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14        51075                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15        55236                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n16         1540                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n17         1372                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n18         1492                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n19         1474                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2        48015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n20         1197                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n21         1039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n22         1627                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n23         1693                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n24         1669                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n25         1585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n26         1637                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3        50828                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4        55217                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5        55633                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6        68821                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7        50462                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8        49363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9        67532                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0        55679                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1        50640                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10        54959                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11        43356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12        56269                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13        42749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14        44716                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15        48696                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n16         1462                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n17         1563                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n18         1551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n19          974                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2        43588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n20          900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n21         1248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n22         1798                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n23         1657                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n24         1635                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n25         1688                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n26         1616                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3        44549                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4        48804                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5        49447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6        62575                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7        44925                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8        45118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9        63820                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0        51974                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1        47283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10        61330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11        40806                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12        52246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13        40943                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14        41463                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15        44267                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n16         1795                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n17         1898                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n18         1390                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n19         1167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2        41098                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n20         1090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n21         1643                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n22         1609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n23         1508                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n24         1581                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n25         1686                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n26         1588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3        42328                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4        45507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5        45710                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6        60655                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7        42271                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8        42508                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9        57896                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        50880                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1        45149                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10        58460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11        40005                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12        50641                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13        39349                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14        40020                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15        43375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n16         1740                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n17         1651                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n18         1034                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n19         1186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2        38935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n20         1365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n21          928                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n22         1475                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n23         1405                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n24         1544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n25         1375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n26         1017                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3        42584                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4        45780                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5        43639                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6        58786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7        41771                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8        41038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9        55981                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0        51833                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1        46988                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10        48667                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11        41570                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12        52088                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13        40883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14        40626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15        45137                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n16         1486                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n17         1245                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n18         1980                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n19         2067                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2        40165                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n20         1712                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n21         1696                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n22         1233                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n23         1803                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n24         1913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n25         1284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n26         1581                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3        42788                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4        45725                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5        45060                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6        57907                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7        41706                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8        40497                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9        55226                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0        51058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1        45447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10        62138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11        40438                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12        51206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13        40025                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14        39592                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15        43980                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n16         1173                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n17         1363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n18         2015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n19         1916                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2        39969                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n20         1760                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n21         1661                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n22         1706                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n23         1023                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n24         1211                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n25         1593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n26         1775                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3        42209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4        46556                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5        44388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6        60600                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7        41416                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8        41340                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9        56745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n0        43580                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n1        45457                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n10        58345                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n11        38694                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n12        46481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n13        39111                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n14        39551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n15        42777                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n2        37861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n3        41534                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n4        44230                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n5        43426                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n6        51027                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n7        40435                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n8        40114                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n9        57248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n0        43087                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n1        44328                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n10        46365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n11        39555                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n12        42368                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n13        39415                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n14        40038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n15        41797                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n2        38018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n3        40889                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n4        44303                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n5        42775                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n6        43681                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n7        39516                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n8        39366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n9        56808                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n0        44691                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n1        45799                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n10        61165                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n11        39679                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n12        50264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n13        39279                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n14        40075                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n15        44364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n2        39295                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n3        41153                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n4        44755                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n5        43515                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n6        58591                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n7        41070                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n8        41921                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n9        54755                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n0        43567                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n1        45590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n10        47024                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n11        39013                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n12        42672                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n13        38536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n14        39258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n15        42973                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n2        38396                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n3        40468                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n4        44923                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n5        42850                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n6        44630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n7        40278                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n8        39861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n9        57509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0        50000                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1        47824                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10        46485                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11        40205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12        50979                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13        38938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14        40845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15        44272                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n16         1704                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n17         1629                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n18         1632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n19         1674                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2        41157                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n20         1611                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n21         1012                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n22         1429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n23         1530                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n24         1517                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n25         1399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n26          919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3        42648                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4        45790                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5        44244                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6        59034                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7        41635                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8        40816                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9        55684                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n0        36660                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n1        37522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n10        33209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n11        30251                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n12        30308                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n13        30881                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n14        32293                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n15        35387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n2        32209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n3        33253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n4        32959                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n5        34665                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n6        34423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n7        30487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n8        31199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n9        29466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n0        42648                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n1        45597                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n10        46192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n11        38845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n12        49880                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n13        38308                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n14        38149                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n15        42279                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n2        38324                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n3        41206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n4        44147                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n5        43142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n6        57599                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n7        39551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n8        39876                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n9        54028                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n0        44127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n1        46126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n10        54246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n11        40166                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n12        51211                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n13        40184                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n14        39861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n15        44430                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n2        39757                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n3        42612                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n4        45711                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n5        44924                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n6        59376                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n7        41848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n8        41142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n9        55378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n0        43300                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n1        44192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n10        46015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n11        37797                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n12        49816                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n13        38267                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n14        39074                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n15        42355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n2        37752                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n3        40306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n4        44736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n5        42885                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n6        56990                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n7        40069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n8        39544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n9        54356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n0        43925                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n1        46085                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n10        46935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n11        39089                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n12        51508                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n13        38780                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n14        40184                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n15        43461                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n2        39943                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n3        42067                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n4        46020                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n5        44782                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n6        59418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n7        41322                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n8        41268                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n9        56309                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n0        42979                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n1        44386                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n10        46299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n11        37316                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n12        49321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n13        37740                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n14        38651                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n15        43751                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n2        38787                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n3        40626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n4        44536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n5        43016                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n6        58468                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n7        40493                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n8        40578                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n9        54902                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n0        43891                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n1        44693                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n10        46990                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n11        39445                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n12        50461                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n13        38545                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n14        39563                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n15        43063                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n2        37928                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n3        40559                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n4        43801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n5        43226                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n6        56934                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n7        40319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n8        39456                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n9        54962                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0        61541                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1        56362                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10        70886                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11        47659                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12        60784                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13        46737                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14        50882                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15        55360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n16         1644                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n17         1752                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n18         1760                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n19         1722                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2        48916                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n20         1077                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n21         1585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n22         1731                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n23         1536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n24         1572                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n25         1541                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n26         1548                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3        50741                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4        55819                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5        55879                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6        68300                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7        49792                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8        49848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9        69801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0        55647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1        53226                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10        58004                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11        44719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12        56773                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13        44802                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14        46356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15        51058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n16         1488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n17         1593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n18         1610                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n19         1135                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2        44869                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n20         1665                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n21         1806                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n22         1833                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n23         1704                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n24         1862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n25         1858                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n26         1329                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3        48058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4        52339                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5        51870                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6        65800                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7        46470                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8        46314                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9        61817                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        57005                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1        52032                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10        65408                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11        44364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12        55568                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13        43531                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14        46099                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15        50126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n16         1686                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n17         1479                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n18         1118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n19         1601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2        44705                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n20         1552                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n21         1696                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n22         1685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n23         1718                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n24         1834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n25         1756                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n26         1137                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3        46807                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4        51918                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5        50962                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6        62408                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7        46798                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8        46336                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9        62193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0        50423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1        47093                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10        59575                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11        40951                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12        52341                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13        40632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14        39380                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15        45033                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n16         2199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n17         1758                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n18         2111                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n19         2262                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2        39767                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n20         1537                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n21         2347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n22         2387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n23         2332                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n24         2023                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n25         1743                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n26         2468                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3        42459                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4        45282                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5        44929                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6        60386                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7        42613                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8        41548                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9        57012                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0        52256                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1        47973                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10        59837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11        41238                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12        51135                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13        40912                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14        41885                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15        44972                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n16         1108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n17         1521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n18         1566                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n19         1430                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2        42260                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n20         1551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n21         1686                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n22         1672                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n23         1644                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n24         1067                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n25         1229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n26         1821                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3        42883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4        47883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5        46209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6        60357                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7        42920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8        42444                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9        59395                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0        49171                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1        45739                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10        60621                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11        39144                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12        50683                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13        38650                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14        39931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15        42647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n16          953                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n17         1468                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n18         1446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n19         1400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2        40016                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n20         1646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n21         1764                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n22         1264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n23         1006                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n24         1574                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n25         1646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n26         1626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3        41206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4        46378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5        44699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6        59486                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7        41046                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8        41106                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9        56481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        57856                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1        54060                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10        59515                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11        45656                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12        57744                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13        44900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14        46886                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15        51553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n16         1417                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n17          913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n18         1381                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n19         1451                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2        45387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n20         1627                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n21         1636                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n22         1031                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n23         1240                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n24         1667                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n25         1622                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n26         1583                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3        48230                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4        52888                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5        52845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6        65683                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7        47777                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8        46979                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9        64825                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        43413                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1        42938                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10        49483                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11        44707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12        42753                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13        42783                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14        42746                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15        41573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n16        33221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n17        33001                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n18        34166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n19        33163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        41438                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n20        26843                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n21        32500                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n22        33758                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n23        32894                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n24        33285                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n25        32831                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n26        33485                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3        49228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4        44524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5        45853                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6        41150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7        42164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8        39851                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        46845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        39193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1        37217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10        43558                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11        39916                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12        37537                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13        35658                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14        35987                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15        35260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n16        35394                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n17        34391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n18        35297                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n19        35282                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2        37229                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n20        26493                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n21        35118                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n22        35484                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n23        34122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n24        35654                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n25        34260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n26        34425                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3        44278                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4        41695                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5        40396                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6        35962                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7        37631                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8        36019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9        41925                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0        47186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1        46287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10        50961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11        43316                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12        45606                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13        44018                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14        37221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15        46830                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n16        43911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n17        35658                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n18        45069                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n19        36231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2        35882                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n20        23857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n21        35391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n22        41271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n23        35610                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n24        36044                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n25        35531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n26        36029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3        54009                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4        44349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5        48434                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6        45013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7        46172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8        46055                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9        45735                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0        31798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1        31536                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10        38324                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11        33433                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12        30963                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13        31043                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14        32050                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15        30981                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n16        29428                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n17        30130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n18        30207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n19        29687                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2        31106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n20        21599                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n21        29519                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n22        30870                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n23        28904                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n24        29741                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n25        28656                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n26        30238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3        36663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4        34094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5        34047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6        31962                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7        32081                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8        30190                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9        35636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0        42122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1        41727                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10        46636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11        43330                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12        40647                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13        40142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14        40723                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15        39968                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n16        35634                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n17        32391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n18        38955                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n19        32148                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2        39688                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n20        21586                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n21        38666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n22        39685                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n23        38358                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n24        39731                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n25        38339                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n26        38916                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3        46560                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4        43737                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5        43233                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6        40608                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7        39901                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8        39513                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9        44908                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        33426                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1        31225                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10        35567                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11        33012                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12        32004                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13        30276                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14        31236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15        31060                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n16        30065                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n17        30015                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n18        29585                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n19        29148                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2        29575                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n20        22343                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n21        28974                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n22        30298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n23        29121                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n24        29498                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n25        28572                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n26        29143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3        35904                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4        34499                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5        33085                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6        30655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7        31686                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8        30108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9        34393                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0        33341                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1        31000                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10        38520                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11        34204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12        31880                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13        30832                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14        31029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15        31013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n16        29895                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n17        30156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n18        30495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n19        29997                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2        31422                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n20        23222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n21        28930                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n22        30194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n23        29551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n24        30331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n25        29108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n26        29967                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3        39332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4        35428                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5        34577                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6        29607                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7        32219                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8        30708                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9        35305                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0        35440                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1        34488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10        42556                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11        37388                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12        34178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13        33947                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14        35369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15        33862                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n16        32712                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n17        31930                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n18        34199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n19        32905                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2        34893                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n20        25478                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n21        32538                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n22        34051                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n23        32393                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n24        33086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n25        33491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n26        33041                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3        42602                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4        39116                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5        38550                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6        34499                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7        34559                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8        32695                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9        39656                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n0         2361                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n1         2232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n10         1944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n11         1555                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n12         2065                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n13         2302                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n14         1500                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n15         1242                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n17          181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n18          135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n19          188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n2         1996                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n20          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n21          143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n22          169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n23          143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n24          153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n25          131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n26          176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n3         1875                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n4         1667                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n5         1955                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n6         1835                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n7         1159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n8         1120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n9         1819                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n0         2545                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n1         1914                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n10         1703                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n11         1804                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n12         2410                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n13         1940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n14         1132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n15         1532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n16          166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n18          222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n19          161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n2         1785                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n20          148                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n21          161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n22          187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n23          169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n24          118                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n25          127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n26          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n3         2061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n4         1938                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n5         1597                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n6         1224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n7         1741                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n8         1730                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n9         1141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n0         2456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n1         1786                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n10         1242                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n11         1768                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n12         1780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n13         1061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n14         2110                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n15         2424                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n16          182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n17          216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n19          351                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n2         1883                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n20          186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n21          153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n22          192                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n23          174                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n24          150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n25          129                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n26          152                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n3         2312                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n4         1861                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n5         1495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n6         1660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n7         1881                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n8         1749                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n9         1566                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n0         2237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n1         1956                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n10         1870                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n11         1117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n12         1149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n13         1361                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n14         2360                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n15         2099                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n16          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n17          172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n18          161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n2         2177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n20          133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n21          178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n22          171                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n23          168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n24          215                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n25          218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n26          149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n3         2083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n4         1245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n5         1862                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n6         1878                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n7         1579                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n8         1571                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n9         1796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0        33463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1        31750                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10        36849                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11        33754                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12        31558                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13        29716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14        31069                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15        31621                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n16        29115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n17        29083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n18        30016                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n19        29627                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2        31746                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n20        22873                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n21        29070                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n22        30394                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n23        28946                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n24        30431                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n25        29500                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n26        29020                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3        38191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4        34812                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5        34029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6        30266                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7        32686                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8        31150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9        34929                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n0         2056                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n1         1849                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n10         1423                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n11         1093                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n12         1221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n13         1709                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n14         1867                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n15         1608                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n16          131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n17          131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n18          205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n19          121                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n2         1780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n21          112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n22          109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n23           45                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n24          164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n25           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n26          124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n3         1210                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n4         1940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n5         2095                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n6         1909                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n7         1815                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n8         1933                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n9         2212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n0         2347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n1         1646                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n10         1208                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n11         1471                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n12         1836                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n13         1087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n14         1614                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n15         1858                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n16          158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n17          160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n18          170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n19          188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n2         1129                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n20          178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n22          287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n23          218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n24          169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n25          204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n26          197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n3         1936                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n4         2291                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n5         1911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n6         1827                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n7         1987                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n8         2339                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n9         1990                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n0         2233                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n1         1158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n10         2022                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n11         2331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n12         1803                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n13         1569                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n14         1125                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n15         1871                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n16          183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n17          175                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n18          190                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n19          204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n2         1680                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n20          191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n21          369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n23          256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n24          238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n25          203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n26          198                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n3         2028                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n4         2158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n5         1780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n6         1961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n7         2130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n8         1438                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n9         1142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n0         1573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n1         1744                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n10         2282                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n11         1902                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n12         1578                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n13         1724                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n14         1890                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n15         1080                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n16          149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n17          165                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n18          177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n19          127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n2         1868                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n20          115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n21          245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n22          260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n24          290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n25          175                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n26          200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n3         1688                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n4         1821                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n5         1971                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n6         2149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n7         1903                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n8         1061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n9         1509                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n0         1615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n1         1765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n10         2023                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n11         1811                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n12         1669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n13         1888                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n14         1853                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n15         1182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n16          199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n17          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n18          165                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n19          209                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n2         1797                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n20          181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n21          170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n22          234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n23          302                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n25          316                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n26          242                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n3         1747                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n4         2172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n5         2341                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n6         1530                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n7         1141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n8         1854                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n9         2207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n0         2265                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n1         1090                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n10         1839                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n11         2015                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n12         1975                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n13         1510                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n14         1149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n15         1745                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n16          151                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n17          155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n18          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n19          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n2         1568                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n20          115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n21          245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n22          229                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n23          211                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n24          228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n26          231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n3         1894                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n4         2401                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n5         1983                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n6         1141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n7         1416                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n8         2089                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n9         1935                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n0         2263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n1         1457                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n10         1970                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n11         2058                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n12         1757                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n13         1105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n14         1617                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n15         1945                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n16          148                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n17          182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n18          164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n19          182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n2         1127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n20          159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n21          175                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n22          184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n23          160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n24          203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n25          274                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n3         1928                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n4         1541                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n5         1152                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n6         2047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n7         2339                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n8         1890                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n9         1786                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0        34666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1        33744                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10        39200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11        34127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12        31947                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13        32571                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14        33189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15        32578                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n16        31561                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n17        31174                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n18        31617                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n19        30921                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2        33365                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n20        23608                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n21        31259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n22        32393                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n23        30581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n24        31822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n25        30980                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n26        31020                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3        38804                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4        36514                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5        36061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6        32532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7        32908                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8        31579                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9        37375                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0        37276                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1        35852                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10        42736                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11        37532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12        34979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13        35729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14        35602                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15        35816                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n16        34053                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n17        34250                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n18        34578                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n19        34473                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2        35647                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n20        23782                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n21        34247                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n22        35253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n23        34325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n24        35405                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n25        34624                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n26        33797                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3        42985                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4        40290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5        40735                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6        35111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7        37304                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8        36181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9        41892                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0        36556                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1        34345                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10        42044                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11        37945                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12        35307                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13        33557                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14        34335                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15        34413                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n16        33377                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n17        32813                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n18        33716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n19        32903                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2        33851                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n20        25384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n21        32957                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n22        34250                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n23        32883                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n24        34520                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n25        32924                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n26        33010                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3        43126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4        40519                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5        39150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6        34335                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7        36038                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8        35363                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9        40827                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0        45947                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1        45546                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10        52411                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11        48396                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12        46404                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13        44752                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14        43941                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15        46199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n16        38805                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n17        33165                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n18        44263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n19        34015                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2        44932                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n20        24917                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n21        43462                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n22        44828                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n23        43349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n24        44767                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n25        43986                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n26        43087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3        52031                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4        50082                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5        47444                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6        45540                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7        46640                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8        45193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9        49456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0        33293                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1        33076                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10        39107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11        34639                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12        32135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13        32105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14        31729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15        31294                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n16        30400                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n17        29895                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n18        31077                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n19        30427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2        32142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n20        21825                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n21        29885                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n22        31798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n23        30278                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n24        31078                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n25        30581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n26        30742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3        38032                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4        35441                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5        35944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6        32759                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7        32633                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8        31135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9        36394                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0        32950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1        32424                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10        37956                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11        34301                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12        32237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13        31691                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14        30927                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15        31040                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n16        30288                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n17        29846                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n18        31611                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n19        30047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2        31529                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n20        22461                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n21        30452                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n22        30936                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n23        29613                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n24        31086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n25        30863                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n26        29903                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3        37814                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4        35469                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5        36025                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6        31181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7        32196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8        31258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9        36443                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0        47915                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1        45610                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10        55033                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11        52408                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12        47002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13        45407                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14        44410                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15        46206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n16        46220                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n17        45707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n18        44368                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n19        46314                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2        45324                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n20        21395                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n21        43797                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n22        44740                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n23        44082                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n24        45618                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n25        44491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n26        44421                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3        57230                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4        50948                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5        50820                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6        45668                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7        48384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8        46594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9        52449                       (Unspecified)
system.ruby.network.ext_in_link_utilization     92819700                       (Unspecified)
system.ruby.network.ext_out_link_utilization     92819699                       (Unspecified)
system.ruby.network.flit_network_latency |506276858000                       |910067665500                       | 66854564000                       (Unspecified)
system.ruby.network.flit_queueing_latency | 93513935000                       | 88969315000                       |  3933369000                       (Unspecified)
system.ruby.network.flits_injected       |    27897203     30.06%     30.06% |    60043626     64.69%     94.74% |     4878871      5.26%    100.00% (Unspecified)
system.ruby.network.flits_injected::total     92819700                       (Unspecified)
system.ruby.network.flits_received       |    27897202     30.06%     30.06% |    60043626     64.69%     94.74% |     4878871      5.26%    100.00% (Unspecified)
system.ruby.network.flits_received::total     92819699                       (Unspecified)
system.ruby.network.int_link_utilization    395224398                       (Unspecified)
system.ruby.network.packet_network_latency |262484167500                       |263256689500                       | 66854564000                       (Unspecified)
system.ruby.network.packet_queueing_latency | 81126979000                       | 23064357000                       |  3933369000                       (Unspecified)
system.ruby.network.packets_injected     |    15551243     42.81%     42.81% |    15895018     43.76%     86.57% |     4878871     13.43%    100.00% (Unspecified)
system.ruby.network.packets_injected::total     36325132                       (Unspecified)
system.ruby.network.packets_received     |    15551242     42.81%     42.81% |    15895018     43.76%     86.57% |     4878871     13.43%    100.00% (Unspecified)
system.ruby.network.packets_received::total     36325131                       (Unspecified)
system.ruby.network.routers111.buffer_reads      9438703                       (Unspecified)
system.ruby.network.routers111.buffer_writes      9438703                       (Unspecified)
system.ruby.network.routers111.crossbar_activity      9438703                       (Unspecified)
system.ruby.network.routers111.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers111.generated_packets      1835170                       (Unspecified)
system.ruby.network.routers111.received_packets      1869353                       (Unspecified)
system.ruby.network.routers111.sw_input_arbiter_activity      9498021                       (Unspecified)
system.ruby.network.routers111.sw_output_arbiter_activity      9438703                       (Unspecified)
system.ruby.network.routers112.buffer_reads     19390325                       (Unspecified)
system.ruby.network.routers112.buffer_writes     19390325                       (Unspecified)
system.ruby.network.routers112.crossbar_activity     19390325                       (Unspecified)
system.ruby.network.routers112.forwarded_packets      4015460                       (Unspecified)
system.ruby.network.routers112.generated_packets      1772485                       (Unspecified)
system.ruby.network.routers112.received_packets      1803140                       (Unspecified)
system.ruby.network.routers112.sw_input_arbiter_activity     19859252                       (Unspecified)
system.ruby.network.routers112.sw_output_arbiter_activity     19390325                       (Unspecified)
system.ruby.network.routers113.buffer_reads     16051038                       (Unspecified)
system.ruby.network.routers113.buffer_writes     16051038                       (Unspecified)
system.ruby.network.routers113.crossbar_activity     16051038                       (Unspecified)
system.ruby.network.routers113.forwarded_packets      3090270                       (Unspecified)
system.ruby.network.routers113.generated_packets      1592276                       (Unspecified)
system.ruby.network.routers113.received_packets      1615192                       (Unspecified)
system.ruby.network.routers113.sw_input_arbiter_activity     16345780                       (Unspecified)
system.ruby.network.routers113.sw_output_arbiter_activity     16051038                       (Unspecified)
system.ruby.network.routers121.buffer_reads     23217379                       (Unspecified)
system.ruby.network.routers121.buffer_writes     23217379                       (Unspecified)
system.ruby.network.routers121.crossbar_activity     23217379                       (Unspecified)
system.ruby.network.routers121.forwarded_packets      5512305                       (Unspecified)
system.ruby.network.routers121.generated_packets      1804871                       (Unspecified)
system.ruby.network.routers121.received_packets      1788063                       (Unspecified)
system.ruby.network.routers121.sw_input_arbiter_activity     23671601                       (Unspecified)
system.ruby.network.routers121.sw_output_arbiter_activity     23217379                       (Unspecified)
system.ruby.network.routers122.buffer_reads     38078780                       (Unspecified)
system.ruby.network.routers122.buffer_writes     38078780                       (Unspecified)
system.ruby.network.routers122.crossbar_activity     38078780                       (Unspecified)
system.ruby.network.routers122.forwarded_packets     11252781                       (Unspecified)
system.ruby.network.routers122.generated_packets      1820459                       (Unspecified)
system.ruby.network.routers122.received_packets      1828272                       (Unspecified)
system.ruby.network.routers122.sw_input_arbiter_activity     39762312                       (Unspecified)
system.ruby.network.routers122.sw_output_arbiter_activity     38078780                       (Unspecified)
system.ruby.network.routers123.buffer_reads     26192502                       (Unspecified)
system.ruby.network.routers123.buffer_writes     26192502                       (Unspecified)
system.ruby.network.routers123.crossbar_activity     26192502                       (Unspecified)
system.ruby.network.routers123.forwarded_packets      6657617                       (Unspecified)
system.ruby.network.routers123.generated_packets      1793970                       (Unspecified)
system.ruby.network.routers123.received_packets      1803347                       (Unspecified)
system.ruby.network.routers123.sw_input_arbiter_activity     26901162                       (Unspecified)
system.ruby.network.routers123.sw_output_arbiter_activity     26192502                       (Unspecified)
system.ruby.network.routers131.buffer_reads     20049674                       (Unspecified)
system.ruby.network.routers131.buffer_writes     20049674                       (Unspecified)
system.ruby.network.routers131.crossbar_activity     20049674                       (Unspecified)
system.ruby.network.routers131.forwarded_packets      3838896                       (Unspecified)
system.ruby.network.routers131.generated_packets      1966149                       (Unspecified)
system.ruby.network.routers131.received_packets      2060813                       (Unspecified)
system.ruby.network.routers131.sw_input_arbiter_activity     20392425                       (Unspecified)
system.ruby.network.routers131.sw_output_arbiter_activity     20049674                       (Unspecified)
system.ruby.network.routers132.buffer_reads     24342157                       (Unspecified)
system.ruby.network.routers132.buffer_writes     24342157                       (Unspecified)
system.ruby.network.routers132.crossbar_activity     24342157                       (Unspecified)
system.ruby.network.routers132.forwarded_packets      6192869                       (Unspecified)
system.ruby.network.routers132.generated_packets      1650698                       (Unspecified)
system.ruby.network.routers132.received_packets      1681406                       (Unspecified)
system.ruby.network.routers132.sw_input_arbiter_activity     24912700                       (Unspecified)
system.ruby.network.routers132.sw_output_arbiter_activity     24342157                       (Unspecified)
system.ruby.network.routers133.buffer_reads     26934297                       (Unspecified)
system.ruby.network.routers133.buffer_writes     26934297                       (Unspecified)
system.ruby.network.routers133.crossbar_activity     26934297                       (Unspecified)
system.ruby.network.routers133.forwarded_packets      7284263                       (Unspecified)
system.ruby.network.routers133.generated_packets      1615344                       (Unspecified)
system.ruby.network.routers133.received_packets      1653762                       (Unspecified)
system.ruby.network.routers133.sw_input_arbiter_activity     27850668                       (Unspecified)
system.ruby.network.routers133.sw_output_arbiter_activity     26934297                       (Unspecified)
system.ruby.network.routers211.buffer_reads     38476103                       (Unspecified)
system.ruby.network.routers211.buffer_writes     38476103                       (Unspecified)
system.ruby.network.routers211.crossbar_activity     38476103                       (Unspecified)
system.ruby.network.routers211.forwarded_packets     10787112                       (Unspecified)
system.ruby.network.routers211.generated_packets      2110913                       (Unspecified)
system.ruby.network.routers211.received_packets      2099494                       (Unspecified)
system.ruby.network.routers211.sw_input_arbiter_activity     40215085                       (Unspecified)
system.ruby.network.routers211.sw_output_arbiter_activity     38476103                       (Unspecified)
system.ruby.network.routers212.buffer_reads     23728094                       (Unspecified)
system.ruby.network.routers212.buffer_writes     23728094                       (Unspecified)
system.ruby.network.routers212.crossbar_activity     23728094                       (Unspecified)
system.ruby.network.routers212.forwarded_packets      5174668                       (Unspecified)
system.ruby.network.routers212.generated_packets      2040724                       (Unspecified)
system.ruby.network.routers212.received_packets      2079882                       (Unspecified)
system.ruby.network.routers212.sw_input_arbiter_activity     24200947                       (Unspecified)
system.ruby.network.routers212.sw_output_arbiter_activity     23728094                       (Unspecified)
system.ruby.network.routers213.buffer_reads     23069131                       (Unspecified)
system.ruby.network.routers213.buffer_writes     23069131                       (Unspecified)
system.ruby.network.routers213.crossbar_activity     23069131                       (Unspecified)
system.ruby.network.routers213.forwarded_packets      5694381                       (Unspecified)
system.ruby.network.routers213.generated_packets      1660868                       (Unspecified)
system.ruby.network.routers213.received_packets      1663926                       (Unspecified)
system.ruby.network.routers213.sw_input_arbiter_activity     23673450                       (Unspecified)
system.ruby.network.routers213.sw_output_arbiter_activity     23069131                       (Unspecified)
system.ruby.network.routers221.buffer_reads     18595999                       (Unspecified)
system.ruby.network.routers221.buffer_writes     18595999                       (Unspecified)
system.ruby.network.routers221.crossbar_activity     18595999                       (Unspecified)
system.ruby.network.routers221.forwarded_packets      3570082                       (Unspecified)
system.ruby.network.routers221.generated_packets      1843092                       (Unspecified)
system.ruby.network.routers221.received_packets      1891409                       (Unspecified)
system.ruby.network.routers221.sw_input_arbiter_activity     19000527                       (Unspecified)
system.ruby.network.routers221.sw_output_arbiter_activity     18595999                       (Unspecified)
system.ruby.network.routers222.buffer_reads      8168874                       (Unspecified)
system.ruby.network.routers222.buffer_writes      8168874                       (Unspecified)
system.ruby.network.routers222.crossbar_activity      8168874                       (Unspecified)
system.ruby.network.routers222.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers222.generated_packets      1585586                       (Unspecified)
system.ruby.network.routers222.received_packets      1611696                       (Unspecified)
system.ruby.network.routers222.sw_input_arbiter_activity      8207558                       (Unspecified)
system.ruby.network.routers222.sw_output_arbiter_activity      8168874                       (Unspecified)
system.ruby.network.routers223.buffer_reads     15346269                       (Unspecified)
system.ruby.network.routers223.buffer_writes     15346269                       (Unspecified)
system.ruby.network.routers223.crossbar_activity     15346269                       (Unspecified)
system.ruby.network.routers223.forwarded_packets      2779157                       (Unspecified)
system.ruby.network.routers223.generated_packets      1607129                       (Unspecified)
system.ruby.network.routers223.received_packets      1637643                       (Unspecified)
system.ruby.network.routers223.sw_input_arbiter_activity     15621197                       (Unspecified)
system.ruby.network.routers223.sw_output_arbiter_activity     15346269                       (Unspecified)
system.ruby.network.routers231.buffer_reads     21702296                       (Unspecified)
system.ruby.network.routers231.buffer_writes     21702296                       (Unspecified)
system.ruby.network.routers231.crossbar_activity     21702296                       (Unspecified)
system.ruby.network.routers231.forwarded_packets      5040224                       (Unspecified)
system.ruby.network.routers231.generated_packets      1703925                       (Unspecified)
system.ruby.network.routers231.received_packets      1742319                       (Unspecified)
system.ruby.network.routers231.sw_input_arbiter_activity     22137965                       (Unspecified)
system.ruby.network.routers231.sw_output_arbiter_activity     21702296                       (Unspecified)
system.ruby.network.routers232.buffer_reads     13256755                       (Unspecified)
system.ruby.network.routers232.buffer_writes     13256755                       (Unspecified)
system.ruby.network.routers232.crossbar_activity     13256755                       (Unspecified)
system.ruby.network.routers232.forwarded_packets      3884585                       (Unspecified)
system.ruby.network.routers232.generated_packets       740058                       (Unspecified)
system.ruby.network.routers232.received_packets       570964                       (Unspecified)
system.ruby.network.routers232.sw_input_arbiter_activity     13360284                       (Unspecified)
system.ruby.network.routers232.sw_output_arbiter_activity     13256755                       (Unspecified)
system.ruby.network.routers233.buffer_reads     20781920                       (Unspecified)
system.ruby.network.routers233.buffer_writes     20781920                       (Unspecified)
system.ruby.network.routers233.crossbar_activity     20781920                       (Unspecified)
system.ruby.network.routers233.forwarded_packets      6869978                       (Unspecified)
system.ruby.network.routers233.generated_packets       712128                       (Unspecified)
system.ruby.network.routers233.received_packets       550278                       (Unspecified)
system.ruby.network.routers233.sw_input_arbiter_activity     21271772                       (Unspecified)
system.ruby.network.routers233.sw_output_arbiter_activity     20781920                       (Unspecified)
system.ruby.network.routers311.buffer_reads     22425397                       (Unspecified)
system.ruby.network.routers311.buffer_writes     22425397                       (Unspecified)
system.ruby.network.routers311.crossbar_activity     22425397                       (Unspecified)
system.ruby.network.routers311.forwarded_packets      7434429                       (Unspecified)
system.ruby.network.routers311.generated_packets       761290                       (Unspecified)
system.ruby.network.routers311.received_packets       586818                       (Unspecified)
system.ruby.network.routers311.sw_input_arbiter_activity     22675825                       (Unspecified)
system.ruby.network.routers311.sw_output_arbiter_activity     22425397                       (Unspecified)
system.ruby.network.routers312.buffer_reads     13938084                       (Unspecified)
system.ruby.network.routers312.buffer_writes     13938084                       (Unspecified)
system.ruby.network.routers312.crossbar_activity     13938084                       (Unspecified)
system.ruby.network.routers312.forwarded_packets      4184714                       (Unspecified)
system.ruby.network.routers312.generated_packets       717633                       (Unspecified)
system.ruby.network.routers312.received_packets       554457                       (Unspecified)
system.ruby.network.routers312.sw_input_arbiter_activity     14020115                       (Unspecified)
system.ruby.network.routers312.sw_output_arbiter_activity     13938084                       (Unspecified)
system.ruby.network.routers313.buffer_reads      8177727                       (Unspecified)
system.ruby.network.routers313.buffer_writes      8177727                       (Unspecified)
system.ruby.network.routers313.crossbar_activity      8177727                       (Unspecified)
system.ruby.network.routers313.forwarded_packets      2238799                       (Unspecified)
system.ruby.network.routers313.generated_packets       554063                       (Unspecified)
system.ruby.network.routers313.received_packets       403101                       (Unspecified)
system.ruby.network.routers313.sw_input_arbiter_activity      8182400                       (Unspecified)
system.ruby.network.routers313.sw_output_arbiter_activity      8177727                       (Unspecified)
system.ruby.network.routers321.buffer_reads     13545492                       (Unspecified)
system.ruby.network.routers321.buffer_writes     13545492                       (Unspecified)
system.ruby.network.routers321.crossbar_activity     13545492                       (Unspecified)
system.ruby.network.routers321.forwarded_packets      4008212                       (Unspecified)
system.ruby.network.routers321.generated_packets       730177                       (Unspecified)
system.ruby.network.routers321.received_packets       564007                       (Unspecified)
system.ruby.network.routers321.sw_input_arbiter_activity     13643548                       (Unspecified)
system.ruby.network.routers321.sw_output_arbiter_activity     13545492                       (Unspecified)
system.ruby.network.routers322.buffer_reads     19399414                       (Unspecified)
system.ruby.network.routers322.buffer_writes     19399414                       (Unspecified)
system.ruby.network.routers322.crossbar_activity     19399414                       (Unspecified)
system.ruby.network.routers322.forwarded_packets      6244636                       (Unspecified)
system.ruby.network.routers322.generated_packets       761735                       (Unspecified)
system.ruby.network.routers322.received_packets       587787                       (Unspecified)
system.ruby.network.routers322.sw_input_arbiter_activity     19630296                       (Unspecified)
system.ruby.network.routers322.sw_output_arbiter_activity     19399414                       (Unspecified)
system.ruby.network.routers323.buffer_reads      7616211                       (Unspecified)
system.ruby.network.routers323.buffer_writes      7616211                       (Unspecified)
system.ruby.network.routers323.crossbar_activity      7616211                       (Unspecified)
system.ruby.network.routers323.forwarded_packets      1687886                       (Unspecified)
system.ruby.network.routers323.generated_packets       727100                       (Unspecified)
system.ruby.network.routers323.received_packets       561649                       (Unspecified)
system.ruby.network.routers323.sw_input_arbiter_activity      7632968                       (Unspecified)
system.ruby.network.routers323.sw_output_arbiter_activity      7616211                       (Unspecified)
system.ruby.network.routers331.buffer_reads      6879093                       (Unspecified)
system.ruby.network.routers331.buffer_writes      6879093                       (Unspecified)
system.ruby.network.routers331.crossbar_activity      6879093                       (Unspecified)
system.ruby.network.routers331.forwarded_packets      1360974                       (Unspecified)
system.ruby.network.routers331.generated_packets       751889                       (Unspecified)
system.ruby.network.routers331.received_packets       579642                       (Unspecified)
system.ruby.network.routers331.sw_input_arbiter_activity      6906048                       (Unspecified)
system.ruby.network.routers331.sw_output_arbiter_activity      6879093                       (Unspecified)
system.ruby.network.routers332.buffer_reads      5913792                       (Unspecified)
system.ruby.network.routers332.buffer_writes      5913792                       (Unspecified)
system.ruby.network.routers332.crossbar_activity      5913792                       (Unspecified)
system.ruby.network.routers332.forwarded_packets      1013046                       (Unspecified)
system.ruby.network.routers332.generated_packets       731750                       (Unspecified)
system.ruby.network.routers332.received_packets       565456                       (Unspecified)
system.ruby.network.routers332.sw_input_arbiter_activity      5933835                       (Unspecified)
system.ruby.network.routers332.sw_output_arbiter_activity      5913792                       (Unspecified)
system.ruby.network.routers333.buffer_reads      3328591                       (Unspecified)
system.ruby.network.routers333.buffer_writes      3328591                       (Unspecified)
system.ruby.network.routers333.crossbar_activity      3328591                       (Unspecified)
system.ruby.network.routers333.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers333.generated_packets       733649                       (Unspecified)
system.ruby.network.routers333.received_packets       567002                       (Unspecified)
system.ruby.network.routers333.sw_input_arbiter_activity      3333047                       (Unspecified)
system.ruby.network.routers333.sw_output_arbiter_activity      3328591                       (Unspecified)

---------- End Simulation Statistics   ----------
