
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032196                       # Number of seconds simulated
sim_ticks                                 32196472005                       # Number of ticks simulated
final_tick                               603699395124                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79449                       # Simulator instruction rate (inst/s)
host_op_rate                                   107191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2325442                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886908                       # Number of bytes of host memory used
host_seconds                                 13845.31                       # Real time elapsed on the host
sim_insts                                  1100000003                       # Number of instructions simulated
sim_ops                                    1484089553                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1264512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1266432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       334336                       # Number of bytes written to this memory
system.physmem.bytes_written::total            334336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         9879                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9894                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2612                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2612                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        59634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     39274862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39334496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        59634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10384243                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10384243                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10384243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        59634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     39274862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49718739                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 77209766                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         28422875                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     24851906                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1803422                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      14235587                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         13672020                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2044555                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        56889                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     33532031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              158184065                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            28422875                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15716575                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              32566329                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8846375                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3610768                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16528294                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        713737                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     76741849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.372814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.173423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44175520     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1615648      2.11%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2952172      3.85%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2769499      3.61%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4554919      5.94%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4748321      6.19%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1127096      1.47%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           847614      1.10%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13951060     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     76741849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368125                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.048757                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         34579348                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3491473                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          31517482                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        126021                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7027515                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3093145                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5204                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      176981797                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1364                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7027515                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         36027384                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1113851                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       412063                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          30178968                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1982059                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      172323724                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         689071                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        781842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    228802739                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     784375674                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    784375674                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896161                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         79906567                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        20348                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5341994                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     26502004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5761854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        96687                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1978239                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          163085346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         137648990                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       183017                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     48954288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    134392073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     76741849                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.793663                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.841037                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     26418464     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14331860     18.68%     53.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12533562     16.33%     69.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7677304     10.00%     79.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8029673     10.46%     89.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4727436      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2084459      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       557260      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       381831      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     76741849                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          541872     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         174858     21.39%     87.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        100589     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     107975202     78.44%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1085072      0.79%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     23688711     17.21%     96.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4890084      3.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      137648990                       # Type of FU issued
system.switch_cpus.iq.rate                   1.782792                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              817319                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    353040165                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    212059913                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133152371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138466309                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       337395                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7571933                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          858                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1408499                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7027515                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          573005                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         53305                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    163105203                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       191815                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      26502004                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5761854                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          30580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       960503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1060858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2021361                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     135073371                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      22763582                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2575619                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             27534946                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20413557                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4771364                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.749434                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133302157                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133152371                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81827125                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         199734075                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.724553                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.409680                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     49494210                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1808169                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     69714334                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.629673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.321313                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     31901026     45.76%     45.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14846900     21.30%     67.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8306555     11.92%     78.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2814309      4.04%     83.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2695894      3.87%     86.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1125935      1.62%     88.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3008687      4.32%     92.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       876949      1.26%     94.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4138079      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     69714334                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611585                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789105                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179496                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       4138079                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            228682050                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           333245159                       # The number of ROB writes
system.switch_cpus.timesIdled                   25404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  467917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.772098                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.772098                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.295173                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.295173                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        624798456                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       174545205                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       182403559                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                           9894                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           303716                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42662                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.119122                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4988.598143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      14.991391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4952.131033                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.387161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           22810.892272                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.152240                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.151127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.696133                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        39761                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   39761                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14361                       # number of Writeback hits
system.l2.Writeback_hits::total                 14361                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         39761                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39761                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        39761                       # number of overall hits
system.l2.overall_hits::total                   39761                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9879                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9894                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9879                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9894                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9879                       # number of overall misses
system.l2.overall_misses::total                  9894                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       855608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    398193799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       399049407                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       855608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    398193799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        399049407                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       855608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    398193799                       # number of overall miss cycles
system.l2.overall_miss_latency::total       399049407                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49655                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14361                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14361                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49655                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49655                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.199013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.199255                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.199013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199255                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.199013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199255                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 57040.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40307.095759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 40332.464827                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 57040.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40307.095759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40332.464827                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 57040.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40307.095759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40332.464827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2612                       # number of writebacks
system.l2.writebacks::total                      2612                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9894                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9894                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9894                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       768498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    340684545                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    341453043                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       768498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    340684545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    341453043                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       768498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    340684545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    341453043                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.199013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.199255                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.199013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199255                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.199013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199255                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51233.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34485.731855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 34511.122195                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51233.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34485.731855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 34511.122195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51233.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34485.731855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 34511.122195                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.991388                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016560391                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1875572.677122                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.991388                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.024025                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868576                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16528277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16528277                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16528277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16528277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16528277                       # number of overall hits
system.cpu.icache.overall_hits::total        16528277                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             17                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            17                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       975167                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       975167                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       975167                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       975167                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       975167                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       975167                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16528294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16528294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16528294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16528294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16528294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16528294                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57362.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57362.764706                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57362.764706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57362.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57362.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57362.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       873225                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       873225                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       873225                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       873225                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       873225                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       873225                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        58215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        58215                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        58215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        58215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        58215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        58215                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49640                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                246463026                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49896                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4939.534752                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.124802                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.875198                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.824706                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.175294                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20680265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20680265                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9931                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     25013757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25013757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     25013757                       # number of overall hits
system.cpu.dcache.overall_hits::total        25013757                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       142172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        142172                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       142172                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142172                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       142172                       # number of overall misses
system.cpu.dcache.overall_misses::total        142172                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4254099974                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4254099974                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4254099974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4254099974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4254099974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4254099974                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     20822437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20822437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     25155929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25155929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     25155929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25155929                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006828                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005652                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005652                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29922.206721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29922.206721                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29922.206721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29922.206721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29922.206721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29922.206721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14361                       # number of writebacks
system.cpu.dcache.writebacks::total             14361                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        92532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        92532                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        92532                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92532                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        92532                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92532                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49640                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49640                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    678102182                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    678102182                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    678102182                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    678102182                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    678102182                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    678102182                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13660.398509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13660.398509                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13660.398509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13660.398509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13660.398509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13660.398509                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
