\hypertarget{struct_p_w_r___type_def}{\section{P\-W\-R\-\_\-\-Type\-Def Struct Reference}
\label{struct_p_w_r___type_def}\index{P\-W\-R\-\_\-\-Type\-Def@{P\-W\-R\-\_\-\-Type\-Def}}
}


Power Control.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{C\-S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Power Control. 

\subsection{Field Documentation}
\hypertarget{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{P\-W\-R\-\_\-\-Type\-Def@{P\-W\-R\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!PWR_TypeDef@{P\-W\-R\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
P\-W\-R power control register, Address offset\-: 0x00 \hypertarget{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{\index{P\-W\-R\-\_\-\-Type\-Def@{P\-W\-R\-\_\-\-Type\-Def}!C\-S\-R@{C\-S\-R}}
\index{C\-S\-R@{C\-S\-R}!PWR_TypeDef@{P\-W\-R\-\_\-\-Type\-Def}}
\subsubsection[{C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-S\-R}}\label{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}
P\-W\-R power control/status register, Address offset\-: 0x04 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
