{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475345389112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475345389113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 15:09:48 2016 " "Processing started: Sat Oct 01 15:09:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475345389113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1475345389113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder --convert_bdf_to_vhdl=\"C:/Users/U/Documents/GitHub/LiCy/Reed Solomon decoder/RSIntegration.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder --convert_bdf_to_vhdl=\"C:/Users/U/Documents/GitHub/LiCy/Reed Solomon decoder/RSIntegration.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1475345389113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsintegration.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rsintegration.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RSIntegration " "Found entity 1: RSIntegration" {  } { { "rsintegration.bdf" "" { Schematic "C:/Users/U/Documents/GitHub/LiCy/Reed Solomon decoder/rsintegration.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475345389429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1475345389429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1475345389450 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "Omega2\[3..0\] " "Pin \"Omega2\[3..0\]\" overlaps another pin, block, or symbol" {  } { { "rsintegration.bdf" "" { Schematic "C:/Users/U/Documents/GitHub/LiCy/Reed Solomon decoder/rsintegration.bdf" { { 784 1248 1443 800 "Omega2\[3..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1475345389454 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "Omega0\[3..0\] " "Pin \"Omega0\[3..0\]\" overlaps another pin, block, or symbol" {  } { { "rsintegration.bdf" "" { Schematic "C:/Users/U/Documents/GitHub/LiCy/Reed Solomon decoder/rsintegration.bdf" { { 784 1600 1795 800 "Omega0\[3..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1475345389454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 2 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475345389486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 15:09:49 2016 " "Processing ended: Sat Oct 01 15:09:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475345389486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475345389486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475345389486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1475345389486 ""}
