$date
	Thu Oct 12 10:38:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg6_tb $end
$var wire 1 ! A $end
$var reg 1 " Q $end
$var reg 1 # clk $end
$scope module r1 $end
$var wire 1 " Q $end
$var wire 1 # clk $end
$var wire 5 $ I [5:1] $end
$var wire 1 ! A $end
$scope module d1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var reg 1 & Q $end
$upscope $end
$scope module d2 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 ( reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module d3 $end
$var wire 1 * D $end
$var wire 1 # clk $end
$var wire 1 + reset $end
$var reg 1 , Q $end
$upscope $end
$scope module d4 $end
$var wire 1 - D $end
$var wire 1 # clk $end
$var wire 1 . reset $end
$var reg 1 / Q $end
$upscope $end
$scope module d5 $end
$var wire 1 0 D $end
$var wire 1 # clk $end
$var wire 1 1 reset $end
$var reg 1 2 Q $end
$upscope $end
$scope module d6 $end
$var wire 1 3 D $end
$var wire 1 # clk $end
$var wire 1 4 reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
x3
x2
01
x0
x/
0.
x-
x,
0+
x*
x)
0(
1'
1&
0%
b1xxxx $
1#
1"
x!
$end
#10
0#
#20
1*
0'
1)
b1xxx $
0&
1#
0"
#30
0#
#40
1'
0*
1-
1&
0)
b101xx $
1,
1#
1"
#50
0#
#60
10
0-
1*
0'
1/
0,
1)
b101x $
0&
1#
0"
#70
0#
#80
1'
0*
1-
00
13
1&
0)
1,
0/
b10101 $
12
1#
1"
#90
0#
#100
03
10
0-
1*
0'
1!
02
1/
0,
1)
b1010 $
0&
1#
0"
#110
0#
#120
1'
0*
1-
00
13
1&
0)
1,
0/
b10101 $
12
0!
1#
1"
#130
0#
#140
03
10
0-
1*
0'
1!
02
1/
0,
1)
b1010 $
0&
1#
0"
#150
0#
#160
0*
1-
00
13
0)
1,
0/
b101 $
12
0!
1#
