
*** Running vivado
    with args -log counter_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source counter_top.tcl -notrace
Command: synth_design -top counter_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48897
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.230 ; gain = 0.000 ; free physical = 4623 ; free virtual = 40813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_top' [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_vio' [/home/newielab1/Documents/Dlab-main/02-counter-fpga/synth_1/.Xil/Vivado-48868-newielab1-23/realtime/top_vio_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_vio' (2#1) [/home/newielab1/Documents/Dlab-main/02-counter-fpga/synth_1/.Xil/Vivado-48868-newielab1-23/realtime/top_vio_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter_top.sv:38]
INFO: [Synth 8-6157] synthesizing module 'top_ila' [/home/newielab1/Documents/Dlab-main/02-counter-fpga/synth_1/.Xil/Vivado-48868-newielab1-23/realtime/top_ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ila' (3#1) [/home/newielab1/Documents/Dlab-main/02-counter-fpga/synth_1/.Xil/Vivado-48868-newielab1-23/realtime/top_ila_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio0'. This will prevent further optimization [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter_top.sv:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dut0'. This will prevent further optimization [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter_top.sv:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila0'. This will prevent further optimization [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter_top.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'counter_top' (4#1) [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/counter_top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.230 ; gain = 0.000 ; free physical = 3740 ; free virtual = 39930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.230 ; gain = 0.000 ; free physical = 3729 ; free virtual = 39919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.230 ; gain = 0.000 ; free physical = 3729 ; free virtual = 39919
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.230 ; gain = 0.000 ; free physical = 3729 ; free virtual = 39919
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/newielab1/Documents/Dlab-main/02-counter-fpga/build/fpga/counter_top.gen/sources_1/ip/top_vio/top_vio/top_vio_in_context.xdc] for cell 'vio0'
Finished Parsing XDC File [/home/newielab1/Documents/Dlab-main/02-counter-fpga/build/fpga/counter_top.gen/sources_1/ip/top_vio/top_vio/top_vio_in_context.xdc] for cell 'vio0'
Parsing XDC File [/home/newielab1/Documents/Dlab-main/02-counter-fpga/build/fpga/counter_top.gen/sources_1/ip/top_ila/top_ila/top_ila_in_context.xdc] for cell 'ila0'
Finished Parsing XDC File [/home/newielab1/Documents/Dlab-main/02-counter-fpga/build/fpga/counter_top.gen/sources_1/ip/top_ila/top_ila/top_ila_in_context.xdc] for cell 'ila0'
Parsing XDC File [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/newielab1/Documents/Dlab-main/02-counter-fpga/src/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.492 ; gain = 0.000 ; free physical = 4432 ; free virtual = 40622
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.492 ; gain = 0.000 ; free physical = 4432 ; free virtual = 40622
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4496 ; free virtual = 40686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4496 ; free virtual = 40686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vio0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4496 ; free virtual = 40686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4496 ; free virtual = 40687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4498 ; free virtual = 40692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4425 ; free virtual = 40619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4402 ; free virtual = 40596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4402 ; free virtual = 40596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |top_vio       |         1|
|2     |top_ila       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |top_ila |     1|
|2     |top_vio |     1|
|3     |LUT1    |     1|
|4     |LUT2    |     1|
|5     |LUT3    |     3|
|6     |LUT5    |     1|
|7     |LUT6    |     2|
|8     |FDCE    |     4|
|9     |IBUF    |     1|
|10    |OBUF    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2582.492 ; gain = 0.000 ; free physical = 4411 ; free virtual = 40605
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4411 ; free virtual = 40605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.492 ; gain = 0.000 ; free physical = 4444 ; free virtual = 40638
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.492 ; gain = 0.000 ; free physical = 4497 ; free virtual = 40691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 267121c5
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2582.492 ; gain = 62.262 ; free physical = 4614 ; free virtual = 40808
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Documents/Dlab-main/02-counter-fpga/synth_1/counter_top.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri May 30 15:45:27 2025...
