// Seed: 3605915563
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output id_6
);
  type_9(
      1'b0, id_0, 1, 1'h0
  ); type_10(
      id_6, ~id_3, 1
  );
  assign id_6 = 1;
  always @(posedge id_2 or id_5) begin
    if (id_4) id_6 <= 1;
  end
endmodule
