;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* S0 */
S0__0__DR EQU CYREG_GPIO_PRT1_DR
S0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
S0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
S0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
S0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
S0__0__HSIOM_MASK EQU 0xF0000000
S0__0__HSIOM_SHIFT EQU 28
S0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
S0__0__INTR EQU CYREG_GPIO_PRT1_INTR
S0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
S0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
S0__0__MASK EQU 0x80
S0__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
S0__0__OUT_SEL_SHIFT EQU 14
S0__0__OUT_SEL_VAL EQU 2
S0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
S0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
S0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
S0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
S0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
S0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
S0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
S0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
S0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
S0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
S0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
S0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
S0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
S0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
S0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
S0__0__PC EQU CYREG_GPIO_PRT1_PC
S0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
S0__0__PORT EQU 1
S0__0__PS EQU CYREG_GPIO_PRT1_PS
S0__0__SHIFT EQU 7
S0__DR EQU CYREG_GPIO_PRT1_DR
S0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
S0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
S0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
S0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
S0__INTR EQU CYREG_GPIO_PRT1_INTR
S0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
S0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
S0__MASK EQU 0x80
S0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
S0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
S0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
S0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
S0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
S0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
S0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
S0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
S0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
S0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
S0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
S0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
S0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
S0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
S0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
S0__PC EQU CYREG_GPIO_PRT1_PC
S0__PC2 EQU CYREG_GPIO_PRT1_PC2
S0__PORT EQU 1
S0__PS EQU CYREG_GPIO_PRT1_PS
S0__SHIFT EQU 7

/* CyBle */
CyBle_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CyBle_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CyBle_bless_isr__INTC_MASK EQU 0x1000
CyBle_bless_isr__INTC_NUMBER EQU 12
CyBle_bless_isr__INTC_PRIOR_MASK EQU 0xC0
CyBle_bless_isr__INTC_PRIOR_NUM EQU 3
CyBle_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CyBle_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CyBle_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CyBle_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
CyBle_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
CyBle_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
CyBle_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
CyBle_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
CyBle_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
CyBle_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
CyBle_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
CyBle_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
CyBle_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
CyBle_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
CyBle_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
CyBle_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
CyBle_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
CyBle_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
CyBle_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
CyBle_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
CyBle_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
CyBle_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
CyBle_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
CyBle_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
CyBle_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
CyBle_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
CyBle_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
CyBle_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
CyBle_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
CyBle_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
CyBle_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
CyBle_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
CyBle_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
CyBle_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
CyBle_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
CyBle_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
CyBle_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
CyBle_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
CyBle_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
CyBle_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
CyBle_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
CyBle_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
CyBle_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
CyBle_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
CyBle_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
CyBle_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
CyBle_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
CyBle_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
CyBle_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
CyBle_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
CyBle_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
CyBle_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
CyBle_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
CyBle_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
CyBle_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
CyBle_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
CyBle_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
CyBle_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
CyBle_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
CyBle_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
CyBle_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
CyBle_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
CyBle_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
CyBle_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
CyBle_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
CyBle_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
CyBle_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
CyBle_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
CyBle_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
CyBle_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
CyBle_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
CyBle_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
CyBle_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
CyBle_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
CyBle_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
CyBle_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
CyBle_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
CyBle_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
CyBle_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
CyBle_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
CyBle_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
CyBle_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
CyBle_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
CyBle_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
CyBle_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
CyBle_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
CyBle_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
CyBle_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
CyBle_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
CyBle_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
CyBle_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
CyBle_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
CyBle_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
CyBle_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
CyBle_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
CyBle_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
CyBle_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
CyBle_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
CyBle_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
CyBle_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
CyBle_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
CyBle_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
CyBle_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
CyBle_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
CyBle_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
CyBle_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
CyBle_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
CyBle_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
CyBle_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
CyBle_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
CyBle_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
CyBle_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
CyBle_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
CyBle_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
CyBle_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
CyBle_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
CyBle_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
CyBle_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
CyBle_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
CyBle_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
CyBle_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
CyBle_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
CyBle_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
CyBle_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
CyBle_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
CyBle_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
CyBle_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
CyBle_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
CyBle_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
CyBle_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
CyBle_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
CyBle_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
CyBle_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
CyBle_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
CyBle_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
CyBle_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
CyBle_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
CyBle_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
CyBle_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
CyBle_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
CyBle_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
CyBle_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
CyBle_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
CyBle_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
CyBle_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
CyBle_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
CyBle_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
CyBle_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
CyBle_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
CyBle_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
CyBle_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
CyBle_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
CyBle_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
CyBle_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
CyBle_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
CyBle_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
CyBle_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
CyBle_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
CyBle_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
CyBle_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
CyBle_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
CyBle_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
CyBle_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
CyBle_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
CyBle_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
CyBle_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
CyBle_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
CyBle_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
CyBle_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
CyBle_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
CyBle_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
CyBle_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
CyBle_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
CyBle_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
CyBle_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
CyBle_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
CyBle_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
CyBle_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
CyBle_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
CyBle_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
CyBle_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
CyBle_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
CyBle_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
CyBle_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
CyBle_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
CyBle_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
CyBle_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
CyBle_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
CyBle_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
CyBle_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
CyBle_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
CyBle_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
CyBle_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
CyBle_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
CyBle_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
CyBle_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
CyBle_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
CyBle_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
CyBle_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
CyBle_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
CyBle_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
CyBle_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
CyBle_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
CyBle_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
CyBle_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
CyBle_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
CyBle_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
CyBle_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
CyBle_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
CyBle_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
CyBle_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
CyBle_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
CyBle_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
CyBle_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
CyBle_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
CyBle_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
CyBle_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
CyBle_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
CyBle_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
CyBle_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
CyBle_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
CyBle_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
CyBle_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
CyBle_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
CyBle_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
CyBle_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
CyBle_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
CyBle_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
CyBle_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
CyBle_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
CyBle_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
CyBle_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
CyBle_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
CyBle_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
CyBle_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
CyBle_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
CyBle_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
CyBle_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
CyBle_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
CyBle_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
CyBle_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
CyBle_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
CyBle_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
CyBle_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
CyBle_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* PinLeft */
PinLeft__0__DR EQU CYREG_GPIO_PRT3_DR
PinLeft__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PinLeft__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PinLeft__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PinLeft__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PinLeft__0__HSIOM_MASK EQU 0x0F000000
PinLeft__0__HSIOM_SHIFT EQU 24
PinLeft__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinLeft__0__INTR EQU CYREG_GPIO_PRT3_INTR
PinLeft__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinLeft__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PinLeft__0__MASK EQU 0x40
PinLeft__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PinLeft__0__OUT_SEL_SHIFT EQU 12
PinLeft__0__OUT_SEL_VAL EQU 0
PinLeft__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PinLeft__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PinLeft__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PinLeft__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PinLeft__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PinLeft__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PinLeft__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PinLeft__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PinLeft__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PinLeft__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PinLeft__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PinLeft__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PinLeft__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PinLeft__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PinLeft__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PinLeft__0__PC EQU CYREG_GPIO_PRT3_PC
PinLeft__0__PC2 EQU CYREG_GPIO_PRT3_PC2
PinLeft__0__PORT EQU 3
PinLeft__0__PS EQU CYREG_GPIO_PRT3_PS
PinLeft__0__SHIFT EQU 6
PinLeft__DR EQU CYREG_GPIO_PRT3_DR
PinLeft__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PinLeft__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PinLeft__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PinLeft__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinLeft__INTR EQU CYREG_GPIO_PRT3_INTR
PinLeft__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinLeft__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PinLeft__MASK EQU 0x40
PinLeft__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PinLeft__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PinLeft__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PinLeft__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PinLeft__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PinLeft__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PinLeft__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PinLeft__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PinLeft__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PinLeft__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PinLeft__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PinLeft__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PinLeft__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PinLeft__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PinLeft__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PinLeft__PC EQU CYREG_GPIO_PRT3_PC
PinLeft__PC2 EQU CYREG_GPIO_PRT3_PC2
PinLeft__PORT EQU 3
PinLeft__PS EQU CYREG_GPIO_PRT3_PS
PinLeft__SHIFT EQU 6

/* PinStop */
PinStop__0__DR EQU CYREG_GPIO_PRT2_DR
PinStop__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinStop__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinStop__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinStop__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PinStop__0__HSIOM_MASK EQU 0x0F000000
PinStop__0__HSIOM_SHIFT EQU 24
PinStop__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinStop__0__INTR EQU CYREG_GPIO_PRT2_INTR
PinStop__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinStop__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinStop__0__MASK EQU 0x40
PinStop__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PinStop__0__OUT_SEL_SHIFT EQU 12
PinStop__0__OUT_SEL_VAL EQU 2
PinStop__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinStop__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinStop__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinStop__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinStop__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinStop__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinStop__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinStop__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinStop__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinStop__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinStop__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinStop__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinStop__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinStop__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinStop__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinStop__0__PC EQU CYREG_GPIO_PRT2_PC
PinStop__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PinStop__0__PORT EQU 2
PinStop__0__PS EQU CYREG_GPIO_PRT2_PS
PinStop__0__SHIFT EQU 6
PinStop__DR EQU CYREG_GPIO_PRT2_DR
PinStop__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinStop__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinStop__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinStop__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinStop__INTR EQU CYREG_GPIO_PRT2_INTR
PinStop__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinStop__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinStop__MASK EQU 0x40
PinStop__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinStop__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinStop__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinStop__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinStop__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinStop__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinStop__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinStop__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinStop__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinStop__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinStop__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinStop__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinStop__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinStop__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinStop__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinStop__PC EQU CYREG_GPIO_PRT2_PC
PinStop__PC2 EQU CYREG_GPIO_PRT2_PC2
PinStop__PORT EQU 2
PinStop__PS EQU CYREG_GPIO_PRT2_PS
PinStop__SHIFT EQU 6

/* PinRight */
PinRight__0__DR EQU CYREG_GPIO_PRT3_DR
PinRight__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PinRight__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PinRight__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PinRight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PinRight__0__HSIOM_MASK EQU 0xF0000000
PinRight__0__HSIOM_SHIFT EQU 28
PinRight__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinRight__0__INTR EQU CYREG_GPIO_PRT3_INTR
PinRight__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinRight__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PinRight__0__MASK EQU 0x80
PinRight__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PinRight__0__OUT_SEL_SHIFT EQU 14
PinRight__0__OUT_SEL_VAL EQU 1
PinRight__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PinRight__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PinRight__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PinRight__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PinRight__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PinRight__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PinRight__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PinRight__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PinRight__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PinRight__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PinRight__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PinRight__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PinRight__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PinRight__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PinRight__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PinRight__0__PC EQU CYREG_GPIO_PRT3_PC
PinRight__0__PC2 EQU CYREG_GPIO_PRT3_PC2
PinRight__0__PORT EQU 3
PinRight__0__PS EQU CYREG_GPIO_PRT3_PS
PinRight__0__SHIFT EQU 7
PinRight__DR EQU CYREG_GPIO_PRT3_DR
PinRight__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PinRight__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PinRight__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PinRight__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinRight__INTR EQU CYREG_GPIO_PRT3_INTR
PinRight__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PinRight__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PinRight__MASK EQU 0x80
PinRight__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PinRight__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PinRight__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PinRight__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PinRight__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PinRight__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PinRight__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PinRight__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PinRight__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PinRight__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PinRight__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PinRight__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PinRight__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PinRight__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PinRight__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PinRight__PC EQU CYREG_GPIO_PRT3_PC
PinRight__PC2 EQU CYREG_GPIO_PRT3_PC2
PinRight__PORT EQU 3
PinRight__PS EQU CYREG_GPIO_PRT3_PS
PinRight__SHIFT EQU 7

/* StripLights */
StripLights_B_WS2811_ctrl__0__MASK EQU 0x01
StripLights_B_WS2811_ctrl__0__POS EQU 0
StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__3__MASK EQU 0x08
StripLights_B_WS2811_ctrl__3__POS EQU 3
StripLights_B_WS2811_ctrl__4__MASK EQU 0x10
StripLights_B_WS2811_ctrl__4__POS EQU 4
StripLights_B_WS2811_ctrl__5__MASK EQU 0x20
StripLights_B_WS2811_ctrl__5__POS EQU 5
StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
StripLights_B_WS2811_ctrl__CONTROL_REG EQU CYREG_UDB_W8_CTL1
StripLights_B_WS2811_ctrl__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_ctrl__COUNT_REG EQU CYREG_UDB_W8_CTL1
StripLights_B_WS2811_ctrl__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_ctrl__MASK EQU 0x39
StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_ctrl__PERIOD_REG EQU CYREG_UDB_W8_MSK1
StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
StripLights_B_WS2811_dshifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
StripLights_B_WS2811_dshifter_u0__A0_REG EQU CYREG_UDB_W8_A01
StripLights_B_WS2811_dshifter_u0__A1_REG EQU CYREG_UDB_W8_A11
StripLights_B_WS2811_dshifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
StripLights_B_WS2811_dshifter_u0__D0_REG EQU CYREG_UDB_W8_D01
StripLights_B_WS2811_dshifter_u0__D1_REG EQU CYREG_UDB_W8_D11
StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
StripLights_B_WS2811_dshifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
StripLights_B_WS2811_dshifter_u0__F0_REG EQU CYREG_UDB_W8_F01
StripLights_B_WS2811_dshifter_u0__F1_REG EQU CYREG_UDB_W8_F11
StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
StripLights_B_WS2811_pwm8_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
StripLights_B_WS2811_pwm8_u0__A0_REG EQU CYREG_UDB_W8_A02
StripLights_B_WS2811_pwm8_u0__A1_REG EQU CYREG_UDB_W8_A12
StripLights_B_WS2811_pwm8_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
StripLights_B_WS2811_pwm8_u0__D0_REG EQU CYREG_UDB_W8_D02
StripLights_B_WS2811_pwm8_u0__D1_REG EQU CYREG_UDB_W8_D12
StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
StripLights_B_WS2811_pwm8_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
StripLights_B_WS2811_pwm8_u0__F0_REG EQU CYREG_UDB_W8_F02
StripLights_B_WS2811_pwm8_u0__F1_REG EQU CYREG_UDB_W8_F12
StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
StripLights_B_WS2811_StatusReg__0__MASK EQU 0x01
StripLights_B_WS2811_StatusReg__0__POS EQU 0
StripLights_B_WS2811_StatusReg__1__MASK EQU 0x02
StripLights_B_WS2811_StatusReg__1__POS EQU 1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
StripLights_B_WS2811_StatusReg__6__MASK EQU 0x40
StripLights_B_WS2811_StatusReg__6__POS EQU 6
StripLights_B_WS2811_StatusReg__7__MASK EQU 0x80
StripLights_B_WS2811_StatusReg__7__POS EQU 7
StripLights_B_WS2811_StatusReg__MASK EQU 0xC3
StripLights_B_WS2811_StatusReg__MASK_REG EQU CYREG_UDB_W8_MSK1
StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
StripLights_B_WS2811_StatusReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_StatusReg__STATUS_REG EQU CYREG_UDB_W8_ST1
StripLights_cisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_cisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_cisr__INTC_MASK EQU 0x02
StripLights_cisr__INTC_NUMBER EQU 1
StripLights_cisr__INTC_PRIOR_MASK EQU 0xC000
StripLights_cisr__INTC_PRIOR_NUM EQU 0
StripLights_cisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_cisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_cisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
StripLights_Clock_1__DIV_ID EQU 0x00000040
StripLights_Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
StripLights_Clock_1__PA_DIV_ID EQU 0x000000FF
StripLights_fisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_fisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_fisr__INTC_MASK EQU 0x04
StripLights_fisr__INTC_NUMBER EQU 2
StripLights_fisr__INTC_PRIOR_MASK EQU 0xC00000
StripLights_fisr__INTC_PRIOR_NUM EQU 0
StripLights_fisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_fisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_fisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_StringSel_Sync_ctrl_reg__0__MASK EQU 0x01
StripLights_StringSel_Sync_ctrl_reg__0__POS EQU 0
StripLights_StringSel_Sync_ctrl_reg__1__MASK EQU 0x02
StripLights_StringSel_Sync_ctrl_reg__1__POS EQU 1
StripLights_StringSel_Sync_ctrl_reg__2__MASK EQU 0x04
StripLights_StringSel_Sync_ctrl_reg__2__POS EQU 2
StripLights_StringSel_Sync_ctrl_reg__3__MASK EQU 0x08
StripLights_StringSel_Sync_ctrl_reg__3__POS EQU 3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
StripLights_StringSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
StripLights_StringSel_Sync_ctrl_reg__MASK EQU 0x0F
StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

/* ControlStatusRegs */
ControlStatusRegs_Sync_ctrl_reg__0__MASK EQU 0x01
ControlStatusRegs_Sync_ctrl_reg__0__POS EQU 0
ControlStatusRegs_Sync_ctrl_reg__1__MASK EQU 0x02
ControlStatusRegs_Sync_ctrl_reg__1__POS EQU 1
ControlStatusRegs_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
ControlStatusRegs_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
ControlStatusRegs_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
ControlStatusRegs_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
ControlStatusRegs_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
ControlStatusRegs_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
ControlStatusRegs_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
ControlStatusRegs_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
ControlStatusRegs_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
ControlStatusRegs_Sync_ctrl_reg__2__MASK EQU 0x04
ControlStatusRegs_Sync_ctrl_reg__2__POS EQU 2
ControlStatusRegs_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
ControlStatusRegs_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
ControlStatusRegs_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
ControlStatusRegs_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
ControlStatusRegs_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
ControlStatusRegs_Sync_ctrl_reg__MASK EQU 0x07
ControlStatusRegs_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
ControlStatusRegs_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
ControlStatusRegs_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x00
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
