// Seed: 3422577559
module module_0 (
    input wand id_0,
    input supply0 id_1
);
  always_latch @(posedge 1, negedge id_0) disable id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input logic   id_1
);
  assign id_3 = 1'b0 + 1;
  assign id_3 = id_0 - id_0;
  wire id_4;
  id_5 :
  assert property (@(posedge 1) id_1)
  else begin : LABEL_0
    id_3 <= 1;
    if (id_0) id_5 = id_5;
    else begin : LABEL_0
      id_3 = id_3;
      id_5 = id_1;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_3 = id_5;
endmodule
