Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 15:42:22 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.072        0.000                      0                 1084        0.047        0.000                      0                 1084       48.750        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.072        0.000                      0                 1080        0.047        0.000                      0                 1080       48.750        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.471        0.000                      0                    4        0.939        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.060ns  (logic 3.090ns (19.240%)  route 12.970ns (80.760%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.001 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.314 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.438    17.752    sm/ram_reg_i_22_0[4]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.306    18.058 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           1.017    19.075    sm/ram_reg_i_65_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.199 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           1.043    20.242    sm/D_registers_q_reg[5][11]
    SLICE_X47Y53         LUT5 (Prop_lut5_I4_O)        0.150    20.392 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.878    21.269    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768   104.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.341    
                         arrival time                         -21.269    
  -------------------------------------------------------------------
                         slack                                 83.072    

Slack (MET) :             83.310ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.821ns  (logic 2.979ns (18.829%)  route 12.842ns (81.171%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.200 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.618    17.819    sm/ram_reg_i_22_0[0]
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.306    18.125 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.886    19.011    sm/ram_reg_i_77_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.135 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.162    20.297    sm/D_registers_q_reg[5][7]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.153    20.450 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.581    21.030    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769   104.340    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.340    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                 83.310    

Slack (MET) :             83.357ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.978ns  (logic 3.064ns (19.177%)  route 12.914ns (80.823%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.001 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.314 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.438    17.752    sm/ram_reg_i_22_0[4]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.306    18.058 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           1.017    19.075    sm/ram_reg_i_65_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.199 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           1.043    20.242    display/ram_reg_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.821    21.187    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   104.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.543    
                         arrival time                         -21.187    
  -------------------------------------------------------------------
                         slack                                 83.357    

Slack (MET) :             83.551ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.581ns  (logic 2.900ns (18.613%)  route 12.681ns (81.387%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.126 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.585    17.711    alum/data1[6]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.302    18.013 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.286    18.299    sm/D_registers_q_reg[7][6]
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    18.423 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.386    19.809    sm/D_states_q_reg[6]_rep__0_4
    SLICE_X47Y54         LUT5 (Prop_lut5_I4_O)        0.152    19.961 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.828    20.790    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.768   104.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.341    
                         arrival time                         -20.790    
  -------------------------------------------------------------------
                         slack                                 83.551    

Slack (MET) :             83.633ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.499ns  (logic 2.980ns (19.227%)  route 12.519ns (80.773%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.744    14.751    L_reg/M_sm_ra1[2]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.150    14.901 r  L_reg/ram_reg_i_35/O
                         net (fo=11, routed)          1.211    16.111    L_reg/ram_reg_i_29_1[0]
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.326    16.437 r  L_reg/out_sig0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.437    alum/ram_reg_i_86_1[0]
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.969 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/out_sig0_carry__0_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.191 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.775    17.966    sm/ram_reg_i_22_1[1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.299    18.265 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.891    19.157    sm/ram_reg_i_74_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.281 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.622    19.903    sm/D_registers_q_reg[5][8]
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    20.021 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.687    20.708    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.768   104.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.341    
                         arrival time                         -20.708    
  -------------------------------------------------------------------
                         slack                                 83.633    

Slack (MET) :             83.670ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.664ns  (logic 2.872ns (18.335%)  route 12.792ns (81.665%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.126 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.585    17.711    alum/data1[6]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.302    18.013 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.286    18.299    sm/D_registers_q_reg[7][6]
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    18.423 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.386    19.809    display/ram_reg_11
    SLICE_X47Y54         LUT5 (Prop_lut5_I3_O)        0.124    19.933 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.940    20.873    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   104.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.543    
                         arrival time                         -20.873    
  -------------------------------------------------------------------
                         slack                                 83.670    

Slack (MET) :             83.671ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.663ns  (logic 2.950ns (18.834%)  route 12.713ns (81.166%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.200 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.618    17.819    sm/ram_reg_i_22_0[0]
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.306    18.125 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.886    19.011    sm/ram_reg_i_77_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.135 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.162    20.297    display/ram_reg_9
    SLICE_X48Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.421 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.452    20.872    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   104.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.543    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 83.671    

Slack (MET) :             83.698ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 2.986ns (19.096%)  route 12.650ns (80.903%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.744    14.751    L_reg/M_sm_ra1[2]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.150    14.901 r  L_reg/ram_reg_i_35/O
                         net (fo=11, routed)          1.211    16.111    L_reg/ram_reg_i_29_1[0]
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.326    16.437 r  L_reg/out_sig0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.437    alum/ram_reg_i_86_1[0]
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.969 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/out_sig0_carry__0_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.191 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.775    17.966    sm/ram_reg_i_22_1[1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.299    18.265 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.891    19.157    sm/ram_reg_i_74_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.281 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.622    19.903    display/ram_reg_7
    SLICE_X47Y55         LUT5 (Prop_lut5_I3_O)        0.124    20.027 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.819    20.845    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   104.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.543    
                         arrival time                         -20.845    
  -------------------------------------------------------------------
                         slack                                 83.698    

Slack (MET) :             83.750ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 3.080ns (19.764%)  route 12.504ns (80.236%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 104.887 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.001 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.115 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.115    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.337 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.826    18.163    alum/p_0_in
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.299    18.462 f  alum/ram_reg_i_53/O
                         net (fo=1, routed)           0.536    18.998    sm/D_registers_q_reg[7][12]
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.122 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.684    19.806    sm/ram_reg_i_18_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.930 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.863    20.793    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.482   104.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.144    
                         clock uncertainty           -0.035   105.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.543    
                         arrival time                         -20.793    
  -------------------------------------------------------------------
                         slack                                 83.750    

Slack (MET) :             83.804ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.971ns  (logic 3.078ns (19.273%)  route 12.893ns (80.727%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          3.012     8.677    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.827 f  sm/ram_reg_i_103/O
                         net (fo=14, routed)          2.118    10.944    sm/ram_reg_i_103_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355    11.299 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.667    11.966    sm/ram_reg_i_174_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.792    12.883    sm/ram_reg_i_139_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  sm/ram_reg_i_61/O
                         net (fo=22, routed)          1.975    14.982    L_reg/M_sm_ra1[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.150    15.132 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          1.031    16.163    sm/ram_reg_13
    SLICE_X49Y53         LUT5 (Prop_lut5_I2_O)        0.326    16.489 r  sm/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    16.489    alum/ram_reg_i_101_2[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.887 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.109 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.813    17.922    alum/data1[4]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.321    18.243 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.647    18.890    sm/ram_reg_11
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.218 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           1.098    20.315    sm/D_states_q_reg[6]_rep__0_7
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    20.439 r  sm/D_registers_q[7][4]_i_1/O
                         net (fo=8, routed)           0.740    21.180    L_reg/D[4]
    SLICE_X45Y56         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.438   104.842    L_reg/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)       -0.081   104.984    L_reg/D_registers_q_reg[4][4]
  -------------------------------------------------------------------
                         required time                        104.984    
                         arrival time                         -21.180    
  -------------------------------------------------------------------
                         slack                                 83.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.908%)  route 0.263ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.940    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.908%)  route 0.263ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.940    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.908%)  route 0.263ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.940    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.908%)  route 0.263ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.940    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y53         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.887    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.805    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.887    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.805    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y20   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y56   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y59   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y53   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.996ns (19.795%)  route 4.035ns (80.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          2.682     8.408    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.152     8.560 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.810     9.370    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.696 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.543    10.239    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   104.711    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.711    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 94.471    

Slack (MET) :             94.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.996ns (19.795%)  route 4.035ns (80.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          2.682     8.408    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.152     8.560 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.810     9.370    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.696 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.543    10.239    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   104.711    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.711    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 94.471    

Slack (MET) :             94.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.996ns (19.795%)  route 4.035ns (80.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          2.682     8.408    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.152     8.560 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.810     9.370    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.696 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.543    10.239    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   104.711    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.711    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 94.471    

Slack (MET) :             94.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.996ns (19.795%)  route 4.035ns (80.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          2.682     8.408    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.152     8.560 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.810     9.370    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.696 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.543    10.239    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   104.711    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.711    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 94.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.226ns (25.637%)  route 0.656ns (74.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.451     2.086    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.098     2.184 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.388    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X57Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.226ns (25.637%)  route 0.656ns (74.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.451     2.086    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.098     2.184 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.388    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X57Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.226ns (25.637%)  route 0.656ns (74.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.451     2.086    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.098     2.184 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.388    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X57Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.226ns (25.637%)  route 0.656ns (74.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.451     2.086    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.098     2.184 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.388    fifo_reset_cond/AS[0]
    SLICE_X57Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X57Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.939    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.633ns  (logic 10.617ns (31.567%)  route 23.016ns (68.433%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 f  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.585    30.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.241 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.850    31.092    L_reg/timerseg_OBUF[6]_inst_i_1_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.216 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.379    32.594    L_reg/D_registers_q_reg[6][1]_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.152    32.746 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.297    35.043    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.728    38.771 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.771    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.313ns  (logic 10.405ns (31.233%)  route 22.909ns (68.767%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 f  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.796    30.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.452 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.803    31.255    L_reg/timerseg_OBUF[6]_inst_i_1_1
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.379 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.070    32.449    timerseg_driver/ctr/timerseg[3]
    SLICE_X63Y69         LUT4 (Prop_lut4_I1_O)        0.124    32.573 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.335    34.908    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.451 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.451    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.142ns  (logic 10.670ns (32.196%)  route 22.471ns (67.804%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.585    30.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.241 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.850    31.092    L_reg/timerseg_OBUF[6]_inst_i_1_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.216 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.238    32.453    timerseg_driver/ctr/timerseg[3]_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.152    32.605 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.893    34.498    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    38.280 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.280    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.119ns  (logic 10.408ns (31.426%)  route 22.711ns (68.574%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 f  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.796    30.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.452 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.803    31.255    L_reg/timerseg_OBUF[6]_inst_i_1_1
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.379 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.921    32.300    L_reg/D_ctr_q_reg[17]
    SLICE_X63Y70         LUT3 (Prop_lut3_I1_O)        0.124    32.424 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.286    34.710    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.257 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.257    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.037ns  (logic 10.435ns (31.585%)  route 22.602ns (68.415%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 f  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.585    30.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.241 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.850    31.092    L_reg/timerseg_OBUF[6]_inst_i_1_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.216 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.379    32.594    L_reg/D_registers_q_reg[6][1]_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124    32.718 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.883    34.601    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.175 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.175    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.004ns  (logic 10.620ns (32.177%)  route 22.385ns (67.823%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.796    30.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.452 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.803    31.255    L_reg/timerseg_OBUF[6]_inst_i_1_1
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.379 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.070    32.449    timerseg_driver/ctr/timerseg[3]
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.152    32.601 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.811    34.412    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.731    38.142 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.142    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.759ns  (logic 10.378ns (31.679%)  route 22.381ns (68.321%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.110     7.726    L_reg/Q[1]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.301     8.027 f  L_reg/L_512af19c_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.940     8.968    L_reg/L_512af19c_remainder0__0_carry_i_20_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  L_reg/L_512af19c_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.665     9.757    L_reg/L_512af19c_remainder0__0_carry_i_13_n_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  L_reg/L_512af19c_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.698    10.579    L_reg/L_512af19c_remainder0__0_carry_i_11_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  L_reg/L_512af19c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.677    11.380    L_reg/L_512af19c_remainder0__0_carry_i_10_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.498 r  L_reg/L_512af19c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.533    12.031    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    12.812 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.824    13.636    L_reg/L_512af19c_remainder0[10]
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.301    13.937 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.082    15.019    L_reg/i__carry_i_17__0_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.143 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.276    15.418    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.542 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=6, routed)           1.016    16.559    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.152    16.711 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.976    17.687    L_reg/i__carry_i_23__0_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.326    18.013 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.052    19.065    L_reg/i__carry_i_12__0_n_0
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.189 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    19.671    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.191 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.191    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.308 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.308    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.547 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.514    L_reg/L_512af19c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.301    21.815 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          1.218    23.034    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.152    23.186 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.173    24.358    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.354    24.712 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.990    25.702    L_reg/i__carry_i_5_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.332    26.034 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.679    26.713    L_reg/i__carry_i_9_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.837 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.480    27.317    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X52Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.713 r  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.713    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.036 f  timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    28.840    timerseg_driver/decimal_renderer/L_512af19c_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.306    29.146 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.263    29.408    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.532 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.585    30.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.241 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.850    31.092    L_reg/timerseg_OBUF[6]_inst_i_1_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.216 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.238    32.453    timerseg_driver/ctr/timerseg[3]_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.124    32.577 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.803    34.380    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    37.897 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.897    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.290ns  (logic 4.374ns (42.509%)  route 5.916ns (57.491%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.560     5.144    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.548     7.148    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X60Y45         LUT2 (Prop_lut2_I1_O)        0.146     7.294 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.367    11.662    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.772    15.434 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.434    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 4.381ns (44.798%)  route 5.399ns (55.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.560     5.144    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.157     6.757    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.150     6.907 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.242    11.149    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.775    14.924 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.924    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 4.151ns (43.589%)  route 5.372ns (56.411%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.638     5.222    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.316     6.994    bseg_driver/ctr/M_ctr_value[1]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.118 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.057    11.175    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         3.571    14.746 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.746    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.409ns (80.651%)  route 0.338ns (19.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.338     1.999    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.279 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.279    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.367ns (77.234%)  route 0.403ns (22.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.403     2.077    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.302 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.302    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.383ns (71.257%)  route 0.558ns (28.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.558     2.206    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.448 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.386ns (71.097%)  route 0.563ns (28.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.563     2.211    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.456 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.456    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.369ns (69.473%)  route 0.601ns (30.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.601     2.249    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.477 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.477    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.373ns (70.463%)  route 0.576ns (29.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.586     1.530    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.671 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.576     2.246    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.479 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.479    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.423ns (70.702%)  route 0.590ns (29.298%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.177     1.857    bseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.902 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.314    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.237     3.552 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.552    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.419ns (69.746%)  route 0.616ns (30.254%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.258     1.938    bseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.358     2.340    bseg_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.573 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.573    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.619ns (36.938%)  route 2.763ns (63.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.286     3.781    forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.905 r  forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.477     4.382    forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_2020261784[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.622ns (40.478%)  route 2.386ns (59.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.056     3.554    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.678 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     4.008    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.520     4.925    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.618ns (40.394%)  route 2.388ns (59.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.849     3.343    forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.539     4.006    forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.933ns  (logic 1.625ns (41.306%)  route 2.309ns (58.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.951     3.452    forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.576 r  forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.358     3.933    forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.492     4.896    forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2020261784[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 1.628ns (42.300%)  route 2.220ns (57.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.183    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.307 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.541     3.848    reset_cond/M_reset_cond_in
    SLICE_X62Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 1.628ns (42.348%)  route 2.216ns (57.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.183    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.307 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.844    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 1.628ns (42.348%)  route 2.216ns (57.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.183    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.307 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.844    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 1.628ns (42.348%)  route 2.216ns (57.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.183    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.307 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.844    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 1.628ns (42.348%)  route 2.216ns (57.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.183    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.307 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.844    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.823ns  (logic 1.611ns (42.137%)  route 2.212ns (57.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.881     3.368    forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.492 r  forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.331     3.823    forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.520     4.925    forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.304ns (28.089%)  route 0.777ns (71.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.640     0.899    forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.137     1.081    forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.847     2.037    forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2020261784[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.306ns (28.094%)  route 0.783ns (71.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.646     0.907    forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.952 r  forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.138     1.090    forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.847     2.037    forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2020261784[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.300ns (25.995%)  route 0.853ns (74.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.743     0.998    forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.110     1.153    forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.867     2.057    forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_1374118664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.316ns (27.032%)  route 0.854ns (72.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.943    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.988 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.170    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.316ns (27.032%)  route 0.854ns (72.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.943    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.988 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.170    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.316ns (27.032%)  route 0.854ns (72.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.943    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.988 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.170    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.316ns (27.032%)  route 0.854ns (72.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.943    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.988 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.170    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.316ns (26.932%)  route 0.858ns (73.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.943    reset_cond/butt_reset_IBUF
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.988 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.186     1.175    reset_cond/M_reset_cond_in
    SLICE_X62Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.307ns (25.564%)  route 0.894ns (74.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.712     0.974    forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.182     1.201    forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1374118664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.311ns (24.794%)  route 0.944ns (75.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.101    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.146 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.255    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.867     2.057    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





