#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x177b130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x177b2c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x176c2d0 .functor NOT 1, L_0x17db2f0, C4<0>, C4<0>, C4<0>;
L_0x17db0d0 .functor XOR 2, L_0x17daf90, L_0x17db030, C4<00>, C4<00>;
L_0x17db1e0 .functor XOR 2, L_0x17db0d0, L_0x17db140, C4<00>, C4<00>;
v0x17d1d10_0 .net *"_ivl_10", 1 0, L_0x17db140;  1 drivers
v0x17d1e10_0 .net *"_ivl_12", 1 0, L_0x17db1e0;  1 drivers
v0x17d1ef0_0 .net *"_ivl_2", 1 0, L_0x17d50d0;  1 drivers
v0x17d1fb0_0 .net *"_ivl_4", 1 0, L_0x17daf90;  1 drivers
v0x17d2090_0 .net *"_ivl_6", 1 0, L_0x17db030;  1 drivers
v0x17d21c0_0 .net *"_ivl_8", 1 0, L_0x17db0d0;  1 drivers
v0x17d22a0_0 .net "a", 0 0, v0x17cc2d0_0;  1 drivers
v0x17d2340_0 .net "b", 0 0, v0x17cc370_0;  1 drivers
v0x17d23e0_0 .net "c", 0 0, v0x17cc410_0;  1 drivers
v0x17d2480_0 .var "clk", 0 0;
v0x17d2520_0 .net "d", 0 0, v0x17cc550_0;  1 drivers
v0x17d25c0_0 .net "out_pos_dut", 0 0, L_0x17dabc0;  1 drivers
v0x17d2660_0 .net "out_pos_ref", 0 0, L_0x17d3b90;  1 drivers
v0x17d2700_0 .net "out_sop_dut", 0 0, L_0x17d66a0;  1 drivers
v0x17d27a0_0 .net "out_sop_ref", 0 0, L_0x17a6a80;  1 drivers
v0x17d2840_0 .var/2u "stats1", 223 0;
v0x17d28e0_0 .var/2u "strobe", 0 0;
v0x17d2980_0 .net "tb_match", 0 0, L_0x17db2f0;  1 drivers
v0x17d2a50_0 .net "tb_mismatch", 0 0, L_0x176c2d0;  1 drivers
v0x17d2af0_0 .net "wavedrom_enable", 0 0, v0x17cc820_0;  1 drivers
v0x17d2bc0_0 .net "wavedrom_title", 511 0, v0x17cc8c0_0;  1 drivers
L_0x17d50d0 .concat [ 1 1 0 0], L_0x17d3b90, L_0x17a6a80;
L_0x17daf90 .concat [ 1 1 0 0], L_0x17d3b90, L_0x17a6a80;
L_0x17db030 .concat [ 1 1 0 0], L_0x17dabc0, L_0x17d66a0;
L_0x17db140 .concat [ 1 1 0 0], L_0x17d3b90, L_0x17a6a80;
L_0x17db2f0 .cmp/eeq 2, L_0x17d50d0, L_0x17db1e0;
S_0x177b450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x177b2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x176c6b0 .functor AND 1, v0x17cc410_0, v0x17cc550_0, C4<1>, C4<1>;
L_0x176ca90 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x176ce70 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x176d0f0 .functor AND 1, L_0x176ca90, L_0x176ce70, C4<1>, C4<1>;
L_0x1785dd0 .functor AND 1, L_0x176d0f0, v0x17cc410_0, C4<1>, C4<1>;
L_0x17a6a80 .functor OR 1, L_0x176c6b0, L_0x1785dd0, C4<0>, C4<0>;
L_0x17d3010 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d3080 .functor OR 1, L_0x17d3010, v0x17cc550_0, C4<0>, C4<0>;
L_0x17d3190 .functor AND 1, v0x17cc410_0, L_0x17d3080, C4<1>, C4<1>;
L_0x17d3250 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d3320 .functor OR 1, L_0x17d3250, v0x17cc370_0, C4<0>, C4<0>;
L_0x17d3390 .functor AND 1, L_0x17d3190, L_0x17d3320, C4<1>, C4<1>;
L_0x17d3510 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d3580 .functor OR 1, L_0x17d3510, v0x17cc550_0, C4<0>, C4<0>;
L_0x17d34a0 .functor AND 1, v0x17cc410_0, L_0x17d3580, C4<1>, C4<1>;
L_0x17d3710 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d3810 .functor OR 1, L_0x17d3710, v0x17cc550_0, C4<0>, C4<0>;
L_0x17d38d0 .functor AND 1, L_0x17d34a0, L_0x17d3810, C4<1>, C4<1>;
L_0x17d3a80 .functor XNOR 1, L_0x17d3390, L_0x17d38d0, C4<0>, C4<0>;
v0x176bc00_0 .net *"_ivl_0", 0 0, L_0x176c6b0;  1 drivers
v0x176c000_0 .net *"_ivl_12", 0 0, L_0x17d3010;  1 drivers
v0x176c3e0_0 .net *"_ivl_14", 0 0, L_0x17d3080;  1 drivers
v0x176c7c0_0 .net *"_ivl_16", 0 0, L_0x17d3190;  1 drivers
v0x176cba0_0 .net *"_ivl_18", 0 0, L_0x17d3250;  1 drivers
v0x176cf80_0 .net *"_ivl_2", 0 0, L_0x176ca90;  1 drivers
v0x176d200_0 .net *"_ivl_20", 0 0, L_0x17d3320;  1 drivers
v0x17ca840_0 .net *"_ivl_24", 0 0, L_0x17d3510;  1 drivers
v0x17ca920_0 .net *"_ivl_26", 0 0, L_0x17d3580;  1 drivers
v0x17caa00_0 .net *"_ivl_28", 0 0, L_0x17d34a0;  1 drivers
v0x17caae0_0 .net *"_ivl_30", 0 0, L_0x17d3710;  1 drivers
v0x17cabc0_0 .net *"_ivl_32", 0 0, L_0x17d3810;  1 drivers
v0x17caca0_0 .net *"_ivl_36", 0 0, L_0x17d3a80;  1 drivers
L_0x7f81f0eb3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17cad60_0 .net *"_ivl_38", 0 0, L_0x7f81f0eb3018;  1 drivers
v0x17cae40_0 .net *"_ivl_4", 0 0, L_0x176ce70;  1 drivers
v0x17caf20_0 .net *"_ivl_6", 0 0, L_0x176d0f0;  1 drivers
v0x17cb000_0 .net *"_ivl_8", 0 0, L_0x1785dd0;  1 drivers
v0x17cb0e0_0 .net "a", 0 0, v0x17cc2d0_0;  alias, 1 drivers
v0x17cb1a0_0 .net "b", 0 0, v0x17cc370_0;  alias, 1 drivers
v0x17cb260_0 .net "c", 0 0, v0x17cc410_0;  alias, 1 drivers
v0x17cb320_0 .net "d", 0 0, v0x17cc550_0;  alias, 1 drivers
v0x17cb3e0_0 .net "out_pos", 0 0, L_0x17d3b90;  alias, 1 drivers
v0x17cb4a0_0 .net "out_sop", 0 0, L_0x17a6a80;  alias, 1 drivers
v0x17cb560_0 .net "pos0", 0 0, L_0x17d3390;  1 drivers
v0x17cb620_0 .net "pos1", 0 0, L_0x17d38d0;  1 drivers
L_0x17d3b90 .functor MUXZ 1, L_0x7f81f0eb3018, L_0x17d3390, L_0x17d3a80, C4<>;
S_0x17cb7a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x177b2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17cc2d0_0 .var "a", 0 0;
v0x17cc370_0 .var "b", 0 0;
v0x17cc410_0 .var "c", 0 0;
v0x17cc4b0_0 .net "clk", 0 0, v0x17d2480_0;  1 drivers
v0x17cc550_0 .var "d", 0 0;
v0x17cc640_0 .var/2u "fail", 0 0;
v0x17cc6e0_0 .var/2u "fail1", 0 0;
v0x17cc780_0 .net "tb_match", 0 0, L_0x17db2f0;  alias, 1 drivers
v0x17cc820_0 .var "wavedrom_enable", 0 0;
v0x17cc8c0_0 .var "wavedrom_title", 511 0;
E_0x1779af0/0 .event negedge, v0x17cc4b0_0;
E_0x1779af0/1 .event posedge, v0x17cc4b0_0;
E_0x1779af0 .event/or E_0x1779af0/0, E_0x1779af0/1;
S_0x17cbad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17cb7a0;
 .timescale -12 -12;
v0x17cbd10_0 .var/2s "i", 31 0;
E_0x1779990 .event posedge, v0x17cc4b0_0;
S_0x17cbe10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17cb7a0;
 .timescale -12 -12;
v0x17cc010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17cc0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17cb7a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ccaa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x177b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17d3d40 .functor AND 1, v0x17cc2d0_0, v0x17cc370_0, C4<1>, C4<1>;
L_0x17d3ee0 .functor AND 1, L_0x17d3d40, v0x17cc410_0, C4<1>, C4<1>;
L_0x17d40d0 .functor NOT 1, v0x17cc550_0, C4<0>, C4<0>, C4<0>;
L_0x17d4250 .functor AND 1, L_0x17d3ee0, L_0x17d40d0, C4<1>, C4<1>;
L_0x17d4390 .functor NOT 1, L_0x17d4250, C4<0>, C4<0>, C4<0>;
L_0x17d4450 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d4610 .functor AND 1, L_0x17d4450, v0x17cc370_0, C4<1>, C4<1>;
L_0x17d46d0 .functor AND 1, L_0x17d4610, v0x17cc410_0, C4<1>, C4<1>;
L_0x17d47e0 .functor AND 1, L_0x17d46d0, v0x17cc550_0, C4<1>, C4<1>;
L_0x17d48a0 .functor NOT 1, L_0x17d47e0, C4<0>, C4<0>, C4<0>;
L_0x17d49c0 .functor AND 1, L_0x17d4390, L_0x17d48a0, C4<1>, C4<1>;
L_0x17d4a80 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d4b60 .functor AND 1, L_0x17d4a80, v0x17cc370_0, C4<1>, C4<1>;
L_0x17d4c20 .functor AND 1, L_0x17d4b60, v0x17cc410_0, C4<1>, C4<1>;
L_0x17d4af0 .functor NOT 1, v0x17cc550_0, C4<0>, C4<0>, C4<0>;
L_0x17d4d60 .functor AND 1, L_0x17d4c20, L_0x17d4af0, C4<1>, C4<1>;
L_0x17d4f00 .functor NOT 1, L_0x17d4d60, C4<0>, C4<0>, C4<0>;
L_0x17d4fc0 .functor AND 1, L_0x17d49c0, L_0x17d4f00, C4<1>, C4<1>;
L_0x17d5170 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d51e0 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d5300 .functor AND 1, L_0x17d5170, L_0x17d51e0, C4<1>, C4<1>;
L_0x17d5410 .functor AND 1, L_0x17d5300, v0x17cc410_0, C4<1>, C4<1>;
L_0x17d5590 .functor AND 1, L_0x17d5410, v0x17cc550_0, C4<1>, C4<1>;
L_0x17d5650 .functor NOT 1, L_0x17d5590, C4<0>, C4<0>, C4<0>;
L_0x17d57e0 .functor AND 1, L_0x17d4fc0, L_0x17d5650, C4<1>, C4<1>;
L_0x17d58f0 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d5a40 .functor AND 1, v0x17cc2d0_0, L_0x17d58f0, C4<1>, C4<1>;
L_0x17d5b00 .functor NOT 1, v0x17cc410_0, C4<0>, C4<0>, C4<0>;
L_0x17d5c60 .functor AND 1, L_0x17d5a40, L_0x17d5b00, C4<1>, C4<1>;
L_0x17d5d70 .functor AND 1, L_0x17d5c60, v0x17cc550_0, C4<1>, C4<1>;
L_0x17d5f30 .functor NOT 1, L_0x17d5d70, C4<0>, C4<0>, C4<0>;
L_0x17d5ff0 .functor AND 1, L_0x17d57e0, L_0x17d5f30, C4<1>, C4<1>;
L_0x17d6210 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d6280 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d6410 .functor AND 1, L_0x17d6210, L_0x17d6280, C4<1>, C4<1>;
L_0x17d6520 .functor AND 1, L_0x17d6410, v0x17cc410_0, C4<1>, C4<1>;
L_0x17d6710 .functor NOT 1, v0x17cc550_0, C4<0>, C4<0>, C4<0>;
L_0x17d6780 .functor AND 1, L_0x17d6520, L_0x17d6710, C4<1>, C4<1>;
L_0x17d65e0 .functor NOT 1, L_0x17d6780, C4<0>, C4<0>, C4<0>;
L_0x17d66a0 .functor AND 1, L_0x17d5ff0, L_0x17d65e0, C4<1>, C4<1>;
L_0x17d6c10 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d6c80 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d6e50 .functor OR 1, L_0x17d6c10, L_0x17d6c80, C4<0>, C4<0>;
L_0x17d6f60 .functor NOT 1, v0x17cc410_0, C4<0>, C4<0>, C4<0>;
L_0x17d7140 .functor OR 1, L_0x17d6e50, L_0x17d6f60, C4<0>, C4<0>;
L_0x17d7250 .functor OR 1, L_0x17d7140, v0x17cc550_0, C4<0>, C4<0>;
L_0x17d7490 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d7500 .functor OR 1, v0x17cc2d0_0, L_0x17d7490, C4<0>, C4<0>;
L_0x17d7750 .functor NOT 1, v0x17cc410_0, C4<0>, C4<0>, C4<0>;
L_0x17d77c0 .functor OR 1, L_0x17d7500, L_0x17d7750, C4<0>, C4<0>;
L_0x17d7a70 .functor NOT 1, v0x17cc550_0, C4<0>, C4<0>, C4<0>;
L_0x17d7ae0 .functor OR 1, L_0x17d77c0, L_0x17d7a70, C4<0>, C4<0>;
L_0x17d7da0 .functor AND 1, L_0x17d7250, L_0x17d7ae0, C4<1>, C4<1>;
L_0x17d7eb0 .functor NOT 1, v0x17cc370_0, C4<0>, C4<0>, C4<0>;
L_0x17d80e0 .functor OR 1, v0x17cc2d0_0, L_0x17d7eb0, C4<0>, C4<0>;
L_0x17d81a0 .functor NOT 1, v0x17cc410_0, C4<0>, C4<0>, C4<0>;
L_0x17d85f0 .functor OR 1, L_0x17d80e0, L_0x17d81a0, C4<0>, C4<0>;
L_0x17d8700 .functor OR 1, L_0x17d85f0, v0x17cc550_0, C4<0>, C4<0>;
L_0x17d8bb0 .functor AND 1, L_0x17d7da0, L_0x17d8700, C4<1>, C4<1>;
L_0x17d8cc0 .functor OR 1, v0x17cc2d0_0, v0x17cc370_0, C4<0>, C4<0>;
L_0x17d9130 .functor NOT 1, v0x17cc410_0, C4<0>, C4<0>, C4<0>;
L_0x17d91a0 .functor OR 1, L_0x17d8cc0, L_0x17d9130, C4<0>, C4<0>;
L_0x17d94b0 .functor NOT 1, v0x17cc550_0, C4<0>, C4<0>, C4<0>;
L_0x17d9520 .functor OR 1, L_0x17d91a0, L_0x17d94b0, C4<0>, C4<0>;
L_0x17d9840 .functor AND 1, L_0x17d8bb0, L_0x17d9520, C4<1>, C4<1>;
L_0x17d9950 .functor NOT 1, v0x17cc2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d9be0 .functor OR 1, L_0x17d9950, v0x17cc370_0, C4<0>, C4<0>;
L_0x17d9ca0 .functor OR 1, L_0x17d9be0, v0x17cc410_0, C4<0>, C4<0>;
L_0x17d9f90 .functor NOT 1, v0x17cc550_0, C4<0>, C4<0>, C4<0>;
L_0x17da000 .functor OR 1, L_0x17d9ca0, L_0x17d9f90, C4<0>, C4<0>;
L_0x17da350 .functor AND 1, L_0x17d9840, L_0x17da000, C4<1>, C4<1>;
L_0x17da460 .functor OR 1, v0x17cc2d0_0, v0x17cc370_0, C4<0>, C4<0>;
L_0x17da720 .functor NOT 1, v0x17cc410_0, C4<0>, C4<0>, C4<0>;
L_0x17da790 .functor OR 1, L_0x17da460, L_0x17da720, C4<0>, C4<0>;
L_0x17dab00 .functor OR 1, L_0x17da790, v0x17cc550_0, C4<0>, C4<0>;
L_0x17dabc0 .functor AND 1, L_0x17da350, L_0x17dab00, C4<1>, C4<1>;
v0x17ccc60_0 .net *"_ivl_0", 0 0, L_0x17d3d40;  1 drivers
v0x17ccd40_0 .net *"_ivl_10", 0 0, L_0x17d4450;  1 drivers
v0x17cce20_0 .net *"_ivl_100", 0 0, L_0x17d7a70;  1 drivers
v0x17ccf10_0 .net *"_ivl_102", 0 0, L_0x17d7ae0;  1 drivers
v0x17ccff0_0 .net *"_ivl_104", 0 0, L_0x17d7da0;  1 drivers
v0x17cd120_0 .net *"_ivl_106", 0 0, L_0x17d7eb0;  1 drivers
v0x17cd200_0 .net *"_ivl_108", 0 0, L_0x17d80e0;  1 drivers
v0x17cd2e0_0 .net *"_ivl_110", 0 0, L_0x17d81a0;  1 drivers
v0x17cd3c0_0 .net *"_ivl_112", 0 0, L_0x17d85f0;  1 drivers
v0x17cd530_0 .net *"_ivl_114", 0 0, L_0x17d8700;  1 drivers
v0x17cd610_0 .net *"_ivl_116", 0 0, L_0x17d8bb0;  1 drivers
v0x17cd6f0_0 .net *"_ivl_118", 0 0, L_0x17d8cc0;  1 drivers
v0x17cd7d0_0 .net *"_ivl_12", 0 0, L_0x17d4610;  1 drivers
v0x17cd8b0_0 .net *"_ivl_120", 0 0, L_0x17d9130;  1 drivers
v0x17cd990_0 .net *"_ivl_122", 0 0, L_0x17d91a0;  1 drivers
v0x17cda70_0 .net *"_ivl_124", 0 0, L_0x17d94b0;  1 drivers
v0x17cdb50_0 .net *"_ivl_126", 0 0, L_0x17d9520;  1 drivers
v0x17cdd40_0 .net *"_ivl_128", 0 0, L_0x17d9840;  1 drivers
v0x17cde20_0 .net *"_ivl_130", 0 0, L_0x17d9950;  1 drivers
v0x17cdf00_0 .net *"_ivl_132", 0 0, L_0x17d9be0;  1 drivers
v0x17cdfe0_0 .net *"_ivl_134", 0 0, L_0x17d9ca0;  1 drivers
v0x17ce0c0_0 .net *"_ivl_136", 0 0, L_0x17d9f90;  1 drivers
v0x17ce1a0_0 .net *"_ivl_138", 0 0, L_0x17da000;  1 drivers
v0x17ce280_0 .net *"_ivl_14", 0 0, L_0x17d46d0;  1 drivers
v0x17ce360_0 .net *"_ivl_140", 0 0, L_0x17da350;  1 drivers
v0x17ce440_0 .net *"_ivl_142", 0 0, L_0x17da460;  1 drivers
v0x17ce520_0 .net *"_ivl_144", 0 0, L_0x17da720;  1 drivers
v0x17ce600_0 .net *"_ivl_146", 0 0, L_0x17da790;  1 drivers
v0x17ce6e0_0 .net *"_ivl_148", 0 0, L_0x17dab00;  1 drivers
v0x17ce7c0_0 .net *"_ivl_16", 0 0, L_0x17d47e0;  1 drivers
v0x17ce8a0_0 .net *"_ivl_18", 0 0, L_0x17d48a0;  1 drivers
v0x17ce980_0 .net *"_ivl_2", 0 0, L_0x17d3ee0;  1 drivers
v0x17cea60_0 .net *"_ivl_20", 0 0, L_0x17d49c0;  1 drivers
v0x17ced50_0 .net *"_ivl_22", 0 0, L_0x17d4a80;  1 drivers
v0x17cee30_0 .net *"_ivl_24", 0 0, L_0x17d4b60;  1 drivers
v0x17cef10_0 .net *"_ivl_26", 0 0, L_0x17d4c20;  1 drivers
v0x17ceff0_0 .net *"_ivl_28", 0 0, L_0x17d4af0;  1 drivers
v0x17cf0d0_0 .net *"_ivl_30", 0 0, L_0x17d4d60;  1 drivers
v0x17cf1b0_0 .net *"_ivl_32", 0 0, L_0x17d4f00;  1 drivers
v0x17cf290_0 .net *"_ivl_34", 0 0, L_0x17d4fc0;  1 drivers
v0x17cf370_0 .net *"_ivl_36", 0 0, L_0x17d5170;  1 drivers
v0x17cf450_0 .net *"_ivl_38", 0 0, L_0x17d51e0;  1 drivers
v0x17cf530_0 .net *"_ivl_4", 0 0, L_0x17d40d0;  1 drivers
v0x17cf610_0 .net *"_ivl_40", 0 0, L_0x17d5300;  1 drivers
v0x17cf6f0_0 .net *"_ivl_42", 0 0, L_0x17d5410;  1 drivers
v0x17cf7d0_0 .net *"_ivl_44", 0 0, L_0x17d5590;  1 drivers
v0x17cf8b0_0 .net *"_ivl_46", 0 0, L_0x17d5650;  1 drivers
v0x17cf990_0 .net *"_ivl_48", 0 0, L_0x17d57e0;  1 drivers
v0x17cfa70_0 .net *"_ivl_50", 0 0, L_0x17d58f0;  1 drivers
v0x17cfb50_0 .net *"_ivl_52", 0 0, L_0x17d5a40;  1 drivers
v0x17cfc30_0 .net *"_ivl_54", 0 0, L_0x17d5b00;  1 drivers
v0x17cfd10_0 .net *"_ivl_56", 0 0, L_0x17d5c60;  1 drivers
v0x17cfdf0_0 .net *"_ivl_58", 0 0, L_0x17d5d70;  1 drivers
v0x17cfed0_0 .net *"_ivl_6", 0 0, L_0x17d4250;  1 drivers
v0x17cffb0_0 .net *"_ivl_60", 0 0, L_0x17d5f30;  1 drivers
v0x17d0090_0 .net *"_ivl_62", 0 0, L_0x17d5ff0;  1 drivers
v0x17d0170_0 .net *"_ivl_64", 0 0, L_0x17d6210;  1 drivers
v0x17d0250_0 .net *"_ivl_66", 0 0, L_0x17d6280;  1 drivers
v0x17d0330_0 .net *"_ivl_68", 0 0, L_0x17d6410;  1 drivers
v0x17d0410_0 .net *"_ivl_70", 0 0, L_0x17d6520;  1 drivers
v0x17d04f0_0 .net *"_ivl_72", 0 0, L_0x17d6710;  1 drivers
v0x17d05d0_0 .net *"_ivl_74", 0 0, L_0x17d6780;  1 drivers
v0x17d06b0_0 .net *"_ivl_76", 0 0, L_0x17d65e0;  1 drivers
v0x17d0790_0 .net *"_ivl_8", 0 0, L_0x17d4390;  1 drivers
v0x17d0870_0 .net *"_ivl_80", 0 0, L_0x17d6c10;  1 drivers
v0x17d0d60_0 .net *"_ivl_82", 0 0, L_0x17d6c80;  1 drivers
v0x17d0e40_0 .net *"_ivl_84", 0 0, L_0x17d6e50;  1 drivers
v0x17d0f20_0 .net *"_ivl_86", 0 0, L_0x17d6f60;  1 drivers
v0x17d1000_0 .net *"_ivl_88", 0 0, L_0x17d7140;  1 drivers
v0x17d10e0_0 .net *"_ivl_90", 0 0, L_0x17d7250;  1 drivers
v0x17d11c0_0 .net *"_ivl_92", 0 0, L_0x17d7490;  1 drivers
v0x17d12a0_0 .net *"_ivl_94", 0 0, L_0x17d7500;  1 drivers
v0x17d1380_0 .net *"_ivl_96", 0 0, L_0x17d7750;  1 drivers
v0x17d1460_0 .net *"_ivl_98", 0 0, L_0x17d77c0;  1 drivers
v0x17d1540_0 .net "a", 0 0, v0x17cc2d0_0;  alias, 1 drivers
v0x17d15e0_0 .net "b", 0 0, v0x17cc370_0;  alias, 1 drivers
v0x17d16d0_0 .net "c", 0 0, v0x17cc410_0;  alias, 1 drivers
v0x17d17c0_0 .net "d", 0 0, v0x17cc550_0;  alias, 1 drivers
v0x17d18b0_0 .net "out_pos", 0 0, L_0x17dabc0;  alias, 1 drivers
v0x17d1970_0 .net "out_sop", 0 0, L_0x17d66a0;  alias, 1 drivers
S_0x17d1af0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x177b2c0;
 .timescale -12 -12;
E_0x17619f0 .event anyedge, v0x17d28e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d28e0_0;
    %nor/r;
    %assign/vec4 v0x17d28e0_0, 0;
    %wait E_0x17619f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17cb7a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cc640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cc6e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17cb7a0;
T_4 ;
    %wait E_0x1779af0;
    %load/vec4 v0x17cc780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17cc640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17cb7a0;
T_5 ;
    %wait E_0x1779990;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %wait E_0x1779990;
    %load/vec4 v0x17cc640_0;
    %store/vec4 v0x17cc6e0_0, 0, 1;
    %fork t_1, S_0x17cbad0;
    %jmp t_0;
    .scope S_0x17cbad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17cbd10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17cbd10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1779990;
    %load/vec4 v0x17cbd10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cbd10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17cbd10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17cb7a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1779af0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17cc550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cc370_0, 0;
    %assign/vec4 v0x17cc2d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17cc640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17cc6e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x177b2c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d2480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d28e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x177b2c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d2480_0;
    %inv;
    %store/vec4 v0x17d2480_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x177b2c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17cc4b0_0, v0x17d2a50_0, v0x17d22a0_0, v0x17d2340_0, v0x17d23e0_0, v0x17d2520_0, v0x17d27a0_0, v0x17d2700_0, v0x17d2660_0, v0x17d25c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x177b2c0;
T_9 ;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x177b2c0;
T_10 ;
    %wait E_0x1779af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d2840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
    %load/vec4 v0x17d2980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d2840_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17d27a0_0;
    %load/vec4 v0x17d27a0_0;
    %load/vec4 v0x17d2700_0;
    %xor;
    %load/vec4 v0x17d27a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17d2660_0;
    %load/vec4 v0x17d2660_0;
    %load/vec4 v0x17d25c0_0;
    %xor;
    %load/vec4 v0x17d2660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17d2840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d2840_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter0/response3/top_module.sv";
