{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_ADC 24 " "Ignored 24 assignments for entity \"DE0_NANO_SOC_ADC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186913 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1462493186913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_Default 24 " "Ignored 24 assignments for entity \"DE0_NANO_SOC_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186916 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1462493186916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd 24 " "Ignored 24 assignments for entity \"ghrd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186918 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1462493186918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_first_fpga 24 " "Ignored 24 assignments for entity \"my_first_fpga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity my_first_fpga -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493186920 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1462493186920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1462493187101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462493187257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462493187364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462493187364 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1462493187680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462493188914 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462493189076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462493191575 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1462493192808 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1462493214335 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1462493215220 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1462493215220 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1619 global CLKCTRL_G4 " "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1619 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462493215901 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 228 global CLKCTRL_G6 " "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 with 228 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462493215901 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 216 global CLKCTRL_G7 " "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 216 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462493215901 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1462493215901 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1050 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 1050 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462493215902 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1462493215902 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462493215924 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462493220856 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1462493220856 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462493221153 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462493221208 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462493221245 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462493221385 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.sdc " "Reading SDC File: 'DE0_Nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462493221863 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462493221880 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462493221880 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 150 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 150 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462493221880 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462493221880 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1462493221880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1462493221881 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462493221961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462493221961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462493221961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462493221961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462493221961 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1462493221961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462493222193 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1462493222200 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 100.000 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 DE0_Nano_SOPC_inst\|pll_0\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462493222201 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1462493222201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462493223163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462493223221 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462493223334 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462493223445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462493223446 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462493223502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462493227320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "45 EC " "Packed 45 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1462493227380 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462493227380 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK1_50 " "Node \"FPGA_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462493229433 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1462493229433 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:39 " "Fitter preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462493229435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462493245211 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1462493251673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:28 " "Fitter placement preparation operations ending: elapsed time is 00:01:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462493333964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462493399509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462493457364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:03 " "Fitter placement operations ending: elapsed time is 00:02:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462493457364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462493466699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X23_Y12 X33_Y23 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23" {  } { { "loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23"} { { 12 { 0 ""} 23 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1462493536792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462493536792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1462493614471 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462493614471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:12 " "Fitter routing operations ending: elapsed time is 00:02:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462493614478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 67.72 " "Total time spent on timing analysis during the Fitter is 67.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462493633083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462493633805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462493696451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462493696709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462493754983 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:39 " "Fitter post-fit operations ending: elapsed time is 00:02:39" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462493792696 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1462493794315 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 469 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 482 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 483 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 484 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 451 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 452 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 450 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 449 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 440 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 439 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 437 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 455 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 454 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 471 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently enabled " "Pin GPIO_0\[34\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 478 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 480 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 481 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 453 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 433 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 434 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 442 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 435 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 441 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 436 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 444 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 443 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 446 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 432 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 445 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 431 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 448 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 447 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462493794539 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1462493794539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462493796208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 128 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2146 " "Peak virtual memory: 2146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462493803324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 20:16:43 2016 " "Processing ended: Thu May  5 20:16:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462493803324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:22 " "Elapsed time: 00:10:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462493803324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:03 " "Total CPU time (on all processors): 00:12:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462493803324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462493803324 ""}
