<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>llcc: LLVM-powered C/C++ toolchain for Cortex-M: include/stm32l073xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">llcc: LLVM-powered C/C++ toolchain for Cortex-M
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l073xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l073xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __STM32L073xx_H</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __STM32L073xx_H</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#ga2b7180ed347a0e902c5765deb46e650e">   66</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV             0 </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#ga4127d1b31aaf336fab3d7329d117f448">   67</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1 </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gaddbae1a1b57539f398eb5546a17de8f6">   68</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT            1 </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">   69</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          2 </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gab58771b4ec03f9bdddc84770f7c95c68">   70</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0 </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   86</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/******  Cortex-M0 Processor Exceptions Numbers ******************************************************/</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   89</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   90</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">   91</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   92</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   93</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/******  STM32L-0 specific Interrupt Numbers *********************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   96</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   97</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   98</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   99</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">  100</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a>                = 4,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">  101</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">  102</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">  103</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">  104</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a>                    = 8,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  105</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">  106</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">  107</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a>    = 11,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">  108</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a>              = 12,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">  109</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                 = 13,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">  110</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">USART4_5_IRQn</a>               = 14,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  111</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 15,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  112</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  113</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 17,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  114</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 18,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">  115</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">TIM21_IRQn</a>                  = 20,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">  116</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">I2C3_IRQn</a>                   = 21,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">  117</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">TIM22_IRQn</a>                  = 22,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">  118</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">  119</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                   = 24,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  120</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  121</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 26,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  122</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  123</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 28,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">  124</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a>            = 29,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">  125</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a>                    = 30,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">  126</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                    = 31,     </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;} <a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm0plus_8h.html">core_cm0plus.h</a>&quot;</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32l0xx_8h.html">system_stm32l0xx.h</a>&quot;</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html">  145</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#add06351bbb4cf771125247d62b145d75">  147</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#add06351bbb4cf771125247d62b145d75">ISR</a>;          </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a78d24b9deed83e90a2ff96c95ba94934">  148</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>;          </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a6126350919b341bfb13c0b24b30dc22a">  149</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>;           </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">  150</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>;        </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a0a4c0d337b0e546e549678b77ea63246">  151</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>;        </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#acc2ee020956d58aa315d6b8a8bc0b60e">  152</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#acc2ee020956d58aa315d6b8a8bc0b60e">SMPR</a>;         </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a54d49ecc780f3fd305613ecf4f817f80">  153</a></span>&#160;  uint32_t   <a class="code" href="structADC__TypeDef.html#a54d49ecc780f3fd305613ecf4f817f80">RESERVED1</a>;       </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a30aca300e6a05f1afa16406770c0dd52">  154</a></span>&#160;  uint32_t   <a class="code" href="structADC__TypeDef.html#a30aca300e6a05f1afa16406770c0dd52">RESERVED2</a>;       </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ab38d345f173abcb914c40d04a06ab468">  155</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#ab38d345f173abcb914c40d04a06ab468">TR</a>;           </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ad4ffd02fea1594fdd917132e217e466a">  156</a></span>&#160;  uint32_t   <a class="code" href="structADC__TypeDef.html#ad4ffd02fea1594fdd917132e217e466a">RESERVED3</a>;       </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#af10e238d4a65578cae4a77332d54465a">  157</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a>;       </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#af27457de291227d5c51daa4081fe59c7">  158</a></span>&#160;  uint32_t   RESERVED4[5];    </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a84114accead82bd11a0e12a429cdfed9">  159</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#a84114accead82bd11a0e12a429cdfed9">DR</a>;           </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a0ab453197e026d9b8bce646e85b7595f">  160</a></span>&#160;  uint32_t   RESERVED5[28];   </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a685111833b5ed05fa8199fcac1f404b6">  161</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__TypeDef.html#a685111833b5ed05fa8199fcac1f404b6">CALFACT</a>;      </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} <a class="code" href="structADC__TypeDef.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structADC__Common__TypeDef.html">  164</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;} <a class="code" href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structCOMP__TypeDef.html">  174</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structCOMP__TypeDef.html#ab894a4f70da24aa3c39b2c9a3790cbf8">  176</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCOMP__TypeDef.html#ab894a4f70da24aa3c39b2c9a3790cbf8">CSR</a>;     </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;} <a class="code" href="structCOMP__TypeDef.html">COMP_TypeDef</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structCOMP__Common__TypeDef.html">  179</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structCOMP__Common__TypeDef.html#ab5d98b35671e3c035bdf64e8b4a0528c">  181</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCOMP__Common__TypeDef.html#ab5d98b35671e3c035bdf64e8b4a0528c">CSR</a>;         </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;} <a class="code" href="structCOMP__Common__TypeDef.html">COMP_Common_TypeDef</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html">  189</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a50cb22870dbb9001241cec694994e5ef">  191</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRC__TypeDef.html#a50cb22870dbb9001241cec694994e5ef">DR</a>;            </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#ad84e8694cd4b5375ee533c2d875c3b5a">  192</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCRC__TypeDef.html#ad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>;            </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a70dfd1730dba65041550ef55a44db87c">  193</a></span>&#160;uint8_t <a class="code" href="structCRC__TypeDef.html#a70dfd1730dba65041550ef55a44db87c">RESERVED0</a>;           </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a8b205c6e25b1808ac016db2356b3021d">  194</a></span>&#160;uint16_t <a class="code" href="structCRC__TypeDef.html#a8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>;          </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#af33fa5c173e1c102e6d0242fe60e569f">  195</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRC__TypeDef.html#af33fa5c173e1c102e6d0242fe60e569f">CR</a>;            </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a4dd260a7d589d62975619a42f9a6abe4">  196</a></span>&#160;uint32_t <a class="code" href="structCRC__TypeDef.html#a4dd260a7d589d62975619a42f9a6abe4">RESERVED2</a>;          </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a13639f272f5093e184d726ed5a8945a3">  197</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRC__TypeDef.html#a13639f272f5093e184d726ed5a8945a3">INIT</a>;          </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a0a6a8675609cee77ff162e575cfc74e8">  198</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRC__TypeDef.html#a0a6a8675609cee77ff162e575cfc74e8">POL</a>;           </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;} <a class="code" href="structCRC__TypeDef.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structCRS__TypeDef.html">  205</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structCRS__TypeDef.html#a8f1000451ee16f2da1ba6cc3411dd36a">  207</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRS__TypeDef.html#a8f1000451ee16f2da1ba6cc3411dd36a">CR</a>;     </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structCRS__TypeDef.html#ad51dab454cab135414e565504d776a30">  208</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRS__TypeDef.html#ad51dab454cab135414e565504d776a30">CFGR</a>;   </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structCRS__TypeDef.html#a20a87b708e338746006cdaa103116293">  209</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRS__TypeDef.html#a20a87b708e338746006cdaa103116293">ISR</a>;    </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structCRS__TypeDef.html#a7caf1bbdc605d9bbd79577470c2f531b">  210</a></span>&#160;<a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structCRS__TypeDef.html#a7caf1bbdc605d9bbd79577470c2f531b">ICR</a>;    </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="structCRS__TypeDef.html">CRS_TypeDef</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html">  217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a394324f0b573837ca15a87127b2a37ea">  219</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a394324f0b573837ca15a87127b2a37ea">CR</a>;            </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a4ccb66068a1ebee1179574dda20206b6">  220</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a>;       </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#afbfd2855cdb81939b4efc58e08aaf3e5">  221</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#afbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>;       </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a5eb63912e39085e3e13d64bdb0cf38bd">  222</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a5eb63912e39085e3e13d64bdb0cf38bd">DHR12L1</a>;       </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a3a382d341fb608a04390bacb8c00b0f0">  223</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a3a382d341fb608a04390bacb8c00b0f0">DHR8R1</a>;        </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ab1f777540c487c26bf27e6fa37a644cc">  224</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#ab1f777540c487c26bf27e6fa37a644cc">DHR12R2</a>;       </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a9f612b6b3e065e810e5a2fb254d6a40b">  225</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a9f612b6b3e065e810e5a2fb254d6a40b">DHR12L2</a>;       </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a3b096b71656f8fb32cd18b4c8b1d2334">  226</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a3b096b71656f8fb32cd18b4c8b1d2334">DHR8R2</a>;        </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">  227</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DHR12RD</a>;       </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#aea4d055e3697999b44cdcf2702d79d40">  228</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#aea4d055e3697999b44cdcf2702d79d40">DHR12LD</a>;       </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a03f8d95bbf0ce3a53cb79506d5bf995a">  229</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DHR8RD</a>;        </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a50b4f0b0d2a376f729c8d7acf47864c3">  230</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a>;          </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a1bde8391647d6422b39ab5ba4f13848b">  231</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a1bde8391647d6422b39ab5ba4f13848b">DOR2</a>;          </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a1d3fd83d6ed8b2d90b471db4509b0e70">  232</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDAC__TypeDef.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>;            </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;} <a class="code" href="structDAC__TypeDef.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html">  239</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a0cc3561c124d06bb57dfa855e43ed99f">  241</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDBGMCU__TypeDef.html#a0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>;       </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a15981828f2b915d38570cf6684e99a53">  242</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDBGMCU__TypeDef.html#a15981828f2b915d38570cf6684e99a53">CR</a>;           </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#aac341c7e09cd5224327eeb7d9f122bed">  243</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDBGMCU__TypeDef.html#aac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>;       </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a011f892d86367dbe786964b14bc515a6">  244</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDBGMCU__TypeDef.html#a011f892d86367dbe786964b14bc515a6">APB2FZ</a>;       </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}<a class="code" href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html">  251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#aa4938d438293f76ff6d9a262715c23eb">  253</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Channel__TypeDef.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a>;          </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#af1c675e412fb96e38b6b4630b88c5676">  254</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Channel__TypeDef.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a>;        </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">  255</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Channel__TypeDef.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a>;         </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">  256</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Channel__TypeDef.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a>;         </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;} <a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html">  259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">  261</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>;          </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">  262</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>;         </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;} <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>;                                                                  </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                                                                </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structDMA__Request__TypeDef.html">  265</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                                                  </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;{                                                                               </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structDMA__Request__TypeDef.html#addf0f5bf5ca3b6a0e4c511c7ccf045c7">  267</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Request__TypeDef.html#addf0f5bf5ca3b6a0e4c511c7ccf045c7">CSELR</a>;        </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;} <a class="code" href="structDMA__Request__TypeDef.html">DMA_Request_TypeDef</a>;                                                          </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                                                </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html">  274</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                                                  </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{                                                                               </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a17d061db586d4a5aa646b68495a8e6a4">  276</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structEXTI__TypeDef.html#a17d061db586d4a5aa646b68495a8e6a4">IMR</a>;          </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a9c5bff67bf9499933959df7eb91a1bd6">  277</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structEXTI__TypeDef.html#a9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;          </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#ac019d211d8c880b327a1b90a06cc0675">  278</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structEXTI__TypeDef.html#ac019d211d8c880b327a1b90a06cc0675">RTSR</a>;         </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#aee667dc148250bbf37fdc66dc4a9874d">  279</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structEXTI__TypeDef.html#aee667dc148250bbf37fdc66dc4a9874d">FTSR</a>;         </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a5c1f538e64ee90918cd158b808f5d4de">  280</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structEXTI__TypeDef.html#a5c1f538e64ee90918cd158b808f5d4de">SWIER</a>;        </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a133294b87dbe6a01e8d9584338abc39a">  281</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structEXTI__TypeDef.html#a133294b87dbe6a01e8d9584338abc39a">PR</a>;           </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}<a class="code" href="structEXTI__TypeDef.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html">  287</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#aaf432a8a8948613f4f66fcace5d2e5fe">  289</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#aaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;           </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a58afa3377dd5f4ffa93eb3da4c653cba">  290</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a58afa3377dd5f4ffa93eb3da4c653cba">PECR</a>;          </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a17d6fcde53db4cb932b3fbfe08235b31">  291</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a17d6fcde53db4cb932b3fbfe08235b31">PDKEYR</a>;        </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a3c470f54858e246365f56e5fe4d2a618">  292</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a3c470f54858e246365f56e5fe4d2a618">PEKEYR</a>;        </div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a98a43d6cc0dfca44214d5e78115e8c51">  293</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a98a43d6cc0dfca44214d5e78115e8c51">PRGKEYR</a>;       </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab">  294</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>;       </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a52c4943c64904227a559bf6f14ce4de6">  295</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a52c4943c64904227a559bf6f14ce4de6">SR</a>;            </div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#ac52493cbf73d2f638b0c984521f9bdd8">  296</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#ac52493cbf73d2f638b0c984521f9bdd8">OPTR</a>;          </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#ac1889c0e17d868ab991f267ceb9dbb4b">  297</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#ac1889c0e17d868ab991f267ceb9dbb4b">WRPR</a>;          </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a3095d0609b2e018d08ae1ff0e21656d0">  298</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1[23]; </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a79b0e64b11e40d304573f0b501355aab">  299</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFLASH__TypeDef.html#a79b0e64b11e40d304573f0b501355aab">WRPR2</a>;         </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;} <a class="code" href="structFLASH__TypeDef.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html">  306</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html#a431dc8b09670085199c380017243c0ea">  308</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structOB__TypeDef.html#a431dc8b09670085199c380017243c0ea">RDP</a>;               </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html#a21dbc215f1bc3a7b2d26538a7a5fdfdd">  309</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structOB__TypeDef.html#a21dbc215f1bc3a7b2d26538a7a5fdfdd">USER</a>;              </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html#a6db927d69c0fa4753d732278702f5ba1">  310</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structOB__TypeDef.html#a6db927d69c0fa4753d732278702f5ba1">WRP01</a>;             </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html#acaba2c9c4bd8bebe7b72f8ffc0bee63d">  311</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structOB__TypeDef.html#acaba2c9c4bd8bebe7b72f8ffc0bee63d">WRP23</a>;             </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html#a7e9fb00f640fdadfa2142c85b562467e">  312</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structOB__TypeDef.html#a7e9fb00f640fdadfa2142c85b562467e">WRP45</a>;             </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;} <a class="code" href="structOB__TypeDef.html">OB_TypeDef</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html">  320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#ac2505d096b6b650f1647b8e0ff8b196b">  322</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#ac2505d096b6b650f1647b8e0ff8b196b">MODER</a>;        </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f">  323</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f">OTYPER</a>;       </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6">  324</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6">OSPEEDR</a>;      </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a44ada3bfbe891e2efc1e06bda4c8014e">  325</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#a44ada3bfbe891e2efc1e06bda4c8014e">PUPDR</a>;        </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#acf11156409414ad8841bb0b62959ee96">  326</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#acf11156409414ad8841bb0b62959ee96">IDR</a>;          </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b">  327</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b">ODR</a>;          </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#acd6f21e08912b484c030ca8b18e11cd6">  328</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#acd6f21e08912b484c030ca8b18e11cd6">BSRR</a>;         </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a95a59d4b1d52be521f3246028be32f3e">  329</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#a95a59d4b1d52be521f3246028be32f3e">LCKR</a>;         </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a2245603433e102f0fd8a85f7de020755">  330</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#aab918bfbfae459789db1fd0b220c7f21">  331</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__TypeDef.html#aab918bfbfae459789db1fd0b220c7f21">BRR</a>;          </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}<a class="code" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html">  337</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a5b270971af377ca8387e65bb9267dd0e">  339</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a5b270971af377ca8387e65bb9267dd0e">ISR</a>;      </div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a09774178fdd5412dd8f4539f431b15c9">  340</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a09774178fdd5412dd8f4539f431b15c9">ICR</a>;      </div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a58d1ea360d85b8d4f13e4f6bba594ea7">  341</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a58d1ea360d85b8d4f13e4f6bba594ea7">IER</a>;      </div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a35c555cdc39e12f291f1e96bdf953ec4">  342</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a35c555cdc39e12f291f1e96bdf953ec4">CFGR</a>;     </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#aa4900090e51a693ed07d4a90eb45ddf8">  343</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#aa4900090e51a693ed07d4a90eb45ddf8">CR</a>;       </div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a0f22edd659052ecb52c692e507a8ebdc">  344</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a0f22edd659052ecb52c692e507a8ebdc">CMP</a>;      </div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a0aa430eedacf1806e078057cd5e6970c">  345</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a0aa430eedacf1806e078057cd5e6970c">ARR</a>;      </div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a8c510cd4e483030373cb03eb347d65df">  346</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTIM__TypeDef.html#a8c510cd4e483030373cb03eb347d65df">CNT</a>;      </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;} <a class="code" href="structLPTIM__TypeDef.html">LPTIM_TypeDef</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html">  353</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a5e0e229c223361eee4278d585787ace1">  355</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSYSCFG__TypeDef.html#a5e0e229c223361eee4278d585787ace1">CFGR1</a>;         </div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#aa643f1162e93489204200a465e11fd86">  356</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSYSCFG__TypeDef.html#aa643f1162e93489204200a465e11fd86">CFGR2</a>;         </div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a66a06b3aab7ff5c8fa342f7c1994bf7d">  357</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];     </div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a43926e6d31a976a0018b2d1f5c92645d">  358</a></span>&#160;       uint32_t RESERVED[2];   </div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a86b9bede392fee8a53b449494d0856ec">  359</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSYSCFG__TypeDef.html#a86b9bede392fee8a53b449494d0856ec">CFGR3</a>;         </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;} <a class="code" href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html">  368</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a91782f7b81475b0e3c3779273abd26aa">  370</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a91782f7b81475b0e3c3779273abd26aa">CR1</a>;      </div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a29eb47db03d5ad7e9b399f8895f1768c">  371</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a29eb47db03d5ad7e9b399f8895f1768c">CR2</a>;      </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f">  372</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f">OAR1</a>;     </div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1">  373</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1">OAR2</a>;     </div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a92514ade6721d7c8e35d95c5b5810852">  374</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a92514ade6721d7c8e35d95c5b5810852">TIMINGR</a>;  </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a95f1607b6254092066a3b6e35146e28a">  375</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a95f1607b6254092066a3b6e35146e28a">TIMEOUTR</a>; </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a0f73f2b049d95841c54313f0cc949afe">  376</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a0f73f2b049d95841c54313f0cc949afe">ISR</a>;      </div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a790a1957ec69244915a9637f7d925cf7">  377</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a790a1957ec69244915a9637f7d925cf7">ICR</a>;      </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a64c9036c1b58778cda97efa2e8a4be97">  378</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a64c9036c1b58778cda97efa2e8a4be97">PECR</a>;     </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a43d30d8efd8e4606663c7cb8d2565e12">  379</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#a43d30d8efd8e4606663c7cb8d2565e12">RXDR</a>;     </div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ad243ba45c86b31cb271ccfc09c920628">  380</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structI2C__TypeDef.html#ad243ba45c86b31cb271ccfc09c920628">TXDR</a>;     </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}<a class="code" href="structI2C__TypeDef.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html">  387</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;{</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a63089aaa5f4ad34ee2677ebcdee49cd9">  389</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIWDG__TypeDef.html#a63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;   </div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a5f2717885ff171e686e0347af9e6b68d">  390</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIWDG__TypeDef.html#a5f2717885ff171e686e0347af9e6b68d">PR</a>;   </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#aa3703eaa40e447dcacc69c0827595532">  391</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIWDG__TypeDef.html#aa3703eaa40e447dcacc69c0827595532">RLR</a>;  </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a9bbfbe921f2acfaf58251849bd0a511c">  392</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIWDG__TypeDef.html#a9bbfbe921f2acfaf58251849bd0a511c">SR</a>;   </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a88aff7f1de0043ecf1667bd40b8c99d1">  393</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIWDG__TypeDef.html#a88aff7f1de0043ecf1667bd40b8c99d1">WINR</a>; </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} <a class="code" href="structIWDG__TypeDef.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html">  399</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;{</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html#a10f3d5e534f8a6f59a2dcf9d897fba22">  401</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLCD__TypeDef.html#a10f3d5e534f8a6f59a2dcf9d897fba22">CR</a>;        </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html#a3caccc4b0b894d7b27ed5a4d508154ea">  402</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLCD__TypeDef.html#a3caccc4b0b894d7b27ed5a4d508154ea">FCR</a>;       </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html#ad54495b57709dac1909e1f90d147606b">  403</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLCD__TypeDef.html#ad54495b57709dac1909e1f90d147606b">SR</a>;        </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html#a426998a4ef847067fbc78606e2464e4b">  404</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLCD__TypeDef.html#a426998a4ef847067fbc78606e2464e4b">CLR</a>;       </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html#a556dfa8484476079c2ab593766754d02">  405</a></span>&#160;  uint32_t <a class="code" href="structLCD__TypeDef.html#a556dfa8484476079c2ab593766754d02">RESERVED</a>;       </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structLCD__TypeDef.html#adc6718425566b14d2201d6623b91dee4">  406</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAM[16];   </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;} <a class="code" href="structLCD__TypeDef.html">LCD_TypeDef</a>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html">  412</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#af0bae84b3787d61507114f8628df0095">  414</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#af0bae84b3787d61507114f8628df0095">CSSA</a>;     </div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#acc70098604b1a4cbaab9f2f2e9bc0a28">  415</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#acc70098604b1a4cbaab9f2f2e9bc0a28">CSL</a>;      </div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#a1735c661266ae1fa2b9a4afd77bf809f">  416</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#a1735c661266ae1fa2b9a4afd77bf809f">NVDSSA</a>;   </div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#a2c49b8cc15240d51446e553dd9e89bdc">  417</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#a2c49b8cc15240d51446e553dd9e89bdc">NVDSL</a>;    </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#a32f6d9786dd0a03417d73ec86a688d79">  418</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#a32f6d9786dd0a03417d73ec86a688d79">VDSSA</a> ;   </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#acf3b205a6bc3ca42716927867db3ee2a">  419</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#acf3b205a6bc3ca42716927867db3ee2a">VDSL</a> ;    </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#a3e6c2cca70b6d16c8582a354630992b5">  420</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#a3e6c2cca70b6d16c8582a354630992b5">LSSA</a> ;    </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#a8e32a1b3749cc4f41a404f80e64888e9">  421</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#a8e32a1b3749cc4f41a404f80e64888e9">LSL</a> ;     </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structFIREWALL__TypeDef.html#a52c4f606198fa54c6cd38aa220f82fbe">  422</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFIREWALL__TypeDef.html#a52c4f606198fa54c6cd38aa220f82fbe">CR</a> ;      </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;} <a class="code" href="structFIREWALL__TypeDef.html">FIREWALL_TypeDef</a>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html">  429</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">  431</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPWR__TypeDef.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;   </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#ae17097e69c88b6c00033d6fb84a8182b">  432</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPWR__TypeDef.html#ae17097e69c88b6c00033d6fb84a8182b">CSR</a>;  </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;} <a class="code" href="structPWR__TypeDef.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html">  438</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#abcb9ff48b9afb990283fefad0554b5b3">  440</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a>;            </div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a5aa77c68f2409fff241e949f3d6129b5">  441</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a5aa77c68f2409fff241e949f3d6129b5">ICSCR</a>;         </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a1694a01e1a23db1694288fb3a86e9f18">  442</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a1694a01e1a23db1694288fb3a86e9f18">CRRCR</a>;         </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a0721b1b729c313211126709559fad371">  443</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a0721b1b729c313211126709559fad371">CFGR</a>;          </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a6d0c293e1198ffec4802a19328ba73bb">  444</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a6d0c293e1198ffec4802a19328ba73bb">CIER</a>;          </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#afee6ba7ba2583577492d14f08a1a5e74">  445</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#afee6ba7ba2583577492d14f08a1a5e74">CIFR</a>;          </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a28e7b1071afa5b6c98f8050890159b05">  446</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a28e7b1071afa5b6c98f8050890159b05">CICR</a>;          </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a8d610812a8c66579f4a86481fa0147db">  447</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a8d610812a8c66579f4a86481fa0147db">IOPRSTR</a>;       </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a46a098b026c5e85770e7a7f05a35d49c">  448</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a>;       </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a4491ab20a44b70bf7abd247791676a59">  449</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>;      </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a600f4d6d592f43edb2fc653c5cba023a">  450</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>;      </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#af51a17223f07087552a3f7d6ee380d5a">  451</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#af51a17223f07087552a3f7d6ee380d5a">IOPENR</a>;        </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#abaebc9204bbc1708356435a5a01e70eb">  452</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#abaebc9204bbc1708356435a5a01e70eb">AHBENR</a>;        </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a619b4c22f630a269dfd0c331f90f6868">  453</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>;       </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#aec7622ba90341c9faf843d9ee54a759f">  454</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#aec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>;       </div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a43a66da2620f68f5b645af1e280da4b1">  455</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a43a66da2620f68f5b645af1e280da4b1">IOPSMENR</a>;      </div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a6131bef13a19b3b27895f3bc61789416">  456</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a6131bef13a19b3b27895f3bc61789416">AHBSMENR</a>;      </div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">  457</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">APB2SMENR</a>;     </div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#afc99e6e1b1df02dbefbdedda54f87800">  458</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#afc99e6e1b1df02dbefbdedda54f87800">APB1SMENR</a>;     </div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#aba4f1c7b7160f5e1364e2a5603204bb6">  459</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#aba4f1c7b7160f5e1364e2a5603204bb6">CCIPR</a>;         </div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a7e913b8bf59d4351e1f3d19387bd05b9">  460</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRCC__TypeDef.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;           </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;} <a class="code" href="structRCC__TypeDef.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html">  466</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;{</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#ab422a7aeea33d29d0f8b841bb461e3a8">  468</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRNG__TypeDef.html#ab422a7aeea33d29d0f8b841bb461e3a8">CR</a>;  </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#a4e4c38cd6a078fea5f9fa5e31bc0d326">  469</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRNG__TypeDef.html#a4e4c38cd6a078fea5f9fa5e31bc0d326">SR</a>;  </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#a89f3352fb11cca430aaecc0c9b49c6d3">  470</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRNG__TypeDef.html#a89f3352fb11cca430aaecc0c9b49c6d3">DR</a>;  </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;} <a class="code" href="structRNG__TypeDef.html">RNG_TypeDef</a>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html">  476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a2e8783857f8644a4eb80ebc51e1cba42">  478</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a2e8783857f8644a4eb80ebc51e1cba42">TR</a>;         </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a8750eae683cb3d382476dc7cdcd92b96">  479</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a8750eae683cb3d382476dc7cdcd92b96">DR</a>;         </div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a731d9209ce40dce6ea61fcc6f818c892">  480</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a731d9209ce40dce6ea61fcc6f818c892">CR</a>;         </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a5a7b104d80b48b5708b50cdc487d6a78">  481</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;        </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a5f43a11e0873212f598e41db5f2dcf6a">  482</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a5f43a11e0873212f598e41db5f2dcf6a">PRER</a>;       </div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ad93017bb0a778a2aad9cd71211fc770a">  483</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ad93017bb0a778a2aad9cd71211fc770a">WUTR</a>;       </div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a37afe665222962031d111527b7fd406b">  484</a></span>&#160;       uint32_t <a class="code" href="structRTC__TypeDef.html#a37afe665222962031d111527b7fd406b">RESERVED</a>;   </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">  485</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>;     </div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a9816616e1f00955c8982469d0dd9c953">  486</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a9816616e1f00955c8982469d0dd9c953">ALRMBR</a>;     </div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ad54765af56784498a3ae08686b79a1ff">  487</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ad54765af56784498a3ae08686b79a1ff">WPR</a>;        </div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#aefbd38be87117d1fced289bf9c534414">  488</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#aefbd38be87117d1fced289bf9c534414">SSR</a>;        </div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a6082856c9191f5003b6163c0d3afcaff">  489</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>;     </div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a1ddbb2a5eaa54ff43835026dec99ae1c">  490</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>;       </div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#aa4633dbcdb5dd41a714020903fd67c82">  491</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#aa4633dbcdb5dd41a714020903fd67c82">TSDR</a>;       </div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">  492</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>;      </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#aea66ea813830c2f3ff207464794397a4">  493</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#aea66ea813830c2f3ff207464794397a4">CALR</a>;       </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac0647909891aa2c3abd2bc54300ceb9b">  494</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ac0647909891aa2c3abd2bc54300ceb9b">TAMPCR</a>;     </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">  495</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>;   </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a249009cd672e7bcd52df1a41de4619e1">  496</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a249009cd672e7bcd52df1a41de4619e1">ALRMBSSR</a>;   </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac4ec213226146fa48aa9b29e0e80b3ad">  497</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ac4ec213226146fa48aa9b29e0e80b3ad">OR</a>;         </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">  498</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a>;      </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a5439bfca3708c6b8be6a74626f06111f">  499</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a5439bfca3708c6b8be6a74626f06111f">BKP1R</a>;      </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#aa845c401b24d2ef1049f489f26d35626">  500</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#aa845c401b24d2ef1049f489f26d35626">BKP2R</a>;      </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac3802c3b17482a0667fb34ddd1863434">  501</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#ac3802c3b17482a0667fb34ddd1863434">BKP3R</a>;      </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a6131b2f2896c122cf223206e4cfd2bd0">  502</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__TypeDef.html#a6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a>;      </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;} <a class="code" href="structRTC__TypeDef.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html">  509</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;{</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a6ecd5cb63b85c381bd67dc90dd4f573a">  511</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>;      </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a38cb89a872e456e6ecd29b6c71d85600">  512</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>;      </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a33f3dd6a505d06fe6c466b63be451891">  513</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;       </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a02ef206dd5bb270e1f17fedd71284422">  514</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>;       </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a609d2a279b1927846a991deb9d0dc0b0">  515</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>;    </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a60f1f0e77c52e89cfd738999bee5c9d0">  516</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a60f1f0e77c52e89cfd738999bee5c9d0">RXCRCR</a>;   </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">  517</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">TXCRCR</a>;   </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a4a1547c0ed26f31108910c35d2876b83">  518</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>;  </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#aff2f386a2566c722f7962377b495f1a2">  519</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSPI__TypeDef.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>;    </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;} <a class="code" href="structSPI__TypeDef.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html">  525</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;{</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">  527</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>;       </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">  528</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>;       </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">  529</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>;      </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">  530</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>;      </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">  531</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>;        </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">  532</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>;       </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">  533</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>;     </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#aa8129ca70a2232c91c8cfcaf375249f6">  534</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#aa8129ca70a2232c91c8cfcaf375249f6">CCMR2</a>;     </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">  535</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>;      </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">  536</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;       </div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">  537</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>;       </div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">  538</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;       </div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#aebbca147242a5ef58c8d5fe097df2ca5">  539</a></span>&#160;  uint32_t      <a class="code" href="structTIM__TypeDef.html#aebbca147242a5ef58c8d5fe097df2ca5">RESERVED12</a>;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">  540</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;      </div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">  541</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;      </div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">  542</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>;      </div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">  543</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;      </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a4f1ca99eb41a95117de38bb0c66808f3">  544</a></span>&#160;  uint32_t      <a class="code" href="structTIM__TypeDef.html#a4f1ca99eb41a95117de38bb0c66808f3">RESERVED17</a>;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">  545</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>;       </div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#afb7114ac49dba07ba5d250c507dbf23d">  546</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#afb7114ac49dba07ba5d250c507dbf23d">DMAR</a>;      </div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">  547</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>;        </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;} <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html">  553</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;{</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a5242c0f547b4c65ad619dae5cf670b17">  555</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#a5242c0f547b4c65ad619dae5cf670b17">CR</a>;            </div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a6d83a90d85e3b545cf29e98eac11765e">  556</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#a6d83a90d85e3b545cf29e98eac11765e">IER</a>;           </div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a447b91de2a50d7ebde5716a8e7eda3ee">  557</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#a447b91de2a50d7ebde5716a8e7eda3ee">ICR</a>;           </div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a7d65e605788d739a9b23a9b4a45fd10b">  558</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#a7d65e605788d739a9b23a9b4a45fd10b">ISR</a>;           </div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a715fd9205b604d1dda5046a31996296a">  559</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#a715fd9205b604d1dda5046a31996296a">IOHCR</a>;         </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a27f20ff0eccdc070477448b973ca8df7">  560</a></span>&#160;  uint32_t      <a class="code" href="structTSC__TypeDef.html#a27f20ff0eccdc070477448b973ca8df7">RESERVED1</a>;     </div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#af8a7f56b952ec2aba979eb8301e5800c">  561</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#af8a7f56b952ec2aba979eb8301e5800c">IOASCR</a>;        </div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a7ff59eaa0f8c9e69e6736dddc514a037">  562</a></span>&#160;  uint32_t      <a class="code" href="structTSC__TypeDef.html#a7ff59eaa0f8c9e69e6736dddc514a037">RESERVED2</a>;     </div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a95191a7f002c8738f835ffbb356e28c6">  563</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#a95191a7f002c8738f835ffbb356e28c6">IOSCR</a>;         </div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a0d47873260f8f0c16b8ec77e1edc8789">  564</a></span>&#160;  uint32_t      <a class="code" href="structTSC__TypeDef.html#a0d47873260f8f0c16b8ec77e1edc8789">RESERVED3</a>;     </div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#ad468fece7d1f454e0f8967edc9068c73">  565</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#ad468fece7d1f454e0f8967edc9068c73">IOCCR</a>;         </div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a75a37e293ded1627c94cf521df950e31">  566</a></span>&#160;  uint32_t      <a class="code" href="structTSC__TypeDef.html#a75a37e293ded1627c94cf521df950e31">RESERVED4</a>;     </div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#aa166b00195900a37903238cc8d50ba36">  567</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSC__TypeDef.html#aa166b00195900a37903238cc8d50ba36">IOGCSR</a>;        </div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html#a67d0b2e4315451b591e3d6b09c6c9cfc">  568</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[8];     </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;} <a class="code" href="structTSC__TypeDef.html">TSC_TypeDef</a>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html">  574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a6d7dcd3972a162627bc3470cbf992ec4">  576</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>;    </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#aa7ede2de6204c3fc4bd9fb328801c99a">  577</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>;    </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#af2991da9a4e1539530cd6b7b327199cc">  578</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>;    </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">  579</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a>;    </div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#ae23acff49b4ff96fd29093e80fc7d72e">  580</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>;   </div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a5732c379e1ce532552e80392db4eabf8">  581</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#a5732c379e1ce532552e80392db4eabf8">RTOR</a>;   </div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#add7a9e13a3281f6bea133b3693ce68f8">  582</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>;    </div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a79ce09e9fbedb2d169b3a584ed003b02">  583</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>;    </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#ab6d6dd2af5463e9e3df458557e09f6cf">  584</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>;    </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a8d538b7390289142b70428c5b0af0a18">  585</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#a8d538b7390289142b70428c5b0af0a18">RDR</a>;    </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a315ab2fb3869668e7c5c12e8204efe10">  586</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structUSART__TypeDef.html#a315ab2fb3869668e7c5c12e8204efe10">TDR</a>;    </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;} <a class="code" href="structUSART__TypeDef.html">USART_TypeDef</a>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html">  592</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html#a4caf530d45f7428c9700d9c0057135f8">  594</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structWWDG__TypeDef.html#a4caf530d45f7428c9700d9c0057135f8">CR</a>;   </div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html#adcd6a7e5d75022e46ce60291f4b8544c">  595</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structWWDG__TypeDef.html#adcd6a7e5d75022e46ce60291f4b8544c">CFR</a>;  </div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html#a15655cda4854cc794db1f27b3c0bba38">  596</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structWWDG__TypeDef.html#a15655cda4854cc794db1f27b3c0bba38">SR</a>;   </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;} <a class="code" href="structWWDG__TypeDef.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html">  602</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#ac9558c2899f9540e56c8cfbca2fb3ff1">  604</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#ac9558c2899f9540e56c8cfbca2fb3ff1">EP0R</a>;            </div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#abaadc15d64249004eafbed98f8d9236c">  605</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#abaadc15d64249004eafbed98f8d9236c">RESERVED0</a>;       </div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a46ff092e0d02d59a9cccb770944953c4">  606</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a46ff092e0d02d59a9cccb770944953c4">EP1R</a>;            </div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a4d2d3515b92eb74072bb91990542dcb3">  607</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a4d2d3515b92eb74072bb91990542dcb3">RESERVED1</a>;       </div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a4cc338562401a6c35c89bd9ab99156c2">  608</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a4cc338562401a6c35c89bd9ab99156c2">EP2R</a>;            </div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a5e7bbbb02a304e95db0f47927613aecc">  609</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a5e7bbbb02a304e95db0f47927613aecc">RESERVED2</a>;       </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a67c8085fd9ff7b534fb6a09ab6205012">  610</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a67c8085fd9ff7b534fb6a09ab6205012">EP3R</a>;            </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a0c92b14da7ba0df757ff11ff20e1bc6a">  611</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a0c92b14da7ba0df757ff11ff20e1bc6a">RESERVED3</a>;       </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a865d8a496ae0ff076e2d8794796f48ac">  612</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a865d8a496ae0ff076e2d8794796f48ac">EP4R</a>;            </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a0fb31d18b68c68b52235c835855cd42b">  613</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a0fb31d18b68c68b52235c835855cd42b">RESERVED4</a>;       </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a7ad4bfc3a492d1cd23aaffc9af72e174">  614</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a7ad4bfc3a492d1cd23aaffc9af72e174">EP5R</a>;            </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#aad38b822edd9ae72cf99585aad5b8e7e">  615</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#aad38b822edd9ae72cf99585aad5b8e7e">RESERVED5</a>;       </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a2a8eba97668e6960f5c3836bdecbe210">  616</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a2a8eba97668e6960f5c3836bdecbe210">EP6R</a>;            </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a9a81559cab1ddf49b2a028d368ad81c8">  617</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a9a81559cab1ddf49b2a028d368ad81c8">RESERVED6</a>;       </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a2b9ef7debd928ed814c6349452a6453b">  618</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a2b9ef7debd928ed814c6349452a6453b">EP7R</a>;            </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a189db3ab0f59be0beee041990f45439b">  619</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];   </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a4498c5c5730133fd8f3d032333df1622">  620</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a4498c5c5730133fd8f3d032333df1622">CNTR</a>;            </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#ace8692e7bd4ee1a79268313bed47b4ba">  621</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#ace8692e7bd4ee1a79268313bed47b4ba">RESERVED8</a>;       </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a345a18bbd483ef44e3c2530a5c7cccfb">  622</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a345a18bbd483ef44e3c2530a5c7cccfb">ISTR</a>;            </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4">  623</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4">RESERVED9</a>;       </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#aea51e93434766c9507d6a3911a0e7e91">  624</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#aea51e93434766c9507d6a3911a0e7e91">FNR</a>;             </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#ac729616a1792efd2891f8d938692071e">  625</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#ac729616a1792efd2891f8d938692071e">RESERVEDA</a>;       </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a3a8069bbd10ce243a750f5e18346ce2e">  626</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a3a8069bbd10ce243a750f5e18346ce2e">DADDR</a>;           </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a29a2b0fc48938cd5bc79f892546fadf3">  627</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a29a2b0fc48938cd5bc79f892546fadf3">RESERVEDB</a>;       </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a595086949677f98d2cc1900af3f08c1c">  628</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a595086949677f98d2cc1900af3f08c1c">BTABLE</a>;          </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a88f013eaee07f62c2138879084332de6">  629</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a88f013eaee07f62c2138879084332de6">RESERVEDC</a>;       </div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#adf7c470012f0fff12b497a5a4358da66">  630</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#adf7c470012f0fff12b497a5a4358da66">LPMCSR</a>;          </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#ae2905274f4e48e109920f4aa9a31bd01">  631</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#ae2905274f4e48e109920f4aa9a31bd01">RESERVEDD</a>;       </div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#ad194a2a46a47f8717de03a470c6c029f">  632</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#ad194a2a46a47f8717de03a470c6c029f">BCDR</a>;            </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="structUSB__TypeDef.html#a282ba03aa55783e70e3cf33ec9702d87">  633</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="structUSB__TypeDef.html#a282ba03aa55783e70e3cf33ec9702d87">RESERVEDE</a>;       </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;} <a class="code" href="structUSB__TypeDef.html">USB_TypeDef</a>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  643</a></span>&#160;<span class="preprocessor">#define FLASH_BASE             ((uint32_t)0x08000000U) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga289057b052162696849fef25b656d3d9">  644</a></span>&#160;<span class="preprocessor">#define FLASH_BANK2_BASE       ((uint32_t)0x08018000U) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  645</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END        ((uint32_t)0x08017FFFU) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab24a21b645aaab8737af5603c3d11e71">  646</a></span>&#160;<span class="preprocessor">#define FLASH_BANK2_END        ((uint32_t)0x0802FFFFU) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gabbaaec7f6da578031bcfcaba5ef21691">  647</a></span>&#160;<span class="preprocessor">#define DATA_EEPROM_BASE       ((uint32_t)0x08080000U) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga9e2beae4904bb4efbed7c97b50870e38">  648</a></span>&#160;<span class="preprocessor">#define DATA_EEPROM_BANK2_BASE ((uint32_t)0x08080C00U) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gae448ccb4685d878b345ce10d28676cda">  649</a></span>&#160;<span class="preprocessor">#define DATA_EEPROM_BANK1_END  ((uint32_t)0x08080BFFU) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga70bc2ebcde7a17f66871fe37621059bb">  650</a></span>&#160;<span class="preprocessor">#define DATA_EEPROM_BANK2_END  ((uint32_t)0x080817FFU) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  651</a></span>&#160;<span class="preprocessor">#define SRAM_BASE              ((uint32_t)0x20000000U) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaf90eb87ccfb6d49db632198f1c99d69e">  652</a></span>&#160;<span class="preprocessor">#define SRAM_SIZE_MAX          ((uint32_t)0x00005000U) </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  654</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE            ((uint32_t)0x40000000U) </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define APBPERIPH_BASE        PERIPH_BASE</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000U)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define IOPPERIPH_BASE        (PERIPH_BASE + 0x10000000U)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APBPERIPH_BASE + 0x00000000U)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400U)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000U)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400U)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LCD_BASE              (APBPERIPH_BASE + 0x00002400U)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define RTC_BASE              (APBPERIPH_BASE + 0x00002800U)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00U)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000U)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800U)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define USART2_BASE           (APBPERIPH_BASE + 0x00004400U)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define LPUART1_BASE          (APBPERIPH_BASE + 0x00004800U)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00U)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define USART5_BASE           (APBPERIPH_BASE + 0x00005000U)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400U)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800U)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define CRS_BASE              (APBPERIPH_BASE + 0x00006C00U)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define PWR_BASE              (APBPERIPH_BASE + 0x00007000U)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define DAC_BASE              (APBPERIPH_BASE + 0x00007400U)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00U)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define I2C3_BASE             (APBPERIPH_BASE + 0x00007800U)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000U)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define COMP1_BASE            (APBPERIPH_BASE + 0x00010018U)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define COMP2_BASE            (APBPERIPH_BASE + 0x0001001CU)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APBPERIPH_BASE + 0x00010400U)</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define TIM21_BASE            (APBPERIPH_BASE + 0x00010800U)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define TIM22_BASE            (APBPERIPH_BASE + 0x00011400U)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define FIREWALL_BASE         (APBPERIPH_BASE + 0x00011C00U)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400U)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define ADC_BASE              (APBPERIPH_BASE + 0x00012708U)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000U)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define USART1_BASE           (APBPERIPH_BASE + 0x00013800U)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define DBGMCU_BASE           (APBPERIPH_BASE + 0x00015800U)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000U)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008U)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CU)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030U)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044U)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058U)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CU)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080U)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define DMA1_CSELR_BASE       (DMA1_BASE + 0x000000A8U)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000U)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  708</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000U) </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  709</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FF80000U)        </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  710</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        ((uint32_t)0x1FF8007CU)        </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  711</a></span>&#160;<span class="preprocessor">#define UID_BASE              ((uint32_t)0x1FF80050U)        </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000U)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define TSC_BASE              (AHBPERIPH_BASE + 0x00004000U)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define RNG_BASE              (AHBPERIPH_BASE + 0x00005000U)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (IOPPERIPH_BASE + 0x00000000U)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (IOPPERIPH_BASE + 0x00000400U)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (IOPPERIPH_BASE + 0x00000800U)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (IOPPERIPH_BASE + 0x00000C00U)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (IOPPERIPH_BASE + 0x00001000U)</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define GPIOH_BASE            (IOPPERIPH_BASE + 0x00001C00U)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define CRS                 ((CRS_TypeDef *) CRS_BASE)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define LCD                 ((LCD_TypeDef *) LCD_BASE)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define USART4              ((USART_TypeDef *) USART4_BASE)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define USART5              ((USART_TypeDef *) USART5_BASE)</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define COMP1               ((COMP_TypeDef *) COMP1_BASE)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define COMP2               ((COMP_TypeDef *) COMP2_BASE)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define TIM21               ((TIM_TypeDef *) TIM21_BASE)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define TIM22               ((TIM_TypeDef *) TIM22_BASE)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define FIREWALL            ((FIREWALL_TypeDef *) FIREWALL_BASE)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define ADC                 ADC1_COMMON</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define DMA1_CSELR          ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define USB                 ((USB_TypeDef *) USB_BASE)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/********************  Bits definition for ADC_ISR register  ******************/</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define ADC_ISR_EOCAL_Pos          (11U)                                       </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4afa449f0271f892a4aca29982b00942">  817</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOCAL_Msk          (0x1U &lt;&lt; ADC_ISR_EOCAL_Pos)                 </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2ef7277f6218ee3af4df1d57658031d">  818</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOCAL              ADC_ISR_EOCAL_Msk                           </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD_Pos            (7U)                                        </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa96dcfb9f880d2570b89932f4107dc7">  820</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD_Msk            (0x1U &lt;&lt; ADC_ISR_AWD_Pos)                   </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e6b127a64fba5b26f7e118f2c1bc461">  821</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD                ADC_ISR_AWD_Msk                             </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Pos            (4U)                                        </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0b28033954399020afcf36b016cc081">  823</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Msk            (0x1U &lt;&lt; ADC_ISR_OVR_Pos)                   </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66f58970a53712eed20aaac04c6a6f61">  824</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR                ADC_ISR_OVR_Msk                             </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ_Pos          (3U)                                        </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0731556cedc18448b3294032b101db47">  826</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ_Msk          (0x1U &lt;&lt; ADC_ISR_EOSEQ_Pos)                 </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2250856b1a5661a7e778b90ca52e92c1">  827</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ              ADC_ISR_EOSEQ_Msk                           </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Pos            (2U)                                        </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d3a1b6e32741acec254760c4114270a">  829</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Msk            (0x1U &lt;&lt; ADC_ISR_EOC_Pos)                   </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga949681e78b978c1ccd680f11137a1550">  830</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC                ADC_ISR_EOC_Msk                             </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Pos          (1U)                                        </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  832</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Msk          (0x1U &lt;&lt; ADC_ISR_EOSMP_Pos)                 </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e8d87957a25e701a13575d635628d11">  833</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP              ADC_ISR_EOSMP_Msk                           </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Pos          (0U)                                        </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  835</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Msk          (0x1U &lt;&lt; ADC_ISR_ADRDY_Pos)                 </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  836</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY              ADC_ISR_ADRDY_Msk                           </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old EOSEQ bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS                          ADC_ISR_EOSEQ</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/********************  Bits definition for ADC_IER register  ******************/</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define ADC_IER_EOCALIE_Pos        (11U)                                       </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">  843</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCALIE_Msk        (0x1U &lt;&lt; ADC_IER_EOCALIE_Pos)               </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb">  844</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCALIE            ADC_IER_EOCALIE_Msk                         </span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE_Pos          (7U)                                        </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac93a3c29e8647a4527f8d34e68837754">  846</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE_Msk          (0x1U &lt;&lt; ADC_IER_AWDIE_Pos)                 </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5e3e81e48728060a8815256bb7e555d">  847</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE              ADC_IER_AWDIE_Msk                           </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Pos          (4U)                                        </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  849</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Msk          (0x1U &lt;&lt; ADC_IER_OVRIE_Pos)                 </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga150e154d48f6069e324aa642ec30f107">  850</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE              ADC_IER_OVRIE_Msk                           </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE_Pos        (3U)                                        </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad62ad3d887016638795bb9fad44f3ea7">  852</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE_Msk        (0x1U &lt;&lt; ADC_IER_EOSEQIE_Pos)               </span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">  853</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE            ADC_IER_EOSEQIE_Msk                         </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Pos          (2U)                                        </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  855</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Msk          (0x1U &lt;&lt; ADC_IER_EOCIE_Pos)                 </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga367429f3a07068668ffefd84c7c60985">  856</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE              ADC_IER_EOCIE_Msk                           </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Pos        (1U)                                        </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31989175e19559ccda01b8632318e2f8">  858</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Msk        (0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos)               </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe38c621f1e8239fefbb8585911d2138">  859</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE            ADC_IER_EOSMPIE_Msk                         </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Pos        (0U)                                        </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae81c5b62b488d346911cb6865b767cd6">  861</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Msk        (0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos)               </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  862</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE            ADC_IER_ADRDYIE_Msk                         </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old EOSEQIE bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE                        ADC_IER_EOSEQIE</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/********************  Bits definition for ADC_CR register  *******************/</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Pos           (31U)                                       </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">  869</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Msk           (0x1U &lt;&lt; ADC_CR_ADCAL_Pos)                  </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  870</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL               ADC_CR_ADCAL_Msk                            </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_Pos        (28U)                                       </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">  872</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_Msk        (0x1U &lt;&lt; ADC_CR_ADVREGEN_Pos)               </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">  873</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN            ADC_CR_ADVREGEN_Msk                         </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Pos           (4U)                                        </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">  875</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Msk           (0x1U &lt;&lt; ADC_CR_ADSTP_Pos)                  </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  876</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP               ADC_CR_ADSTP_Msk                            </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Pos         (2U)                                        </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga953c154b7b2b18679ed80a7839c908f3">  878</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Msk         (0x1U &lt;&lt; ADC_CR_ADSTART_Pos)                </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25021284fb6bfad3e8448edc6ef81218">  879</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART             ADC_CR_ADSTART_Msk                          </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Pos           (1U)                                        </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga502e95251db602e283746c432535f335">  881</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Msk           (0x1U &lt;&lt; ADC_CR_ADDIS_Pos)                  </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad99494f414a25f32a5f00ea39ea2150a">  882</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS               ADC_CR_ADDIS_Msk                            </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Pos            (0U)                                        </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">  884</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Msk            (0x1U &lt;&lt; ADC_CR_ADEN_Pos)                   </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN                ADC_CR_ADEN_Msk                              </span><span class="comment">/*####   TBV  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/*******************  Bits definition for ADC_CFGR1 register  *****************/</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_Pos        (26U)                                       </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48c902affae8067cf0c993373d7990cb">  889</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_Msk        (0x1FU &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">  890</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH            ADC_CFGR1_AWDCH_Msk                         </span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4">  891</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_0          (0x01U &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccd0138148d02fe1d1d5b42ac69cfc2f">  892</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_1          (0x02U &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga509379e152bb99b3f2337e205b015b0c">  893</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_2          (0x04U &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8016aaa2a77a3613067b46c41ecbc1d7">  894</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_3          (0x08U &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga373b490a8080d933fb8e0e77bd06d396">  895</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_4          (0x10U &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDEN_Pos        (23U)                                       </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf92bc7a998342fd1bfb905aa824db7e6">  897</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDEN_Msk        (0x1U &lt;&lt; ADC_CFGR1_AWDEN_Pos)               </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafee9f0fa04e0201a43856080e37c4508">  898</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDEN            ADC_CFGR1_AWDEN_Msk                         </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL_Pos       (22U)                                       </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1371e06d8916ab0c14c93cca2c511d59">  900</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL_Msk       (0x1U &lt;&lt; ADC_CFGR1_AWDSGL_Pos)              </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">  901</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL           ADC_CFGR1_AWDSGL_Msk                        </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos       (16U)                                       </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdbef648fff668b8ef05c1f4453fbc26">  903</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk       (0x1U &lt;&lt; ADC_CFGR1_DISCEN_Pos)              </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae26a4779335193192049e1d58e3b2718">  904</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN           ADC_CFGR1_DISCEN_Msk                        </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos       (15U)                                       </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga224daf2e65e108b177316de51f1c4128">  906</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk       (0x1U &lt;&lt; ADC_CFGR1_AUTOFF_Pos)              </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ff56271bc473179a89b075fda664512">  907</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF           ADC_CFGR1_AUTOFF_Msk                        </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Pos         (14U)                                       </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea3149a99b68b2ac694e1875a74e312e">  909</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Msk         (0x1U &lt;&lt; ADC_CFGR1_WAIT_Pos)                </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fe986e2a65282b01053839f8c0877a3">  910</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT             ADC_CFGR1_WAIT_Msk                          </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Pos         (13U)                                       </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga599ae2f682f21f719d888080fee9fdc0">  912</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Msk         (0x1U &lt;&lt; ADC_CFGR1_CONT_Pos)                </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  913</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT             ADC_CFGR1_CONT_Msk                          </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos       (12U)                                       </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">  915</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk       (0x1U &lt;&lt; ADC_CFGR1_OVRMOD_Pos)              </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbd980c2b24383afb370bfe69860064f">  916</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD           ADC_CFGR1_OVRMOD_Msk                        </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos        (10U)                                       </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">  918</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk        (0x3U &lt;&lt; ADC_CFGR1_EXTEN_Pos)               </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc48e957d935d791a767c763b9225832">  919</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN            ADC_CFGR1_EXTEN_Msk                         </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7bd587c78699a50b76f5e33f867285c2">  920</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_0          (0x1U &lt;&lt; ADC_CFGR1_EXTEN_Pos)               </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf280aa8043f44ba5af39f6d9381169a1">  921</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_1          (0x2U &lt;&lt; ADC_CFGR1_EXTEN_Pos)               </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos       (6U)                                        </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">  923</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk       (0x7U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01460f832e7bd04e150f86425aa922dd">  924</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL           ADC_CFGR1_EXTSEL_Msk                        </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  925</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_0         (0x1U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">  926</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_1         (0x2U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  927</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_2         (0x4U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos        (5U)                                        </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">  929</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk        (0x1U &lt;&lt; ADC_CFGR1_ALIGN_Pos)               </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">  930</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN            ADC_CFGR1_ALIGN_Msk                         </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Pos          (3U)                                        </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa236546999710afa33d9210b96723489">  932</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Msk          (0x3U &lt;&lt; ADC_CFGR1_RES_Pos)                 </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d5676c559f66561a86e6236ba803f98">  933</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES              ADC_CFGR1_RES_Msk                           </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa09ba21ff2817d7633982748c7afe8ff">  934</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_0            (0x1U &lt;&lt; ADC_CFGR1_RES_Pos)                 </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">  935</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_1            (0x2U &lt;&lt; ADC_CFGR1_RES_Pos)                 </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos      (2U)                                        </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga414db6f840ab53499a7ccca07ea07bec">  937</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk      (0x1U &lt;&lt; ADC_CFGR1_SCANDIR_Pos)             </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga138c4d67e5735326ffc922409f3fc8f4">  938</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR          ADC_CFGR1_SCANDIR_Msk                       </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos       (1U)                                        </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">  940</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk       (0x1U &lt;&lt; ADC_CFGR1_DMACFG_Pos)              </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab698a32d964b2c094ba4d42931c21068">  941</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG           ADC_CFGR1_DMACFG_Msk                        </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos        (0U)                                        </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">  943</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk        (0x1U &lt;&lt; ADC_CFGR1_DMAEN_Pos)               </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">  944</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN            ADC_CFGR1_DMAEN_Msk                         </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old WAIT bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTDLY                    ADC_CFGR1_WAIT</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/*******************  Bits definition for ADC_CFGR2 register  *****************/</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define ADC_CFGR2_TOVS_Pos         (9U)                                        </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad44529c7fb88fa7b386b36a765c662ba">  951</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_TOVS_Msk         (0x1U &lt;&lt; ADC_CFGR2_TOVS_Pos)                </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabccbaa9e3439cfaffa47678e11f403a6">  952</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_TOVS             ADC_CFGR2_TOVS_Msk                          </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS_Pos         (5U)                                        </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">  954</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS_Msk         (0xFU &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">  955</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS             ADC_CFGR2_OVSS_Msk                          </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38e1712d2987a07d2528fd206ec954f4">  956</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS_0           (0x1U &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">  957</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS_1           (0x2U &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42d6903b72afd52ffc65a95f94a8b248">  958</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS_2           (0x4U &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54cd1d224d98b9396e1f037715639c7f">  959</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSS_3           (0x8U &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSR_Pos         (2U)                                        </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga358b949245609b1918fd76353adfe723">  961</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSR_Msk         (0x7U &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">  962</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSR             ADC_CFGR2_OVSR_Msk                          </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">  963</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSR_0           (0x1U &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">  964</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSR_1           (0x2U &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2a80cacb01dd07755248ff3dae0874d">  965</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSR_2           (0x4U &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSE_Pos         (0U)                                        </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae927e335f0655f62963701c2e6b3e1b7">  967</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSE_Msk         (0x1U &lt;&lt; ADC_CFGR2_OVSE_Pos)                </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">  968</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_OVSE             ADC_CFGR2_OVSE_Msk                          </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos       (30U)                                       </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">  970</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk       (0x3U &lt;&lt; ADC_CFGR2_CKMODE_Pos)              </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">  971</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE           ADC_CFGR2_CKMODE_Msk                        </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8603cb9fe211cb7cda8b29049dcde908">  972</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_0         (0x1U &lt;&lt; ADC_CFGR2_CKMODE_Pos)              </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd8d90fdb7639030c0816d24f27cad4b">  973</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_1         (0x2U &lt;&lt; ADC_CFGR2_CKMODE_Pos)              </span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Pos           (0U)                                        </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">  978</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Msk           (0x7U &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">  979</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP               ADC_SMPR_SMP_Msk                            </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">  980</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_0             (0x1U &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab57bf329f4bf7c460f3666ea37dc7221">  981</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_1             (0x2U &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">  982</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2             (0x4U &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMPR                       ADC_SMPR_SMP</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMPR_0                     ADC_SMPR_SMP_0</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMPR_1                     ADC_SMPR_SMP_1</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMPR_2                     ADC_SMPR_SMP_2</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/*******************  Bit definition for ADC_TR register  ********************/</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define ADC_TR_HT_Pos              (16U)                                       </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9b2a5ba8e9985f7ec94314497844456">  992</a></span>&#160;<span class="preprocessor">#define ADC_TR_HT_Msk              (0xFFFU &lt;&lt; ADC_TR_HT_Pos)                   </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">  993</a></span>&#160;<span class="preprocessor">#define ADC_TR_HT                  ADC_TR_HT_Msk                               </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define ADC_TR_LT_Pos              (0U)                                        </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabec014bf05356959fb041c359d30ae15">  995</a></span>&#160;<span class="preprocessor">#define ADC_TR_LT_Msk              (0xFFFU &lt;&lt; ADC_TR_LT_Pos)                   </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga256ca600edc7d15a8f5123730822667b">  996</a></span>&#160;<span class="preprocessor">#define ADC_TR_LT                  ADC_TR_LT_Msk                               </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_CHSELR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos       (0U)                                        </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b59d55fef67e80101e5c2a1772ec50d"> 1000</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk       (0x7FFFFU &lt;&lt; ADC_CHSELR_CHSEL_Pos)          </span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ca21fba6d475be2101310ee709e3434"> 1001</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL           ADC_CHSELR_CHSEL_Msk                        </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Pos     (18U)                                       </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa1c98512c1e24e5f71c5da63e304573"> 1003</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL18_Pos)            </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8056645767f844ce037f2a45fdb54ca6"> 1004</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18         ADC_CHSELR_CHSEL18_Msk                      </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos     (17U)                                       </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b46d6cc9802bd5df7500709d562bc3d"> 1006</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL17_Pos)            </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec0461a534becec3c117d67abeb386b4"> 1007</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17         ADC_CHSELR_CHSEL17_Msk                      </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos     (16U)                                       </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91cd489db1657f1ae26345e3ebcaa162"> 1009</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL16_Pos)            </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dfc51c25f28841ceffb83ba992d07c5"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16         ADC_CHSELR_CHSEL16_Msk                      </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos     (15U)                                       </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12f2987b60396f53ee2968a18fbfbf06"> 1012</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL15_Pos)            </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab84928f30f310c5995fda17d09356caa"> 1013</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15         ADC_CHSELR_CHSEL15_Msk                      </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos     (14U)                                       </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf"> 1015</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL14_Pos)            </span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5b84d83a703faf41021f5aed1b08d1f"> 1016</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14         ADC_CHSELR_CHSEL14_Msk                      </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos     (13U)                                       </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5"> 1018</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL13_Pos)            </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9615a92dc5d719eda04efc0fbcc2274"> 1019</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13         ADC_CHSELR_CHSEL13_Msk                      </span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos     (12U)                                       </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga066545b519da65f4dee67b20ddd43bcd"> 1021</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL12_Pos)            </span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga835b5a1068e5b4746a61a637831a6add"> 1022</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12         ADC_CHSELR_CHSEL12_Msk                      </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos     (11U)                                       </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad672dcfeb5d382e77dc94d280d77f2c3"> 1024</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL11_Pos)            </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c74cdf4888bb431e36aa8f636c66e75"> 1025</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11         ADC_CHSELR_CHSEL11_Msk                      </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos     (10U)                                       </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0c09f86005172696eaeb796fcffd041"> 1027</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL10_Pos)            </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6252eddc09ac86f0ba2fc34e9973b52"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10         ADC_CHSELR_CHSEL10_Msk                      </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos      (9U)                                        </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab06703614fbccb72f2abc8a1a3d80647"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL9_Pos)             </span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacfdf93021c4aa68f312f6f58c437091"> 1031</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9          ADC_CHSELR_CHSEL9_Msk                       </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos      (8U)                                        </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga148cef813445cc4506d6f89fb0409156"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL8_Pos)             </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01e1d27f5eba18a59660d7b32611f068"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8          ADC_CHSELR_CHSEL8_Msk                       </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos      (7U)                                        </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac566c041a57836d75b217dcf2466f5f8"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL7_Pos)             </span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b"> 1037</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7          ADC_CHSELR_CHSEL7_Msk                       </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos      (6U)                                        </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9627edf91b62eb894a5d713898aeb84b"> 1039</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL6_Pos)             </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"> 1040</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6          ADC_CHSELR_CHSEL6_Msk                       </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos      (5U)                                        </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c246993f940904e9c44cbdabba150e1"> 1042</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL5_Pos)             </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec"> 1043</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5          ADC_CHSELR_CHSEL5_Msk                       </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos      (4U)                                        </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2b66d105354c14511b62cb75fd8117"> 1045</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL4_Pos)             </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae71a9b3ba55c541de0fd39ce647ba619"> 1046</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4          ADC_CHSELR_CHSEL4_Msk                       </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos      (3U)                                        </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43a4437436d6391d03ea0b46605164b5"> 1048</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL3_Pos)             </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa"> 1049</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3          ADC_CHSELR_CHSEL3_Msk                       </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos      (2U)                                        </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d705d015fd20a8e5328ed49d6fcc355"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL2_Pos)             </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga828269a978a7bee65fc836de87b422d7"> 1052</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2          ADC_CHSELR_CHSEL2_Msk                       </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos      (1U)                                        </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafb6189343dc80a0b0f88c27cbcd8188"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL1_Pos)             </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2617214deca9d2d1fe358e7012de53b7"> 1055</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1          ADC_CHSELR_CHSEL1_Msk                       </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos      (0U)                                        </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6bfc56437a61398d433d775549c7d7e"> 1057</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk      (0x1U &lt;&lt; ADC_CHSELR_CHSEL0_Pos)             </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab167e83ae3042f3041d4da630d58ccc6"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0          ADC_CHSELR_CHSEL0_Msk                       </span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos            (0U)                                        </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1062</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk            (0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)                </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada596183c4087696c486546e88176038"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA                ADC_DR_DATA_Msk                             </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_Pos    (0U)                                        </span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3ed45c6f668636ec26125c16099cad2"> 1067</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_Msk    (0x7FU &lt;&lt; ADC_CALFACT_CALFACT_Pos)          </span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d5429b469688c6b1ac1bd9216ba743a"> 1068</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT        ADC_CALFACT_CALFACT_Msk                     </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define ADC_CCR_LFMEN_Pos          (25U)                                       </span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4373f310e631ce562f0759c8a3ffbe58"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_CCR_LFMEN_Msk          (0x1U &lt;&lt; ADC_CCR_LFMEN_Pos)                 </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga749582e7b291b726615c67975e92644d"> 1073</a></span>&#160;<span class="preprocessor">#define ADC_CCR_LFMEN              ADC_CCR_LFMEN_Msk                           </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define ADC_CCR_VLCDEN_Pos         (24U)                                       </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac60dccd9f9717591b1b03883883890ca"> 1075</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VLCDEN_Msk         (0x1U &lt;&lt; ADC_CCR_VLCDEN_Pos)                </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60eb379cba11d8374300efd6cf41b9ed"> 1076</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VLCDEN             ADC_CCR_VLCDEN_Msk                          </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Pos           (23U)                                       </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 1078</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Msk           (0x1U &lt;&lt; ADC_CCR_TSEN_Pos)                  </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec05330012f52f35421531c72819fada"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN               ADC_CCR_TSEN_Msk                            </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Pos         (22U)                                       </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 1081</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Msk         (0x1U &lt;&lt; ADC_CCR_VREFEN_Pos)                </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN             ADC_CCR_VREFEN_Msk                          </span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC_Pos          (18U)                                       </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2d02b14eeaed9f694205f120c02a101"> 1084</a></span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC_Msk          (0xFU &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga163968c55b1756d3880add05e08e452f"> 1085</a></span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC              ADC_CCR_PRESC_Msk                           </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf99705967921bc72f3351ed71bc4404a"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC_0            (0x1U &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac08cc8ad4ec45d16616ea43656faeca1"> 1087</a></span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC_1            (0x2U &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab320da1879988808eea121ecfa8b709f"> 1088</a></span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC_2            (0x4U &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33c0b142eb7a2ef638ecac34a7d59461"> 1089</a></span>&#160;<span class="preprocessor">#define ADC_CCR_PRESC_3            (0x8U &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">/*************  Bit definition for COMP_CSR register (COMP1 and COMP2)  **************/</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/* COMP1 bits definition */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN_Pos           (0U)                                    </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga326b22b0b2edd73061dbae5b2bb19f1f"> 1099</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN_Msk           (0x1U &lt;&lt; COMP_CSR_COMP1EN_Pos)          </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga189a12739f9eb7eb29d96b62b2473c3c"> 1100</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN               COMP_CSR_COMP1EN_Msk                    </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INNSEL_Pos       (4U)                                    </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43ead835727f51285a7e8c3e761e10e4"> 1102</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INNSEL_Msk       (0x3U &lt;&lt; COMP_CSR_COMP1INNSEL_Pos)      </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28231037cce122928a19517c0cad4846"> 1103</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INNSEL           COMP_CSR_COMP1INNSEL_Msk                </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadabe89ac15a6c60f5395bd938a7aec64"> 1104</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INNSEL_0         (0x1U &lt;&lt; COMP_CSR_COMP1INNSEL_Pos)      </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafab2f84f5632f8a461626d91f62f9a69"> 1105</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INNSEL_1         (0x2U &lt;&lt; COMP_CSR_COMP1INNSEL_Pos)      </span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1WM_Pos           (8U)                                    </span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9057bc16032c785223b5d7019438304"> 1107</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1WM_Msk           (0x1U &lt;&lt; COMP_CSR_COMP1WM_Pos)          </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e3e8b8f6e6126abaca1b7a073b52143"> 1108</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1WM               COMP_CSR_COMP1WM_Msk                    </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LPTIM1IN1_Pos    (12U)                                   </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e51c379c52b617f515e9a9f46184602"> 1110</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LPTIM1IN1_Msk    (0x1U &lt;&lt; COMP_CSR_COMP1LPTIM1IN1_Pos)   </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga389a6d662d7945b3d4236a42d7111345"> 1111</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LPTIM1IN1        COMP_CSR_COMP1LPTIM1IN1_Msk             </span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POLARITY_Pos     (15U)                                   </span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00b456b4666e67ddab737d065ea23bba"> 1113</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POLARITY_Msk     (0x1U &lt;&lt; COMP_CSR_COMP1POLARITY_Pos)    </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d6c459a87cd23851a6fe427a92fd188"> 1114</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POLARITY         COMP_CSR_COMP1POLARITY_Msk              </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1VALUE_Pos        (30U)                                   </span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9156356b2fa5caeadc15e344ec860adc"> 1116</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1VALUE_Msk        (0x1U &lt;&lt; COMP_CSR_COMP1VALUE_Pos)       </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6898ae62c4b80c9cc9f4aae32340d4ed"> 1117</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1VALUE            COMP_CSR_COMP1VALUE_Msk                 </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK_Pos         (31U)                                   </span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34fe325ce6c26f23bf002462ae373eab"> 1119</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK_Msk         (0x1U &lt;&lt; COMP_CSR_COMP1LOCK_Pos)        </span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadea194683429416dd8e2855567d90508"> 1120</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK             COMP_CSR_COMP1LOCK_Msk                  </span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="comment">/* COMP2 bits definition */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN_Pos           (0U)                                    </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabeca75451fcb9ded40740ca63d2d302b"> 1123</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN_Msk           (0x1U &lt;&lt; COMP_CSR_COMP2EN_Pos)          </span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc6c4a6c601e572cea18d4e14ede5651"> 1124</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN               COMP_CSR_COMP2EN_Msk                    </span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2SPEED_Pos        (3U)                                    </span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fad3d72d17d20b6da0716b98934d5e2"> 1126</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2SPEED_Msk        (0x1U &lt;&lt; COMP_CSR_COMP2SPEED_Pos)       </span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03732d3a8e9154ea6bab73e81ceef859"> 1127</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2SPEED            COMP_CSR_COMP2SPEED_Msk                 </span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INNSEL_Pos       (4U)                                    </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7438b5b52016b2ae3ecb0c07de70794e"> 1129</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INNSEL_Msk       (0x7U &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28f347979422f4158f0754adad42a7b3"> 1130</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INNSEL           COMP_CSR_COMP2INNSEL_Msk                </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cba769207d82812273bc90b5c702210"> 1131</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INNSEL_0         (0x1U &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3270c2e18f64f6ef34fa09253053aa8e"> 1132</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INNSEL_1         (0x2U &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6668105b898acc5dfd75ede153352be4"> 1133</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INNSEL_2         (0x4U &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INPSEL_Pos       (8U)                                    </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35cbcbce86b2be2aeeac10b0585b024b"> 1135</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INPSEL_Msk       (0x7U &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82fd246d16fc17b69814fc87cfc64048"> 1136</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INPSEL           COMP_CSR_COMP2INPSEL_Msk                </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6e98b95258e7c0d8969974a0c0d0565"> 1137</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INPSEL_0         (0x1U &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43e759b3709d916e43ca998e29057c9e"> 1138</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INPSEL_1         (0x2U &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f956f10b31b3eb7824a2d0cdf44d2de"> 1139</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INPSEL_2         (0x4U &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN2_Pos    (12U)                                   </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga324aab850b4413a87392babc08717f99"> 1141</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN2_Msk    (0x1U &lt;&lt; COMP_CSR_COMP2LPTIM1IN2_Pos)   </span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fa41937d8ab6744a81e7befbafb776e"> 1142</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN2        COMP_CSR_COMP2LPTIM1IN2_Msk             </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN1_Pos    (13U)                                   </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga676a65cf103ed510844270aa6a0dbb18"> 1144</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN1_Msk    (0x1U &lt;&lt; COMP_CSR_COMP2LPTIM1IN1_Pos)   </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9baf86ec84c5bb99180b2415ed9f676"> 1145</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN1        COMP_CSR_COMP2LPTIM1IN1_Msk             </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POLARITY_Pos     (15U)                                   </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284437d23bbbefdafce5ac4c0a52c85c"> 1147</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POLARITY_Msk     (0x1U &lt;&lt; COMP_CSR_COMP2POLARITY_Pos)    </span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e693c62613b5c02700151ac03c81757"> 1148</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POLARITY         COMP_CSR_COMP2POLARITY_Msk              </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2VALUE_Pos        (30U)                                   </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab848b4cd3ae59ccf96add99a11cb539d"> 1150</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2VALUE_Msk        (0x1U &lt;&lt; COMP_CSR_COMP2VALUE_Pos)       </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b202e322a264fa937bd715133dd9d4f"> 1151</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2VALUE            COMP_CSR_COMP2VALUE_Msk                 </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK_Pos         (31U)                                   </span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d8eb2e2961fcd0607f25316f42ff58d"> 1153</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK_Msk         (0x1U &lt;&lt; COMP_CSR_COMP2LOCK_Pos)        </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1334c5917d1da9f71ef8363a150fdb2b"> 1154</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK             COMP_CSR_COMP2LOCK_Msk                  </span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="comment">/**********************  Bit definition for COMP_CSR register common  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN_Pos           (0U)                                    </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1766e18204b05be114cccaa3e8a137a"> 1158</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN_Msk           (0x1U &lt;&lt; COMP_CSR_COMPxEN_Pos)          </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56475caab652fe73308671a6a77be093"> 1159</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN               COMP_CSR_COMPxEN_Msk                    </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOLARITY_Pos     (15U)                                   </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc559fb2ca06c4eceab78b3f03157db7"> 1161</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOLARITY_Msk     (0x1U &lt;&lt; COMP_CSR_COMPxPOLARITY_Pos)    </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7e6ea1fb77a4d863c126c366cb446e2"> 1162</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOLARITY         COMP_CSR_COMPxPOLARITY_Msk              </span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTVALUE_Pos     (30U)                                   </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4066fecb0065c1e6d2e9121827499022"> 1164</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTVALUE_Msk     (0x1U &lt;&lt; COMP_CSR_COMPxOUTVALUE_Pos)    </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f25ce9cf30c0aa1c8e226b21d91643f"> 1165</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTVALUE         COMP_CSR_COMPxOUTVALUE_Msk              </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK_Pos         (31U)                                   </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc7817389c43def112ee7278a130ee1a"> 1167</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK_Msk         (0x1U &lt;&lt; COMP_CSR_COMPxLOCK_Pos)        </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1"> 1168</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK             COMP_CSR_COMPxLOCK_Msk                  </span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae82df5f413cb31966809bae67a827a1e"> 1171</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WINMODE   COMP_CSR_COMP1WM </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos            (0U)                                          </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1180</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)                </span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1181</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1184</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR              ((uint8_t)0xFFU)                              </span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)                                          </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1188</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1U &lt;&lt; CRC_CR_RESET_Pos)                    </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1189</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)                                          </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac936837464e128d0a454320353e96857"> 1191</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3U &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 1192</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga684388729236be158fa8d084003d92ce"> 1193</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1U &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 1194</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2U &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)                                          </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 1196</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 1197</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 1198</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 1199</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)                                          </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2af78df77ce172d08e399e34c5ded959"> 1201</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1U &lt;&lt; CRC_CR_REV_OUT_Pos)                  </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 1202</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)                                          </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 1206</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFU &lt;&lt; CRC_INIT_INIT_Pos)            </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 1207</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define CRC_POL_POL_Pos          (0U)                                          </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 1211</a></span>&#160;<span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFU &lt;&lt; CRC_POL_POL_Pos)              </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 1212</a></span>&#160;<span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">/*                          CRS Clock Recovery System                         */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/*******************  Bit definition for CRS_CR register  *********************/</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCOKIE_Pos       (0U)                                         </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6687d2235aee6208ee83ec71f1bdf30"> 1222</a></span>&#160;<span class="preprocessor">#define CRS_CR_SYNCOKIE_Msk       (0x1U &lt;&lt; CRS_CR_SYNCOKIE_Pos)                </span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          </span><span class="comment">/* SYNC event OK interrupt enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCWARNIE_Pos     (1U)                                         </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ab86637ea9a46d23663912bc2e71283"> 1225</a></span>&#160;<span class="preprocessor">#define CRS_CR_SYNCWARNIE_Msk     (0x1U &lt;&lt; CRS_CR_SYNCWARNIE_Pos)              </span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        </span><span class="comment">/* SYNC warning interrupt enable         */</span><span class="preprocessor"></span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define CRS_CR_ERRIE_Pos          (2U)                                         </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3643f34d2c8309aa12a16eb328eacf8"> 1228</a></span>&#160;<span class="preprocessor">#define CRS_CR_ERRIE_Msk          (0x1U &lt;&lt; CRS_CR_ERRIE_Pos)                   </span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             </span><span class="comment">/* SYNC error interrupt enable           */</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define CRS_CR_ESYNCIE_Pos        (3U)                                         </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f"> 1231</a></span>&#160;<span class="preprocessor">#define CRS_CR_ESYNCIE_Msk        (0x1U &lt;&lt; CRS_CR_ESYNCIE_Pos)                 </span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           </span><span class="comment">/* Expected SYNC(ESYNCF) interrupt Enable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define CRS_CR_CEN_Pos            (5U)                                         </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98f433acb2c50755b1d533a1d0f931f1"> 1234</a></span>&#160;<span class="preprocessor">#define CRS_CR_CEN_Msk            (0x1U &lt;&lt; CRS_CR_CEN_Pos)                     </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define CRS_CR_CEN                CRS_CR_CEN_Msk                               </span><span class="comment">/* Frequency error counter enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Pos     (6U)                                         </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d"> 1237</a></span>&#160;<span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Msk     (0x1U &lt;&lt; CRS_CR_AUTOTRIMEN_Pos)              </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        </span><span class="comment">/* Automatic trimming enable             */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define CRS_CR_SWSYNC_Pos         (7U)                                         </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1a66457a1fdc77dd7839847ed240edd"> 1240</a></span>&#160;<span class="preprocessor">#define CRS_CR_SWSYNC_Msk         (0x1U &lt;&lt; CRS_CR_SWSYNC_Pos)                  </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            </span><span class="comment">/* A Software SYNC event is generated    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define CRS_CR_TRIM_Pos           (8U)                                         </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d20d27668870ca66125aa3de5b18dfb"> 1243</a></span>&#160;<span class="preprocessor">#define CRS_CR_TRIM_Msk           (0x3FU &lt;&lt; CRS_CR_TRIM_Pos)                   </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              </span><span class="comment">/* HSI48 oscillator smooth trimming      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/*******************  Bit definition for CRS_CFGR register  *********************/</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define CRS_CFGR_RELOAD_Pos       (0U)                                         </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c32c7f8486233dce5d3822e151a0735"> 1248</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_RELOAD_Msk       (0xFFFFU &lt;&lt; CRS_CFGR_RELOAD_Pos)             </span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          </span><span class="comment">/* Counter reload value               */</span><span class="preprocessor"></span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define CRS_CFGR_FELIM_Pos        (16U)                                        </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9"> 1251</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_FELIM_Msk        (0xFFU &lt;&lt; CRS_CFGR_FELIM_Pos)                </span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           </span><span class="comment">/* Frequency error limit              */</span><span class="preprocessor"></span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_Pos      (24U)                                        </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"> 1255</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_Msk      (0x7U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         </span><span class="comment">/* SYNC divider                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga386136633d2d7330e0ac5ca183c292de"> 1257</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_0        (0x1U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae595c852cabc78e8bc9055625d68ca54"> 1258</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_1        (0x2U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42"> 1259</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_2        (0x4U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_Pos      (28U)                                        </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6"> 1262</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_Msk      (0x3U &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         </span><span class="comment">/* SYNC signal source selection       */</span><span class="preprocessor"></span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85cd0182bf6bbb7088991ff04c612e20"> 1264</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_0        (0x1U &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2d2f4200ea8754386aab5947b40721d"> 1265</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_1        (0x2U &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCPOL_Pos      (31U)                                        </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga669fff4b2146c481e612c641f9b7d157"> 1268</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCPOL_Msk      (0x1U &lt;&lt; CRS_CFGR_SYNCPOL_Pos)               </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         </span><span class="comment">/* SYNC polarity selection            */</span><span class="preprocessor"></span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  </div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/*******************  Bit definition for CRS_ISR register  *********************/</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCOKF_Pos       (0U)                                         </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4"> 1273</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCOKF_Msk       (0x1U &lt;&lt; CRS_ISR_SYNCOKF_Pos)                </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          </span><span class="comment">/* SYNC event OK flag             */</span><span class="preprocessor"></span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCWARNF_Pos     (1U)                                         </span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf5bab4a943dd56436fa284f16eae065"> 1276</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCWARNF_Msk     (0x1U &lt;&lt; CRS_ISR_SYNCWARNF_Pos)              </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        </span><span class="comment">/* SYNC warning                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define CRS_ISR_ERRF_Pos          (2U)                                         </span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f"> 1279</a></span>&#160;<span class="preprocessor">#define CRS_ISR_ERRF_Msk          (0x1U &lt;&lt; CRS_ISR_ERRF_Pos)                   </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             </span><span class="comment">/* SYNC error flag                */</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define CRS_ISR_ESYNCF_Pos        (3U)                                         </span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747"> 1282</a></span>&#160;<span class="preprocessor">#define CRS_ISR_ESYNCF_Msk        (0x1U &lt;&lt; CRS_ISR_ESYNCF_Pos)                 </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           </span><span class="comment">/* Expected SYNC flag             */</span><span class="preprocessor"></span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCERR_Pos       (8U)                                         </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc683b5b8bbad43929bea1de7cf5e2de"> 1285</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCERR_Msk       (0x1U &lt;&lt; CRS_ISR_SYNCERR_Pos)                </span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          </span><span class="comment">/* SYNC error                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCMISS_Pos      (9U)                                         </span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab843d7aa1168df9df83d1c2ec43ada98"> 1288</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCMISS_Msk      (0x1U &lt;&lt; CRS_ISR_SYNCMISS_Pos)               </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         </span><span class="comment">/* SYNC missed                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define CRS_ISR_TRIMOVF_Pos       (10U)                                        </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98"> 1291</a></span>&#160;<span class="preprocessor">#define CRS_ISR_TRIMOVF_Msk       (0x1U &lt;&lt; CRS_ISR_TRIMOVF_Pos)                </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          </span><span class="comment">/* Trimming overflow or underflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define CRS_ISR_FEDIR_Pos         (15U)                                        </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98392380324f255298ef5a0a37ddde80"> 1294</a></span>&#160;<span class="preprocessor">#define CRS_ISR_FEDIR_Msk         (0x1U &lt;&lt; CRS_ISR_FEDIR_Pos)                  </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            </span><span class="comment">/* Frequency error direction      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define CRS_ISR_FECAP_Pos         (16U)                                        </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dbafe96eb97cd10ee5df017a3958b73"> 1297</a></span>&#160;<span class="preprocessor">#define CRS_ISR_FECAP_Msk         (0xFFFFU &lt;&lt; CRS_ISR_FECAP_Pos)               </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            </span><span class="comment">/* Frequency error capture        */</span><span class="preprocessor"></span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/*******************  Bit definition for CRS_ICR register  *********************/</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCOKC_Pos       (0U)                                         </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff"> 1302</a></span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCOKC_Msk       (0x1U &lt;&lt; CRS_ICR_SYNCOKC_Pos)                </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          </span><span class="comment">/* SYNC event OK clear flag     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCWARNC_Pos     (1U)                                         </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb26aae877992c6c09ead21145fd08d5"> 1305</a></span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCWARNC_Msk     (0x1U &lt;&lt; CRS_ICR_SYNCWARNC_Pos)              </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        </span><span class="comment">/* SYNC warning clear flag      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define CRS_ICR_ERRC_Pos          (2U)                                         </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4def6621c455b0a5b3353cd4e3af021"> 1308</a></span>&#160;<span class="preprocessor">#define CRS_ICR_ERRC_Msk          (0x1U &lt;&lt; CRS_ICR_ERRC_Pos)                   </span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             </span><span class="comment">/* Error clear flag             */</span><span class="preprocessor"></span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define CRS_ICR_ESYNCC_Pos        (3U)                                         </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddcb111c81613365f15ba3fb1974d2c5"> 1311</a></span>&#160;<span class="preprocessor">#define CRS_ICR_ESYNCC_Msk        (0x1U &lt;&lt; CRS_ICR_ESYNCC_Pos)                 </span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           </span><span class="comment">/* Expected SYNC clear flag     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/*                 Digital to Analog Converter (DAC)                          */</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 1323</a></span>&#160;<span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                       </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)                                       </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 1327</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1U &lt;&lt; DAC_CR_EN1_Pos)                   </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1328</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos            (1U)                                       </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 1330</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk            (0x1U &lt;&lt; DAC_CR_BOFF1_Pos)                 </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 1331</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)                                       </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1be7eb4a830047b463d611c2c813f437"> 1333</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1U &lt;&lt; DAC_CR_TEN1_Pos)                  </span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 1334</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)                                       </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 1337</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 1338</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dfa13ec123c583136e24b7890add45b"> 1339</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga265e32c4fc43310acdf3ebea01376766"> 1340</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa625d7638422e90a616ac93edd4bf408"> 1341</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)                                       </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 1344</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90491f31219d07175629eecdcdc9271e"> 1345</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0871e6466e3a7378103c431832ae525a"> 1346</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 1347</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)                                       </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 1350</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFU &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bcf611b2f0b975513325895bf16e085"> 1351</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 1352</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cc15817842cb7992d449c448684f68d"> 1353</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 1354</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdc83b4feb742c632ba66f55d102432b"> 1355</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)                                      </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 1358</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1U &lt;&lt; DAC_CR_DMAEN1_Pos)                </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 1359</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)                                      </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 1361</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1U &lt;&lt; DAC_CR_DMAUDRIE1_Pos)             </span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 1362</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)                                      </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84b276403310ffa2407b8c57996456e7"> 1365</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1U &lt;&lt; DAC_CR_EN2_Pos)                   </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa65db2420e02fc6813842f57134d898f"> 1366</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos            (17U)                                      </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga088fea2fa6ece1301af6818b836469f3"> 1368</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk            (0x1U &lt;&lt; DAC_CR_BOFF2_Pos)                 </span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd6f660a5f15262beca06b9098a559e9"> 1369</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)                                      </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac16d129b7793ddcfef47bd642478d1df"> 1371</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1U &lt;&lt; DAC_CR_TEN2_Pos)                  </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8fc527f6ddb787123da09d2085b772f"> 1372</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)                                      </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c9339a1dc175b09378d1168ab514333"> 1375</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 1376</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 1377</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 1378</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 1379</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)                                      </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0420dd10713d50b05ab6c477ab502893"> 1382</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 1383</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 1384</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 1385</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)                                      </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace1bce6cad4004ab884396a1d73a1725"> 1388</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFU &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 1389</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8d952192721dbdcea8d707d43096454"> 1390</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga860032e8196838cd36a655c1749139d6"> 1391</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 1392</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 1393</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)                                      </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 1396</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1U &lt;&lt; DAC_CR_DMAEN2_Pos)                </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 1397</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)                                      </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 1399</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1U &lt;&lt; DAC_CR_DMAUDRIE2_Pos)             </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga803e3bae78ced744b93aa76615303e15"> 1400</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)                                       </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 1404</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)          </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 1405</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)                                       </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 1407</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)          </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 1408</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 1412</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)       </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 1413</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 1417</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)       </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 1418</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 1422</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)         </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 1423</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 1427</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)       </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7506e369b37d55826042b540b10e44c7"> 1428</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 1432</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)       </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f66bd794202221e1a55547673b7abab"> 1433</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 1437</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)         </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 1438</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 1442</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)       </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 1443</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)                                      </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 1445</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)       </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3edd68db1697af93027e05f6b764c540"> 1446</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 1450</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)       </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 1451</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)                                      </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c6a0375af61a42378851c55436f0e23"> 1453</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)       </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 1454</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1b85c14a79ef230c7771336ab683678"> 1458</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)         </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 1459</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)                                       </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 1461</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)         </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae31631eaac76ebecb059918c351ef3c9"> 1462</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 1465</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR           ((uint16_t)0x00000FFFU)                    </span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)                                       </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 1469</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFU &lt;&lt; DAC_DOR2_DACC2DOR_Pos)          </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaaa39c1e82279918918b072fd56db04"> 1470</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)                                      </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 1474</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1U &lt;&lt; DAC_SR_DMAUDR1_Pos)               </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 1475</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)                                      </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 1477</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1U &lt;&lt; DAC_SR_DMAUDR2_Pos)               </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 1478</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos               (0U)                            </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 1488</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk               (0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 1489</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                   DBGMCU_IDCODE_DEV_ID_Msk        </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DIV_ID_Pos               (12U)                           </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga664d8d76ec1f9e764254382d50e3d57c"> 1492</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DIV_ID_Msk               (0xFU &lt;&lt; DBGMCU_IDCODE_DIV_ID_Pos) </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6977fb89aa0fff4a2f4f81055ba5cc1a"> 1493</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DIV_ID                   DBGMCU_IDCODE_DIV_ID_Msk        </span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_MCD_DIV_ID_Pos           (13U)                           </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3eddca6b03c44a715e4815abd53f97bb"> 1495</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_MCD_DIV_ID_Msk           (0x3U &lt;&lt; DBGMCU_IDCODE_MCD_DIV_ID_Pos) </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga450db92fedffcd46886521bbaca5f001"> 1496</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_MCD_DIV_ID               DBGMCU_IDCODE_MCD_DIV_ID_Msk    </span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos               (16U)                           </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 1498</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk               (0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga887eb26364a8693355024ca203323165"> 1499</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                   DBGMCU_IDCODE_REV_ID_Msk        </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 1500</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0                 (0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 1501</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1                 (0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 1502</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2                 (0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 1503</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3                 (0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 1504</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4                 (0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 1505</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5                 (0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 1506</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6                 (0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 1507</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7                 (0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 1508</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8                 (0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 1509</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9                 (0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0770975f537cee88759c533cce1985c7"> 1510</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10                (0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 1511</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11                (0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae27909354dd0b18756072ab3a3939e91"> 1512</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12                (0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga300efe7db3358b63a83133901ab507ac"> 1513</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13                (0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7664e599c06b8f00398d9c84deec607"> 1514</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14                (0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 1515</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15                (0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_Pos                      (0U)                            </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8947189bba6436daecf6db7305c0645"> 1519</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_Msk                      (0x7U &lt;&lt; DBGMCU_CR_DBG_Pos)     </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e494a8df4fa1e661b95660a62cf53f2"> 1520</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG                          DBGMCU_CR_DBG_Msk               </span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                (0U)                            </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga127e0531bc305bb460fd2417106bee61"> 1522</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                (0x1U &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 1523</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                    DBGMCU_CR_DBG_SLEEP_Msk         </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                 (1U)                            </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71cd122085cdadba462f9e251ac35349"> 1525</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                 (0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 1526</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                     DBGMCU_CR_DBG_STOP_Msk          </span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos              (2U)                            </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 1528</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk              (0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga107a9396d63c892a8e614897c9d0b132"> 1529</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                  DBGMCU_CR_DBG_STANDBY_Msk       </span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos       (0U)                            </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 1533</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 1534</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP           DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos       (1U)                            </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab210ab764b68711904243c0d11631b8"> 1536</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP           DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos       (4U)                            </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3215a197f13b82287892283886326d1"> 1539</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 1540</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP           DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos       (5U)                            </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29df0ea459e1900942f3e26141e0f9dd"> 1542</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) </span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP           DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos        (10U)                           </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 1545</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk        (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e20246d389229ff46006b405bb56b1d"> 1546</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP            DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos       (11U)                           </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 1548</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 1549</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP           DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos       (12U)                           </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 1551</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 1552</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos       (21U)                           </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga987d425ea12fd5b2982da7878280ed1a"> 1554</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3bac8e9556e2fb5e61daa6c0c5b0f75"> 1555</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_STOP           DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos       (22U)                           </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7437836776cf52390c6a55cd4f710b39"> 1557</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos) </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0739bf06c365c554a74c1209cc007db6"> 1558</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_STOP           DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos       (23U)                           </span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63f3cefc050e599e135f4e9927981c6a"> 1560</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk       (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos) </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea86ed5ce1517b4fcc0d90190b9534c5"> 1561</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_STOP           DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos    (31U)                           </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaee5047aa81cb80b45995131aac659f"> 1563</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45ae2ebd4560792337d1027a90178c17"> 1564</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP        DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk </span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos      (5U)                            </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad38e10da7281a34209602f8f8aa2d363"> 1567</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk      (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace2a510450965a8ccc9775a9a298e2cc"> 1568</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM22_STOP          DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk </span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos      (2U)                            </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7494961d9c2e9402c5fff0a0fb412928"> 1570</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk      (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) </span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fc442761f33dc3ce7b6fa594099c701"> 1571</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM21_STOP          DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)                                            </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 1581</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1U &lt;&lt; DMA_ISR_GIF1_Pos)                      </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186"> 1582</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)                                            </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 1584</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)                     </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 1585</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)                                            </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 1587</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)                     </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c"> 1588</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)                                            </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 1590</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)                     </span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 1591</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)                                            </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 1593</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1U &lt;&lt; DMA_ISR_GIF2_Pos)                      </span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95"> 1594</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)                                            </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 1596</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)                     </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2"> 1597</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)                                            </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 1599</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)                     </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 1600</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)                                            </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa50a2f5189928f8033af127152c40bd2"> 1602</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)                     </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 1603</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)                                            </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888129f3fae78a9763597f14b7a48a71"> 1605</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1U &lt;&lt; DMA_ISR_GIF3_Pos)                      </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 1606</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)                                            </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga434871909597255878953a0e27b1a432"> 1608</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)                     </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495"> 1609</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)                                           </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 1611</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)                     </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1612</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)                                           </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 1614</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)                     </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10"> 1615</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)                                           </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 1617</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1U &lt;&lt; DMA_ISR_GIF4_Pos)                      </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 1618</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)                                           </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga542e49d2553c1157e974dea31e518512"> 1620</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)                     </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1621</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)                                           </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa109d5a133cd65d183be685a163647d6"> 1623</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)                     </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 1624</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)                                           </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 1626</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)                     </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253"> 1627</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)                                           </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga169d06cc9417604632ffa031928f358c"> 1629</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1U &lt;&lt; DMA_ISR_GIF5_Pos)                      </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1630</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)                                           </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 1632</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)                     </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1633</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)                                           </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 1635</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)                     </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1636</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)                                           </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab126644e992e1bef28e92be896ed1fa1"> 1638</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)                     </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 1639</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)                                           </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 1641</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1U &lt;&lt; DMA_ISR_GIF6_Pos)                      </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 1642</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)                                           </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 1644</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF6_Pos)                     </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 1645</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)                                           </span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 1647</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF6_Pos)                     </span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 1648</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)                                           </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 1650</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF6_Pos)                     </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a"> 1651</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)                                           </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 1653</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1U &lt;&lt; DMA_ISR_GIF7_Pos)                      </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 1654</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)                                           </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 1656</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF7_Pos)                     </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732"> 1657</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)                                           </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea5b77f87a8292a16891e424759e92da"> 1659</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF7_Pos)                     </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 1660</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)                                           </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 1662</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF7_Pos)                     </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 1663</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)                                            </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81339ca59945af094e77a64b662a"> 1667</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)                    </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122"> 1668</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)                                            </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 1670</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)                   </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 1671</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)                                            </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 1673</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)                   </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 1674</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)                                            </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 1676</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)                   </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29"> 1677</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)                                            </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71192de2619477e600004737575fdadd"> 1679</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)                    </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1680</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)                                            </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 1682</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)                   </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09"> 1683</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)                                            </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 1685</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)                   </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1686</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)                                            </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 1688</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)                   </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1689</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)                                            </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 1691</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)                    </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d"> 1692</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)                                            </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2127474579593af9d87b1407265d2fe0"> 1694</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)                   </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1695</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)                                           </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 1697</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)                   </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1698</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)                                           </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 1700</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)                   </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067"> 1701</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)                                           </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 1703</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)                    </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 1704</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)                                           </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 1706</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)                   </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb"> 1707</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)                                           </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 1709</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)                   </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 1710</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)                                           </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 1712</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)                   </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 1713</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)                                           </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbcd140135e230eb7269bc76765d382a"> 1715</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)                    </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 1716</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)                                           </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f172003a70896fc632ee13e577bc684"> 1718</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)                   </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 1719</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)                                           </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 1721</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)                   </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 1722</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)                                           </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 1724</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)                   </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 1725</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)                                           </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f1c47744a404b385329674a94579b4d"> 1727</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF6_Pos)                    </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 1728</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)                                           </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 1730</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF6_Pos)                   </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 1731</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)                                           </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 1733</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF6_Pos)                   </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 1734</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)                                           </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 1736</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF6_Pos)                   </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 1737</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)                                           </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 1739</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF7_Pos)                    </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 1740</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)                                           </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50594831aa1c987fae982c611a9e15fc"> 1742</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF7_Pos)                   </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 1743</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)                                           </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 1745</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF7_Pos)                   </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 1746</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)                                           </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 1748</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF7_Pos)                   </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 1749</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)                                            </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 1753</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1U &lt;&lt; DMA_CCR_EN_Pos)                        </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2"> 1754</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)                                            </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 1756</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1U &lt;&lt; DMA_CCR_TCIE_Pos)                      </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 1757</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)                                            </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 1759</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1U &lt;&lt; DMA_CCR_HTIE_Pos)                      </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 1760</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)                                            </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 1762</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1U &lt;&lt; DMA_CCR_TEIE_Pos)                      </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 1763</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)                                            </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 1765</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1U &lt;&lt; DMA_CCR_DIR_Pos)                       </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 1766</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)                                            </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae193971f396ec153ee7b0548a3c48b43"> 1768</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1U &lt;&lt; DMA_CCR_CIRC_Pos)                      </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c"> 1769</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)                                            </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b94c11e212ec0d02a1c318909033437"> 1771</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1U &lt;&lt; DMA_CCR_PINC_Pos)                      </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 1772</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)                                            </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 1774</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1U &lt;&lt; DMA_CCR_MINC_Pos)                      </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e"> 1775</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)                                            </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 1778</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 1779</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 1780</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 1781</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)                                           </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 1784</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 1785</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 1786</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 1787</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)                                           </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 1790</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284"> 1791</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa935d7f115297c5e9e10a62efd065247"> 1792</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0           (0x1U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82819927445c9617409bb08e09dc4cd8"> 1793</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1           (0x2U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)                                           </span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 1796</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)                   </span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215"> 1797</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)                                            </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40fb27883d05db94d55f910f05d5c430"> 1801</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)                  </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 1802</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)                                            </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac27c56cf129fefefab11773b3f40100a"> 1806</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)                </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 1807</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)                                            </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 1811</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)                </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 1812</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CSELR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define DMA_CSELR_C1S_Pos      (0U)                                            </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedd53db80746c6060aba454e4db7af03"> 1817</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C1S_Msk      (0xFU &lt;&lt; DMA_CSELR_C1S_Pos)                     </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae14cb7e311c0b6368694302d65dc8b2c"> 1818</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C1S          DMA_CSELR_C1S_Msk                               </span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define DMA_CSELR_C2S_Pos      (4U)                                            </span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3952266eb2f32d31d5ccc9aba2ced1c5"> 1820</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C2S_Msk      (0xFU &lt;&lt; DMA_CSELR_C2S_Pos)                     </span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9360427bc45cbe8b5d821b0b08344e32"> 1821</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C2S          DMA_CSELR_C2S_Msk                               </span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define DMA_CSELR_C3S_Pos      (8U)                                            </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace242dfd00b84c920fb33172ecb01dfb"> 1823</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C3S_Msk      (0xFU &lt;&lt; DMA_CSELR_C3S_Pos)                     </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55c2fdf6c3f7cb1a4e73f4b832263806"> 1824</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C3S          DMA_CSELR_C3S_Msk                               </span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define DMA_CSELR_C4S_Pos      (12U)                                           </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7309d87144e86335daf2c3dc7e296c7"> 1826</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C4S_Msk      (0xFU &lt;&lt; DMA_CSELR_C4S_Pos)                     </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1de39e3828fd46a91674b5eaa3c93a68"> 1827</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C4S          DMA_CSELR_C4S_Msk                               </span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define DMA_CSELR_C5S_Pos      (16U)                                           </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c492256daf1208d514d346af38e7599"> 1829</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C5S_Msk      (0xFU &lt;&lt; DMA_CSELR_C5S_Pos)                     </span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72157f1b7ffd73b62c931ee18b18ee63"> 1830</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C5S          DMA_CSELR_C5S_Msk                               </span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define DMA_CSELR_C6S_Pos      (20U)                                           </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06db7a3a6447c5c68092c4d85d05e190"> 1832</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C6S_Msk      (0xFU &lt;&lt; DMA_CSELR_C6S_Pos)                     </span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b8ba99f8996370b4fe2e410a3d512a3"> 1833</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C6S          DMA_CSELR_C6S_Msk                               </span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define DMA_CSELR_C7S_Pos      (24U)                                           </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga917910bf2ce4a15696b5eb38bb45ab11"> 1835</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C7S_Msk      (0xFU &lt;&lt; DMA_CSELR_C7S_Pos)                     </span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1fa46ea50b120c90999cb32e59d6d9a"> 1836</a></span>&#160;<span class="preprocessor">#define DMA_CSELR_C7S          DMA_CSELR_C7S_Msk                               </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/*                 External Interrupt/Event Controller (EXTI)                 */</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM0_Pos        (0U)                                           </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac44858e732b609040f034afd627b9b75"> 1846</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM0_Msk        (0x1U &lt;&lt; EXTI_IMR_IM0_Pos)                     </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3"> 1847</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM0            EXTI_IMR_IM0_Msk                               </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM1_Pos        (1U)                                           </span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92fd6f132d5837a8303ae46804f42701"> 1849</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM1_Msk        (0x1U &lt;&lt; EXTI_IMR_IM1_Pos)                     </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d"> 1850</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM1            EXTI_IMR_IM1_Msk                               </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM2_Pos        (2U)                                           </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac5602551f09e979efb24df0aa35df13"> 1852</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM2_Msk        (0x1U &lt;&lt; EXTI_IMR_IM2_Pos)                     </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10013221a5de01374bb63623ca68d5a5"> 1853</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM2            EXTI_IMR_IM2_Msk                               </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM3_Pos        (3U)                                           </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5817fb6003f528ed52373721ea71ad9d"> 1855</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM3_Msk        (0x1U &lt;&lt; EXTI_IMR_IM3_Pos)                     </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a7e8e899926ae962ae34dc9d143fd09"> 1856</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM3            EXTI_IMR_IM3_Msk                               </span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM4_Pos        (4U)                                           </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe472825cea741bfb18398b7c2418ef8"> 1858</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM4_Msk        (0x1U &lt;&lt; EXTI_IMR_IM4_Pos)                     </span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadad3c244ed0a107b5c4f96470a914348"> 1859</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM4            EXTI_IMR_IM4_Msk                               </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM5_Pos        (5U)                                           </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d4a214438c764e754fbd43a76cc0fab"> 1861</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM5_Msk        (0x1U &lt;&lt; EXTI_IMR_IM5_Pos)                     </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91070bca3731cbe48e7bc97de97631a5"> 1862</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM5            EXTI_IMR_IM5_Msk                               </span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM6_Pos        (6U)                                           </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga539fbfe9cb40d41cb4b720d3800c46d4"> 1864</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM6_Msk        (0x1U &lt;&lt; EXTI_IMR_IM6_Pos)                     </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ab55682980062f57cdb981aa649fbf3"> 1865</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM6            EXTI_IMR_IM6_Msk                               </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM7_Pos        (7U)                                           </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33a83e3e5190641bf260d327902be488"> 1867</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM7_Msk        (0x1U &lt;&lt; EXTI_IMR_IM7_Pos)                     </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4"> 1868</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM7            EXTI_IMR_IM7_Msk                               </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM8_Pos        (8U)                                           </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c6aa25dc41517cc29ebf6aa22fe24ea"> 1870</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM8_Msk        (0x1U &lt;&lt; EXTI_IMR_IM8_Pos)                     </span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc41defd6bd026adde49d44ad1e8a5c4"> 1871</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM8            EXTI_IMR_IM8_Msk                               </span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM9_Pos        (9U)                                           </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf499149b99a60d4159e9788f288bfa2d"> 1873</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM9_Msk        (0x1U &lt;&lt; EXTI_IMR_IM9_Pos)                     </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"> 1874</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM9            EXTI_IMR_IM9_Msk                               </span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM10_Pos       (10U)                                          </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad130fe44e1a380810374c3baecac8dd7"> 1876</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM10_Msk       (0x1U &lt;&lt; EXTI_IMR_IM10_Pos)                    </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9"> 1877</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM10           EXTI_IMR_IM10_Msk                              </span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM11_Pos       (11U)                                          </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe34c6c5333466ce99f10997f23c5009"> 1879</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM11_Msk       (0x1U &lt;&lt; EXTI_IMR_IM11_Pos)                    </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5441a9f074c104d67a7629467724f3a0"> 1880</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM11           EXTI_IMR_IM11_Msk                              </span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM12_Pos       (12U)                                          </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb02ba1d8eb1e43231c6f7703fd9e2cf"> 1882</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM12_Msk       (0x1U &lt;&lt; EXTI_IMR_IM12_Pos)                    </span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d"> 1883</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM12           EXTI_IMR_IM12_Msk                              </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM13_Pos       (13U)                                          </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade858a28ad55b4f2d41c630566b86512"> 1885</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM13_Msk       (0x1U &lt;&lt; EXTI_IMR_IM13_Pos)                    </span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b835eee91599273c334d6bed80bdaca"> 1886</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM13           EXTI_IMR_IM13_Msk                              </span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM14_Pos       (14U)                                          </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee7743373c70c45ac197c649f08a2a5b"> 1888</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM14_Msk       (0x1U &lt;&lt; EXTI_IMR_IM14_Pos)                    </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga933e1e28d08958b9800cbfbea953b9e6"> 1889</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM14           EXTI_IMR_IM14_Msk                              </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM15_Pos       (15U)                                          </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9ecb2ac683f9f0301931182f525890f"> 1891</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM15_Msk       (0x1U &lt;&lt; EXTI_IMR_IM15_Pos)                    </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16ac63565a42896a10eb5b56d45df7f1"> 1892</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM15           EXTI_IMR_IM15_Msk                              </span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM16_Pos       (16U)                                          </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58cea469190cb25dbe342ebcb6e9ecf0"> 1894</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM16_Msk       (0x1U &lt;&lt; EXTI_IMR_IM16_Pos)                    </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33e28d73aacdcc55491fe44c2e840398"> 1895</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM16           EXTI_IMR_IM16_Msk                              </span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM17_Pos       (17U)                                          </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6171514d0d180b9d4580ffbe8c289726"> 1897</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM17_Msk       (0x1U &lt;&lt; EXTI_IMR_IM17_Pos)                    </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0db46755679e595721057e90574b1434"> 1898</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM17           EXTI_IMR_IM17_Msk                              </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM18_Pos       (18U)                                          </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga251768daa8b1cd692a3ad76b113e029f"> 1900</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM18_Msk       (0x1U &lt;&lt; EXTI_IMR_IM18_Pos)                    </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0a2063e564c44ba51733e0fcf25745"> 1901</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM18           EXTI_IMR_IM18_Msk                              </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM19_Pos       (19U)                                          </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac636a6b02cc7800e9b44a9e1e615ca70"> 1903</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM19_Msk       (0x1U &lt;&lt; EXTI_IMR_IM19_Pos)                    </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cc8bc70fd30f54311218abe6c52c21c"> 1904</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM19           EXTI_IMR_IM19_Msk                              </span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM20_Pos       (20U)                                          </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90973bc8d3fd74196eac14a5c42888fb"> 1906</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM20_Msk       (0x1U &lt;&lt; EXTI_IMR_IM20_Pos)                    </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808"> 1907</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM20           EXTI_IMR_IM20_Msk                              </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM21_Pos       (21U)                                          </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb7b79fc150d7f1e8a65dc6fb4b6814d"> 1909</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM21_Msk       (0x1U &lt;&lt; EXTI_IMR_IM21_Pos)                    </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9539fd6427a262f7cdbd42cd68a10eca"> 1910</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM21           EXTI_IMR_IM21_Msk                              </span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM22_Pos       (22U)                                          </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8eabed13bb795b0bccd3a239d86d0189"> 1912</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM22_Msk       (0x1U &lt;&lt; EXTI_IMR_IM22_Pos)                    </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab05cb948001efcf6d1cf4968160f3aa5"> 1913</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM22           EXTI_IMR_IM22_Msk                              </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM23_Pos       (23U)                                          </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d68b7b290d206282f696ea5ed92af95"> 1915</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM23_Msk       (0x1U &lt;&lt; EXTI_IMR_IM23_Pos)                    </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf008e923f14d37d5fefc433384184e12"> 1916</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM23           EXTI_IMR_IM23_Msk                              </span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM24_Pos       (24U)                                          </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b3f64170ae407f9d69915619ba83e6f"> 1918</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM24_Msk       (0x1U &lt;&lt; EXTI_IMR_IM24_Pos)                    </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb97eaf259ac17b52a8543a03c13299d"> 1919</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM24           EXTI_IMR_IM24_Msk                              </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM25_Pos       (25U)                                          </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cb2195d2d62eb7e647ba9cb191761dd"> 1921</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM25_Msk       (0x1U &lt;&lt; EXTI_IMR_IM25_Pos)                    </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5ba549f00cb724c50e9aa9864080cf4"> 1922</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM25           EXTI_IMR_IM25_Msk                              </span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM26_Pos       (26U)                                          </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f453756c486ca01b4db5787604e1fc0"> 1924</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM26_Msk       (0x1U &lt;&lt; EXTI_IMR_IM26_Pos)                    </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bc7b10722c23e7e4283404d849a8bb4"> 1925</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM26           EXTI_IMR_IM26_Msk                              </span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM28_Pos       (28U)                                          </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ceef0aaf5297ff0de6a7e1be662884d"> 1927</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM28_Msk       (0x1U &lt;&lt; EXTI_IMR_IM28_Pos)                    </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0dc27c5554f6c5edd7c6d738dab0d49"> 1928</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM28           EXTI_IMR_IM28_Msk                              </span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM29_Pos       (29U)                                          </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f13ba69a8440f57404cc8437f1985ea"> 1930</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM29_Msk       (0x1U &lt;&lt; EXTI_IMR_IM29_Pos)                    </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4bed911df6b73b03f766abd3ccffaae"> 1931</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM29           EXTI_IMR_IM29_Msk                              </span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos         (0U)                                           </span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1934</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk         (0x37FFFFFFU &lt;&lt; EXTI_IMR_IM_Pos)               </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1935</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM             EXTI_IMR_IM_Msk                                </span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_EMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM0_Pos        (0U)                                           </span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f1fb434d9c1ae70a7d25855d1b3a2cc"> 1939</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM0_Msk        (0x1U &lt;&lt; EXTI_EMR_EM0_Pos)                     </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf972d7547ed83843150667c301a9d348"> 1940</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM0            EXTI_EMR_EM0_Msk                               </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM1_Pos        (1U)                                           </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12df812ebe1ac5b57e55043b80658702"> 1942</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM1_Msk        (0x1U &lt;&lt; EXTI_EMR_EM1_Pos)                     </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93"> 1943</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM1            EXTI_EMR_EM1_Msk                               </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM2_Pos        (2U)                                           </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3afb376ee0ec13faeaa07ea7a734ff2f"> 1945</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM2_Msk        (0x1U &lt;&lt; EXTI_EMR_EM2_Pos)                     </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga703c31569533b3b6d76f99da69b4d168"> 1946</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM2            EXTI_EMR_EM2_Msk                               </span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM3_Pos        (3U)                                           </span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa361b26f255ecb271395a08a371d434b"> 1948</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM3_Msk        (0x1U &lt;&lt; EXTI_EMR_EM3_Pos)                     </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f2bd51b6a0981492a29436ef2b53344"> 1949</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM3            EXTI_EMR_EM3_Msk                               </span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM4_Pos        (4U)                                           </span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac506edf97ec5915bf1d0e2f93e25fc35"> 1951</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM4_Msk        (0x1U &lt;&lt; EXTI_EMR_EM4_Pos)                     </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a3f176db76b4eb2cc1400f76afc967a"> 1952</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM4            EXTI_EMR_EM4_Msk                               </span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM5_Pos        (5U)                                           </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad233bfaffccaf78919239856a40f5a6e"> 1954</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM5_Msk        (0x1U &lt;&lt; EXTI_EMR_EM5_Pos)                     </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc0210d29dceb5682d01786b6fcf47fe"> 1955</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM5            EXTI_EMR_EM5_Msk                               </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM6_Pos        (6U)                                           </span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d03d1058bc07dd5d1d6727618ecd9b0"> 1957</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM6_Msk        (0x1U &lt;&lt; EXTI_EMR_EM6_Pos)                     </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8"> 1958</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM6            EXTI_EMR_EM6_Msk                               </span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM7_Pos        (7U)                                           </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga450a67cd5b762232af1c6049bf3c5b50"> 1960</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM7_Msk        (0x1U &lt;&lt; EXTI_EMR_EM7_Pos)                     </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf04b9ef7548fb0564beae69739bdea72"> 1961</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM7            EXTI_EMR_EM7_Msk                               </span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM8_Pos        (8U)                                           </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab24e4961436f5c85e89940438484a6d3"> 1963</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM8_Msk        (0x1U &lt;&lt; EXTI_EMR_EM8_Pos)                     </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7af57b60f4623e5a65011519dd707991"> 1964</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM8            EXTI_EMR_EM8_Msk                               </span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM9_Pos        (9U)                                           </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d3cc09ad011dce77a04c11b7cdd3fe8"> 1966</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM9_Msk        (0x1U &lt;&lt; EXTI_EMR_EM9_Pos)                     </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3757f0da147b7bb49719cb69096b5bc7"> 1967</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM9            EXTI_EMR_EM9_Msk                               </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM10_Pos       (10U)                                          </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga965293cb642bca48ac9e12e73f6e7f28"> 1969</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM10_Msk       (0x1U &lt;&lt; EXTI_EMR_EM10_Pos)                    </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad548185c3c99b69f3eaec50067999112"> 1970</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM10           EXTI_EMR_EM10_Msk                              </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM11_Pos       (11U)                                          </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga228d6d6032cfdc8f246cc6e886377a27"> 1972</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM11_Msk       (0x1U &lt;&lt; EXTI_EMR_EM11_Pos)                    </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b"> 1973</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM11           EXTI_EMR_EM11_Msk                              </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM12_Pos       (12U)                                          </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga147e2bb03bc2c1508403b62c2494749e"> 1975</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM12_Msk       (0x1U &lt;&lt; EXTI_EMR_EM12_Pos)                    </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef9eaec30663289e66b9d9b40682910f"> 1976</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM12           EXTI_EMR_EM12_Msk                              </span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM13_Pos       (13U)                                          </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4139d9505cb122cfb08256e8a93c6aaa"> 1978</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM13_Msk       (0x1U &lt;&lt; EXTI_EMR_EM13_Pos)                    </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2fc88afc4ba8231f4368527cc983d50"> 1979</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM13           EXTI_EMR_EM13_Msk                              </span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM14_Pos       (14U)                                          </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga046e9ccb4f8030b5174cee5c0cee6206"> 1981</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM14_Msk       (0x1U &lt;&lt; EXTI_EMR_EM14_Pos)                    </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf3c10c55ef88bb255f899d0d0939c98"> 1982</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM14           EXTI_EMR_EM14_Msk                              </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM15_Pos       (15U)                                          </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga805edc438e007127c88811fbeace6de1"> 1984</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM15_Msk       (0x1U &lt;&lt; EXTI_EMR_EM15_Pos)                    </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3690bd10db8f6505368f84d1d360d83"> 1985</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM15           EXTI_EMR_EM15_Msk                              </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM16_Pos       (16U)                                          </span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf58ece816a7b2ce35728cdb7f74edbe3"> 1987</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM16_Msk       (0x1U &lt;&lt; EXTI_EMR_EM16_Pos)                    </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c"> 1988</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM16           EXTI_EMR_EM16_Msk                              </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM17_Pos       (17U)                                          </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f31ba14d6160659a9b21ea9e8db7518"> 1990</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM17_Msk       (0x1U &lt;&lt; EXTI_EMR_EM17_Pos)                    </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e"> 1991</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM17           EXTI_EMR_EM17_Msk                              </span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM18_Pos       (18U)                                          </span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bcf71fbdec6320213ff3fcf3cbe78c3"> 1993</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM18_Msk       (0x1U &lt;&lt; EXTI_EMR_EM18_Pos)                    </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7162c4422ad98bec692f15dda4e011eb"> 1994</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM18           EXTI_EMR_EM18_Msk                              </span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM19_Pos       (19U)                                          </span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e6cd612c23dad9b1a6b9df207c69805"> 1996</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM19_Msk       (0x1U &lt;&lt; EXTI_EMR_EM19_Pos)                    </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96076632bf23a1dfb53cfada4008d7b3"> 1997</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM19           EXTI_EMR_EM19_Msk                              </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM20_Pos       (20U)                                          </span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43ca64d011a5436352360f1a881b7792"> 1999</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM20_Msk       (0x1U &lt;&lt; EXTI_EMR_EM20_Pos)                    </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a88ab99418d93b7277f19736c14c6c2"> 2000</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM20           EXTI_EMR_EM20_Msk                              </span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM21_Pos       (21U)                                          </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf09e3cd46d3cac25d413923605b6eda4"> 2002</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM21_Msk       (0x1U &lt;&lt; EXTI_EMR_EM21_Pos)                    </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf17512ecb4d8572e8b73ab1a427fd500"> 2003</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM21           EXTI_EMR_EM21_Msk                              </span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM22_Pos       (22U)                                          </span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf598c1527c1015bab4b78a7d1dbfabeb"> 2005</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM22_Msk       (0x1U &lt;&lt; EXTI_EMR_EM22_Pos)                    </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf"> 2006</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM22           EXTI_EMR_EM22_Msk                              </span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM23_Pos       (23U)                                          </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga556780432e2c74343dfd710b84fdbe77"> 2008</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM23_Msk       (0x1U &lt;&lt; EXTI_EMR_EM23_Pos)                    </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91695431bc9d35db5f1771358c22ddbe"> 2009</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM23           EXTI_EMR_EM23_Msk                              </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM24_Pos       (24U)                                          </span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfec04b9d8ccab80278b77f26245d0e2"> 2011</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM24_Msk       (0x1U &lt;&lt; EXTI_EMR_EM24_Pos)                    </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3b30173725c89d90366dc473b5e41d5"> 2012</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM24           EXTI_EMR_EM24_Msk                              </span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM25_Pos       (25U)                                          </span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff5ac5038209539778cb80179a3093ec"> 2014</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM25_Msk       (0x1U &lt;&lt; EXTI_EMR_EM25_Pos)                    </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261313c62cb56c3f35049660a2683ba9"> 2015</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM25           EXTI_EMR_EM25_Msk                              </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM26_Pos       (26U)                                          </span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4cef0ee39f150911a19f813fa01c478"> 2017</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM26_Msk       (0x1U &lt;&lt; EXTI_EMR_EM26_Pos)                    </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga935f84867397731b6d88a9d1fbdb71a8"> 2018</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM26           EXTI_EMR_EM26_Msk                              </span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM28_Pos       (28U)                                          </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa903c043117b17d19ae0574ba8974f10"> 2020</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM28_Msk       (0x1U &lt;&lt; EXTI_EMR_EM28_Pos)                    </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2e2d5db444515174e5cc8aab36dc302"> 2021</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM28           EXTI_EMR_EM28_Msk                              </span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM29_Pos       (29U)                                          </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee407305e45db0f4cc753cbc3fa1768b"> 2023</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM29_Msk       (0x1U &lt;&lt; EXTI_EMR_EM29_Pos)                    </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f525799451b941d29ade6005357c9dc"> 2024</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_EM29           EXTI_EMR_EM29_Msk                              </span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_RTSR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0_Pos       (0U)                                           </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2ace49bae9fcdbc8748ee877227ac4e"> 2028</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT0_Pos)                    </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade996606f4ecfb99bfbd885995dabcb2"> 2029</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0           EXTI_RTSR_RT0_Msk                              </span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1_Pos       (1U)                                           </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae167430fa30e7265d08c8cfe1549c6cc"> 2031</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT1_Pos)                    </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga105a193b7168b2cfafcc233f692808c6"> 2032</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1           EXTI_RTSR_RT1_Msk                              </span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2_Pos       (2U)                                           </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a60faa037d96698276a96ed21f19a2c"> 2034</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT2_Pos)                    </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8cd1d16738c353cfa130dcf89b0014b"> 2035</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2           EXTI_RTSR_RT2_Msk                              </span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3_Pos       (3U)                                           </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga233f870019a2ea3731639d6ffb419216"> 2037</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT3_Pos)                    </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d07f42f4967fe0714b8c015a5626eae"> 2038</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3           EXTI_RTSR_RT3_Msk                              </span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4_Pos       (4U)                                           </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2cd60cd7d9e95cc5e991e48c744c5e5"> 2040</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT4_Pos)                    </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46a227db84617ef946085cb7d92af824"> 2041</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4           EXTI_RTSR_RT4_Msk                              </span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5_Pos       (5U)                                           </span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b35fd5835a9d5fdb0da60d1b65222a"> 2043</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT5_Pos)                    </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256"> 2044</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5           EXTI_RTSR_RT5_Msk                              </span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6_Pos       (6U)                                           </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6668a7eb863813b06387386880e2280f"> 2046</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT6_Pos)                    </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga817e04dd704204e3e59624b04cd90ef9"> 2047</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6           EXTI_RTSR_RT6_Msk                              </span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7_Pos       (7U)                                           </span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42ab49cb737bc2e744e72206a931031b"> 2049</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT7_Pos)                    </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8833907ee685681c2354eef94c3b9aac"> 2050</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7           EXTI_RTSR_RT7_Msk                              </span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8_Pos       (8U)                                           </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92a2c173ed66e3170b82b7e2c09f2230"> 2052</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT8_Pos)                    </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3"> 2053</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8           EXTI_RTSR_RT8_Msk                              </span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9_Pos       (9U)                                           </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10bef27d234295fa950cd4de236cd15a"> 2055</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9_Msk       (0x1U &lt;&lt; EXTI_RTSR_RT9_Pos)                    </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68"> 2056</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9           EXTI_RTSR_RT9_Msk                              </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10_Pos      (10U)                                          </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fa3faef234a23b01ebe7b1222429002"> 2058</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT10_Pos)                   </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f7f15156743871c0e7db2f7272dc91"> 2059</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10          EXTI_RTSR_RT10_Msk                             </span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11_Pos      (11U)                                          </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6376d2328a64e97e0b3d3f3d1199a8da"> 2061</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT11_Pos)                   </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8847c64747b7b8239d59531c1500b5e5"> 2062</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11          EXTI_RTSR_RT11_Msk                             </span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12_Pos      (12U)                                          </span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c3453a7e4a62de7b985fcc4cecd0c92"> 2064</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT12_Pos)                   </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf937ad487f1b00b7aadb958de8f10ec0"> 2065</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12          EXTI_RTSR_RT12_Msk                             </span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13_Pos      (13U)                                          </span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59144ee0b1156be2e7c991d0089cbb71"> 2067</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT13_Pos)                   </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga192076dfb3813cde09a4d963ee264642"> 2068</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13          EXTI_RTSR_RT13_Msk                             </span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14_Pos      (14U)                                          </span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0733b8672c58e87d20b69cbc6a514743"> 2070</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT14_Pos)                   </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25400decc47ad8c5dd644837d944c75f"> 2071</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14          EXTI_RTSR_RT14_Msk                             </span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15_Pos      (15U)                                          </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6415a05173473b7e58bbee2871446d76"> 2073</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT15_Pos)                   </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e124438b8592519e189ee8a539b56cf"> 2074</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15          EXTI_RTSR_RT15_Msk                             </span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16_Pos      (16U)                                          </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga189dbe6e3c2d8c02ff601e38c66791e2"> 2076</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT16_Pos)                   </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df"> 2077</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16          EXTI_RTSR_RT16_Msk                             </span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17_Pos      (17U)                                          </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46e30a175fd78ed82acbeb6a7ddaa3fb"> 2079</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT17_Pos)                   </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8"> 2080</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17          EXTI_RTSR_RT17_Msk                             </span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19_Pos      (19U)                                          </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga807cd25255f75af4aee44a0cd87dea2f"> 2082</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT19_Pos)                   </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0"> 2083</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19          EXTI_RTSR_RT19_Msk                             </span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT20_Pos      (20U)                                          </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64b47d9d8751b46fd9a0132b240d5d61"> 2085</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT20_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT20_Pos)                   </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2256149be6091e283c2f7c16d0b01c3"> 2086</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT20          EXTI_RTSR_RT20_Msk                             </span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT21_Pos      (21U)                                          </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a75255317499f996a4f9f200035e1ce"> 2088</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT21_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT21_Pos)                   </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadacbd96717e71c8e654b80a4a151caee"> 2089</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT21          EXTI_RTSR_RT21_Msk                             </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT22_Pos      (22U)                                          </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb5a2b6f22ba65cba0f8bc71374f8d0d"> 2091</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT22_Msk      (0x1U &lt;&lt; EXTI_RTSR_RT22_Pos)                   </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6"> 2092</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT22          EXTI_RTSR_RT22_Msk                             </span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0                       EXTI_RTSR_RT0</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1                       EXTI_RTSR_RT1</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2                       EXTI_RTSR_RT2</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3                       EXTI_RTSR_RT3</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4                       EXTI_RTSR_RT4</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5                       EXTI_RTSR_RT5</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6                       EXTI_RTSR_RT6</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7                       EXTI_RTSR_RT7</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8                       EXTI_RTSR_RT8</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9                       EXTI_RTSR_RT9</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10                      EXTI_RTSR_RT10</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11                      EXTI_RTSR_RT11</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12                      EXTI_RTSR_RT12</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13                      EXTI_RTSR_RT13</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14                      EXTI_RTSR_RT14</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15                      EXTI_RTSR_RT15</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16                      EXTI_RTSR_RT16</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17                      EXTI_RTSR_RT17</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19                      EXTI_RTSR_RT19</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20                      EXTI_RTSR_RT20</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21                      EXTI_RTSR_RT21</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22                      EXTI_RTSR_RT22</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_FTSR register *******************/</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0_Pos       (0U)                                           </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48af22d85707ef9b1f5637826f5bceb0"> 2120</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT0_Pos)                    </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4e24d457b6263d098a448ac265ab507"> 2121</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0           EXTI_FTSR_FT0_Msk                              </span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1_Pos       (1U)                                           </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e19f60a941f923338d66b120aae79b7"> 2123</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT1_Pos)                    </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92fa926ba0a519efa170ddf7e8d1d762"> 2124</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1           EXTI_FTSR_FT1_Msk                              </span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2_Pos       (2U)                                           </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7bcf06762c7c3a25ed5b9e157e61e0d"> 2126</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT2_Pos)                    </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd"> 2127</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2           EXTI_FTSR_FT2_Msk                              </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3_Pos       (3U)                                           </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae78de55df5e0f9f7b8a056b3d5b1c88d"> 2129</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT3_Pos)                    </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84"> 2130</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3           EXTI_FTSR_FT3_Msk                              </span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4_Pos       (4U)                                           </span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9189098ff0714ac82f0c49b858e6e712"> 2132</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT4_Pos)                    </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb41861232228ba312dd7138d3104789"> 2133</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4           EXTI_FTSR_FT4_Msk                              </span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5_Pos       (5U)                                           </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga189222818311277089842a38da4ae603"> 2135</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT5_Pos)                    </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga439f9a437442982b33f1a1a4d96b93fe"> 2136</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5           EXTI_FTSR_FT5_Msk                              </span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6_Pos       (6U)                                           </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1a4265366491820132dfc59e6a7c5d5"> 2138</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT6_Pos)                    </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3"> 2139</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6           EXTI_FTSR_FT6_Msk                              </span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7_Pos       (7U)                                           </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c9e6180f91744653f0dd8b0add044a1"> 2141</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT7_Pos)                    </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5a35ce0e6cde0f153a19b9af730c801"> 2142</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7           EXTI_FTSR_FT7_Msk                              </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8_Pos       (8U)                                           </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef9a6b1cff0f34aea46af9929182f60e"> 2144</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT8_Pos)                    </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac82485ebde5f76e720c96c8f14506756"> 2145</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8           EXTI_FTSR_FT8_Msk                              </span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9_Pos       (9U)                                           </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18313907b6e8665cb8827577946155f1"> 2147</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9_Msk       (0x1U &lt;&lt; EXTI_FTSR_FT9_Pos)                    </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7de5945627e67bda047e0398bb5d0b7"> 2148</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9           EXTI_FTSR_FT9_Msk                              </span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10_Pos      (10U)                                          </span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38fc3d9322c1756ab578932c9caeaf0d"> 2150</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT10_Pos)                   </span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4969598084444af625d4eb046d21a6b6"> 2151</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10          EXTI_FTSR_FT10_Msk                             </span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11_Pos      (11U)                                          </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a1d2940fc52b0a3a61ae68f1bdd9c67"> 2153</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT11_Pos)                   </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga701fe44026dd9b17c32f94079f40f1e4"> 2154</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11          EXTI_FTSR_FT11_Msk                             </span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12_Pos      (12U)                                          </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5923dddc7f62d9e44d010e7d08315202"> 2156</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT12_Pos)                   </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69fa152c220b1e7807a611f48cd225b6"> 2157</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12          EXTI_FTSR_FT12_Msk                             </span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13_Pos      (13U)                                          </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga423ffce4d2452cc1e70c476bba44c0f6"> 2159</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT13_Pos)                   </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa52d56ee98aefbe60c06a179d72853eb"> 2160</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13          EXTI_FTSR_FT13_Msk                             </span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14_Pos      (14U)                                          </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga803a1cc18edde6eacc2268cd5b4aedb2"> 2162</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT14_Pos)                   </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31be5e7df3597ac8bef2dbe415126b35"> 2163</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14          EXTI_FTSR_FT14_Msk                             </span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15_Pos      (15U)                                          </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8be512897232c04e51de60612ee43881"> 2165</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT15_Pos)                   </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd1337c43077e8704118fdda4329cb53"> 2166</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15          EXTI_FTSR_FT15_Msk                             </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16_Pos      (16U)                                          </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7de049f0163c70003f1713ce29f2804"> 2168</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT16_Pos)                   </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3933dd8f4a674072f26acc7cd9fb0613"> 2169</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16          EXTI_FTSR_FT16_Msk                             </span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17_Pos      (17U)                                          </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3a20748e751ddce92b87feb53add3e4"> 2171</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT17_Pos)                   </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58099b920a04f61430f8251c387ec811"> 2172</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17          EXTI_FTSR_FT17_Msk                             </span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19_Pos      (19U)                                          </span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga236e6e1d8fb131bfb4731b65c11f3b87"> 2174</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT19_Pos)                   </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d10246d9ff2e7899aa874728d7206ce"> 2175</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19          EXTI_FTSR_FT19_Msk                             </span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT20_Pos      (20U)                                          </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga565d86c2ed4c482862faa82c7c9fbf98"> 2177</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT20_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT20_Pos)                   </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bb9b9a3c8e4b060fc8285700106f991"> 2178</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT20          EXTI_FTSR_FT20_Msk                             </span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT21_Pos      (21U)                                          </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7db2332b4a703369409634381504fe02"> 2180</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT21_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT21_Pos)                   </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2780d11e3501560c88c6775f20539a75"> 2181</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT21          EXTI_FTSR_FT21_Msk                             </span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT22_Pos      (22U)                                          </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba35124dc0bc791355077af1b9e06795"> 2183</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT22_Msk      (0x1U &lt;&lt; EXTI_FTSR_FT22_Pos)                   </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga419060aef0a502dbd55fb398ed05a12d"> 2184</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT22          EXTI_FTSR_FT22_Msk                             </span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0                       EXTI_FTSR_FT0</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1                       EXTI_FTSR_FT1</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2                       EXTI_FTSR_FT2</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3                       EXTI_FTSR_FT3</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4                       EXTI_FTSR_FT4</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5                       EXTI_FTSR_FT5</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6                       EXTI_FTSR_FT6</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7                       EXTI_FTSR_FT7</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8                       EXTI_FTSR_FT8</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9                       EXTI_FTSR_FT9</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10                      EXTI_FTSR_FT10</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11                      EXTI_FTSR_FT11</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12                      EXTI_FTSR_FT12</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13                      EXTI_FTSR_FT13</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14                      EXTI_FTSR_FT14</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15                      EXTI_FTSR_FT15</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16                      EXTI_FTSR_FT16</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17                      EXTI_FTSR_FT17</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19                      EXTI_FTSR_FT19</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20                      EXTI_FTSR_FT20</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21                      EXTI_FTSR_FT21</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22                      EXTI_FTSR_FT22</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">/******************* Bit definition for EXTI_SWIER register *******************/</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0_Pos     (0U)                                           </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63dd5c70026cccf2c5a0f2ec056faddb"> 2212</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI0_Pos)                  </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac72212492fc15f4add39039221fc930e"> 2213</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0         EXTI_SWIER_SWI0_Msk                            </span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1_Pos     (1U)                                           </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga738ed0cd1fb86434b03f9e035a6d63da"> 2215</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI1_Pos)                  </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb6effec044086fabbe1ee674f7d6fd8"> 2216</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1         EXTI_SWIER_SWI1_Msk                            </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2_Pos     (2U)                                           </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad15f918c465eaac90d1a29d7b4f1b9ad"> 2218</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI2_Pos)                  </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45"> 2219</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2         EXTI_SWIER_SWI2_Msk                            </span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3_Pos     (3U)                                           </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9cde163a97cc7515be66dd8f06446a4"> 2221</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI3_Pos)                  </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752"> 2222</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3         EXTI_SWIER_SWI3_Msk                            </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4_Pos     (4U)                                           </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca637f0b6cce1e791a451c1ea3892c50"> 2224</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI4_Pos)                  </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ffd0b4a1679b8812582fdd442dca11b"> 2225</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4         EXTI_SWIER_SWI4_Msk                            </span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5_Pos     (5U)                                           </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff9d91da24408bb6e3a27643697b19a6"> 2227</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI5_Pos)                  </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b00bc50c98b5ccda290069f553c7302"> 2228</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5         EXTI_SWIER_SWI5_Msk                            </span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6_Pos     (6U)                                           </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cab36a21a3ea5afd7681e4f3dbc03eb"> 2230</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI6_Pos)                  </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae25872c89a34384821e39692c3d2ed89"> 2231</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6         EXTI_SWIER_SWI6_Msk                            </span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7_Pos     (7U)                                           </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3b3e7c1878b1fb5de65f912a3c11946"> 2233</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI7_Pos)                  </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a9f4768902be3f7463677ec61f3279d"> 2234</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7         EXTI_SWIER_SWI7_Msk                            </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8_Pos     (8U)                                           </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafed5d2f05e102fd8eac05f2a2dee4df4"> 2236</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI8_Pos)                  </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2"> 2237</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8         EXTI_SWIER_SWI8_Msk                            </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9_Pos     (9U)                                           </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacff8fea187cf6fb1bd1bcec0877d66be"> 2239</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWI9_Pos)                  </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabedf6ed43b670c247bc507ee66576b7a"> 2240</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9         EXTI_SWIER_SWI9_Msk                            </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10_Pos    (10U)                                          </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab60b3744415c7e2913c7c407dd54d43"> 2242</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI10_Pos)                 </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2229844b665717a3b1f2d08c1d256afd"> 2243</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10        EXTI_SWIER_SWI10_Msk                           </span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11_Pos    (11U)                                          </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa53543009ffea489e300460b42770a3e"> 2245</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI11_Pos)                 </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae0eded32a34f28caf0798ba8325c4a1"> 2246</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11        EXTI_SWIER_SWI11_Msk                           </span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12_Pos    (12U)                                          </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8568310e2d0ae0831d5a0b90578f724c"> 2248</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI12_Pos)                 </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc754c5830e07924ba9ad55b858a7003"> 2249</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12        EXTI_SWIER_SWI12_Msk                           </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13_Pos    (13U)                                          </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a06da8257172e73bfdc56da0293b19d"> 2251</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI13_Pos)                 </span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae17fd16d3b44f3834a0bab7ef1c57137"> 2252</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13        EXTI_SWIER_SWI13_Msk                           </span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14_Pos    (14U)                                          </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dbf111f599895c865fd26df9d698da3"> 2254</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI14_Pos)                 </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac"> 2255</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14        EXTI_SWIER_SWI14_Msk                           </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15_Pos    (15U)                                          </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab295036379ecb9c611ece436277c8a82"> 2257</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI15_Pos)                 </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga302e4d08f65cf593c642e27c7423ac00"> 2258</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15        EXTI_SWIER_SWI15_Msk                           </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16_Pos    (16U)                                          </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63dae0515ce629640bbf0a002e0c886e"> 2260</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI16_Pos)                 </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82c48aed3090f01b7adde780e34a8036"> 2261</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16        EXTI_SWIER_SWI16_Msk                           </span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17_Pos    (17U)                                          </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4d35b3dc2d30f184d7ce324a2ddf52b"> 2263</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI17_Pos)                 </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1"> 2264</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17        EXTI_SWIER_SWI17_Msk                           </span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19_Pos    (19U)                                          </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf44bbba8e0e7046cb39270f9a718e64f"> 2266</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI19_Pos)                 </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a1b04be5270a79348e26be05f3dae82"> 2267</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19        EXTI_SWIER_SWI19_Msk                           </span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI20_Pos    (20U)                                          </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc035c662dcfe44e1e15d2b912d4e531"> 2269</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI20_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI20_Pos)                 </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1f46a75c83085eae7177c69f373125a"> 2270</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI20        EXTI_SWIER_SWI20_Msk                           </span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI21_Pos    (21U)                                          </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga968d012c66389bcaf70d6ff8f5b81fec"> 2272</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI21_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI21_Pos)                 </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40f619c626ecf4db5ffa4d525c920112"> 2273</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI21        EXTI_SWIER_SWI21_Msk                           </span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI22_Pos    (22U)                                          </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba1ef14fe51a0dadaf5545f0e761e91c"> 2275</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI22_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWI22_Pos)                 </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5251fa6cb94ce704ea455973075c2d47"> 2276</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI22        EXTI_SWIER_SWI22_Msk                           </span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWI0</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWI1</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWI2</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWI3</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWI4</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWI5</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWI6</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWI7</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWI8</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWI9</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWI10</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWI11</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWI12</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWI13</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWI14</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWI15</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWI16</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWI17</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19                  EXTI_SWIER_SWI19</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20                  EXTI_SWIER_SWI20</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21                  EXTI_SWIER_SWI21</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22                  EXTI_SWIER_SWI22</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">/******************  Bit definition for EXTI_PR register  *********************/</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0_Pos        (0U)                                           </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee3fc8a61411fc357747b2528ad15af"> 2304</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0_Msk        (0x1U &lt;&lt; EXTI_PR_PIF0_Pos)                     </span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94e61172594497bc98d7618afda5d1a5"> 2305</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0            EXTI_PR_PIF0_Msk                               </span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1_Pos        (1U)                                           </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41575ab19b1dba9689b01df4f4dcf322"> 2307</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1_Msk        (0x1U &lt;&lt; EXTI_PR_PIF1_Pos)                     </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1fa1e26581323fb92a102129fea6cc1"> 2308</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1            EXTI_PR_PIF1_Msk                               </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2_Pos        (2U)                                           </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dcfe53212fcd253dc1ee02867cb4c8f"> 2310</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2_Msk        (0x1U &lt;&lt; EXTI_PR_PIF2_Pos)                     </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62c614636ea1ba38b2c5fa6d727de719"> 2311</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2            EXTI_PR_PIF2_Msk                               </span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3_Pos        (3U)                                           </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga999f5059bd2c023b85499b3692acdd39"> 2313</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3_Msk        (0x1U &lt;&lt; EXTI_PR_PIF3_Pos)                     </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf21c846e3ed8d01562a48f379e94cf5"> 2314</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3            EXTI_PR_PIF3_Msk                               </span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4_Pos        (4U)                                           </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac8af2b3a97fe4985e4c98f03153a311"> 2316</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4_Msk        (0x1U &lt;&lt; EXTI_PR_PIF4_Pos)                     </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1"> 2317</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4            EXTI_PR_PIF4_Msk                               </span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5_Pos        (5U)                                           </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf09d8c8a2580885d11a80ec531c8a171"> 2319</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5_Msk        (0x1U &lt;&lt; EXTI_PR_PIF5_Pos)                     </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5681c77b17cfd664ac859e8dcdaf853"> 2320</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5            EXTI_PR_PIF5_Msk                               </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6_Pos        (6U)                                           </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02df8c12dc290501544b64fecf438fcd"> 2322</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6_Msk        (0x1U &lt;&lt; EXTI_PR_PIF6_Pos)                     </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga926d0d098708c4604d50724479f53722"> 2323</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6            EXTI_PR_PIF6_Msk                               </span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7_Pos        (7U)                                           </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga858ee699c84441a1cdb1fd4135a23794"> 2325</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7_Msk        (0x1U &lt;&lt; EXTI_PR_PIF7_Pos)                     </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga396a95873380107e44ea8ebf3917101b"> 2326</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7            EXTI_PR_PIF7_Msk                               </span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8_Pos        (8U)                                           </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae019d8a2759ee268073250831f18955e"> 2328</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8_Msk        (0x1U &lt;&lt; EXTI_PR_PIF8_Pos)                     </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga768906e566332933fbafc3be7a0ec316"> 2329</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8            EXTI_PR_PIF8_Msk                               </span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9_Pos        (9U)                                           </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd368219b442a5d6803422bad2a2e982"> 2331</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9_Msk        (0x1U &lt;&lt; EXTI_PR_PIF9_Pos)                     </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0"> 2332</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9            EXTI_PR_PIF9_Msk                               </span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10_Pos       (10U)                                          </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga885e8003bec24f30636db1d5a2a5ae48"> 2334</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10_Msk       (0x1U &lt;&lt; EXTI_PR_PIF10_Pos)                    </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad274c8176debfe13d12966bebd962150"> 2335</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10           EXTI_PR_PIF10_Msk                              </span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11_Pos       (11U)                                          </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfe8e00d3f3ef4f8ca269efce28dbf08"> 2337</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11_Msk       (0x1U &lt;&lt; EXTI_PR_PIF11_Pos)                    </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc4dbd010478228eee7a8d9ddb24f392"> 2338</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11           EXTI_PR_PIF11_Msk                              </span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12_Pos       (12U)                                          </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbaf6cfbe542f4c6c1f630afe1029d14"> 2340</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12_Msk       (0x1U &lt;&lt; EXTI_PR_PIF12_Pos)                    </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc"> 2341</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12           EXTI_PR_PIF12_Msk                              </span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13_Pos       (13U)                                          </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga150386d49cf1e7354bbf644486db0ab6"> 2343</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13_Msk       (0x1U &lt;&lt; EXTI_PR_PIF13_Pos)                    </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab22f9bfde0a01c8bc453dc6e18625a50"> 2344</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13           EXTI_PR_PIF13_Msk                              </span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14_Pos       (14U)                                          </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac17511643ba1064eb406f073aa23a1fd"> 2346</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14_Msk       (0x1U &lt;&lt; EXTI_PR_PIF14_Pos)                    </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04"> 2347</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14           EXTI_PR_PIF14_Msk                              </span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15_Pos       (15U)                                          </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91e9cb90b36d7d77fdc1406a1b63f4c9"> 2349</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15_Msk       (0x1U &lt;&lt; EXTI_PR_PIF15_Pos)                    </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7333aceaf98ecd5d07b612fb06b602bb"> 2350</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15           EXTI_PR_PIF15_Msk                              </span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16_Pos       (16U)                                          </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga551ba90c8d908c523548b9fbda1ed3d7"> 2352</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16_Msk       (0x1U &lt;&lt; EXTI_PR_PIF16_Pos)                    </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad809b47b726068ccbb2ea7c1ed72c193"> 2353</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16           EXTI_PR_PIF16_Msk                              </span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17_Pos       (17U)                                          </span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcfa08c8888d3362597f92339149e883"> 2355</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17_Msk       (0x1U &lt;&lt; EXTI_PR_PIF17_Pos)                    </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00422cb319a203bb176a9b0f81ca1580"> 2356</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17           EXTI_PR_PIF17_Msk                              </span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19_Pos       (19U)                                          </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada21f50e1ec4db2b7ba17282741eed9f"> 2358</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19_Msk       (0x1U &lt;&lt; EXTI_PR_PIF19_Pos)                    </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59388b8ab2753a145947de5853d4f7de"> 2359</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19           EXTI_PR_PIF19_Msk                              </span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF20_Pos       (20U)                                          </span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bf39692d337b0c49536b4f967718343"> 2361</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF20_Msk       (0x1U &lt;&lt; EXTI_PR_PIF20_Pos)                    </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga303cf7e71a097a377cff10a9902e0364"> 2362</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF20           EXTI_PR_PIF20_Msk                              </span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF21_Pos       (21U)                                          </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28089e17a47abeb5b1ac70c990f618b7"> 2364</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF21_Msk       (0x1U &lt;&lt; EXTI_PR_PIF21_Pos)                    </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790"> 2365</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF21           EXTI_PR_PIF21_Msk                              </span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF22_Pos       (22U)                                          </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace6cb5d903ea1c121ca9cb54fb4570df"> 2367</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF22_Msk       (0x1U &lt;&lt; EXTI_PR_PIF22_Pos)                    </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3"> 2368</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PIF22           EXTI_PR_PIF22_Msk                              </span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0                         EXTI_PR_PIF0</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1                         EXTI_PR_PIF1</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2                         EXTI_PR_PIF2</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3                         EXTI_PR_PIF3</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4                         EXTI_PR_PIF4</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5                         EXTI_PR_PIF5</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6                         EXTI_PR_PIF6</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7                         EXTI_PR_PIF7</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8                         EXTI_PR_PIF8</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9                         EXTI_PR_PIF9</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10                        EXTI_PR_PIF10</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11                        EXTI_PR_PIF11</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12                        EXTI_PR_PIF12</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13                        EXTI_PR_PIF13</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14                        EXTI_PR_PIF14</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15                        EXTI_PR_PIF15</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16                        EXTI_PR_PIF16</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17                        EXTI_PR_PIF17</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19                        EXTI_PR_PIF19</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define EXTI_PR_PR20                        EXTI_PR_PIF20</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define EXTI_PR_PR21                        EXTI_PR_PIF21</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define EXTI_PR_PR22                        EXTI_PR_PIF22</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos        (0U)                                      </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2402</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk        (0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)           </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 2403</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY            FLASH_ACR_LATENCY_Msk                     </span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos         (1U)                                      </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga727504c465ce30a499631159bc419179"> 2405</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk         (0x1U &lt;&lt; FLASH_ACR_PRFTEN_Pos)            </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga082e7e91fffee86db39676396d01a8e0"> 2406</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN             FLASH_ACR_PRFTEN_Msk                      </span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Pos       (3U)                                      </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab550ccebb2fcea69b39f4de976666bb8"> 2408</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Msk       (0x1U &lt;&lt; FLASH_ACR_SLEEP_PD_Pos)          </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabe351b40c2a8d34733c07234d3bcba4"> 2409</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_SLEEP_PD           FLASH_ACR_SLEEP_PD_Msk                    </span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define FLASH_ACR_RUN_PD_Pos         (4U)                                      </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdefe9f6d86431c2b254aa5cd02616d1"> 2411</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_RUN_PD_Msk         (0x1U &lt;&lt; FLASH_ACR_RUN_PD_Pos)            </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda"> 2412</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_RUN_PD             FLASH_ACR_RUN_PD_Msk                      </span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define FLASH_ACR_DISAB_BUF_Pos      (5U)                                      </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d028b6592be0472f3d62f4c48df4063"> 2414</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DISAB_BUF_Msk      (0x1U &lt;&lt; FLASH_ACR_DISAB_BUF_Pos)         </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43891031589cb77273ba72e0b589aa69"> 2415</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DISAB_BUF          FLASH_ACR_DISAB_BUF_Msk                   </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRE_READ_Pos       (6U)                                      </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bcea8091d24d63186cdefe33cc1c91a"> 2417</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRE_READ_Msk       (0x1U &lt;&lt; FLASH_ACR_PRE_READ_Pos)          </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0571102ad659511fe6741de852ade420"> 2418</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRE_READ           FLASH_ACR_PRE_READ_Msk                    </span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_PECR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK_Pos        (0U)                                      </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e883cf61d8a7adef6fca7893299c582"> 2422</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK_Msk        (0x1U &lt;&lt; FLASH_PECR_PELOCK_Pos)           </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57b9734b1bb6d826db68d77faa16e128"> 2423</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK            FLASH_PECR_PELOCK_Msk                     </span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK_Pos       (1U)                                      </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836"> 2425</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK_Msk       (0x1U &lt;&lt; FLASH_PECR_PRGLOCK_Pos)          </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a"> 2426</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK           FLASH_PECR_PRGLOCK_Msk                    </span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK_Pos       (2U)                                      </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90baabea8343242410a822594f96c210"> 2428</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK_Msk       (0x1U &lt;&lt; FLASH_PECR_OPTLOCK_Pos)          </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3783636399a047352ef5a6d2512fef0b"> 2429</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK           FLASH_PECR_OPTLOCK_Msk                    </span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG_Pos          (3U)                                      </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fc69012233fe685c9b7b17778e53249"> 2431</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG_Msk          (0x1U &lt;&lt; FLASH_PECR_PROG_Pos)             </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7851ae5665e63fb1bdf453a6b537037b"> 2432</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG              FLASH_PECR_PROG_Msk                       </span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA_Pos          (4U)                                      </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379"> 2434</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA_Msk          (0x1U &lt;&lt; FLASH_PECR_DATA_Pos)             </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130"> 2435</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA              FLASH_PECR_DATA_Msk                       </span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define FLASH_PECR_FIX_Pos           (8U)                                      </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80fabaaf0874223f434883a5541bcb86"> 2437</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FIX_Msk           (0x1U &lt;&lt; FLASH_PECR_FIX_Pos)              </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87abdd41a01a4b2ad28728fd1ba10d10"> 2438</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FIX               FLASH_PECR_FIX_Msk                        </span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE_Pos         (9U)                                      </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga105a6158c93414d38a9b3d502e258638"> 2440</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE_Msk         (0x1U &lt;&lt; FLASH_PECR_ERASE_Pos)            </span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga128efc0f20664bb224c7615c38df0b1e"> 2441</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE             FLASH_PECR_ERASE_Msk                      </span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG_Pos          (10U)                                     </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd"> 2443</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG_Msk          (0x1U &lt;&lt; FLASH_PECR_FPRG_Pos)             </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9370b44d7ee96fe73762748a969c383"> 2444</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG              FLASH_PECR_FPRG_Msk                       </span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK_Pos    (15U)                                     </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad08e1a327012051a8dfa3e38d6c1c680"> 2446</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK_Msk    (0x1U &lt;&lt; FLASH_PECR_PARALLBANK_Pos)       </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5102bfaac2fb827781436acee8638257"> 2447</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK        FLASH_PECR_PARALLBANK_Msk                 </span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE_Pos         (16U)                                     </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb"> 2449</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE_Msk         (0x1U &lt;&lt; FLASH_PECR_EOPIE_Pos)            </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2"> 2450</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE             FLASH_PECR_EOPIE_Msk                      </span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE_Pos         (17U)                                     </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6064a81a519d589f31f9de3850e63020"> 2452</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE_Msk         (0x1U &lt;&lt; FLASH_PECR_ERRIE_Pos)            </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1"> 2453</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE             FLASH_PECR_ERRIE_Msk                      </span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH_Pos    (18U)                                     </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94c79a0282a531352cf16649dc404a06"> 2455</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH_Msk    (0x1U &lt;&lt; FLASH_PECR_OBL_LAUNCH_Pos)       </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b"> 2456</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH        FLASH_PECR_OBL_LAUNCH_Msk                 </span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define FLASH_PECR_HALF_ARRAY_Pos    (19U)                                     </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9d3651dcb3fcfd74953a44f8b44152b"> 2458</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_HALF_ARRAY_Msk    (0x1U &lt;&lt; FLASH_PECR_HALF_ARRAY_Pos)       </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga589cb6fab2f06cc9a5c55fa6dfbebe5a"> 2459</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_HALF_ARRAY        FLASH_PECR_HALF_ARRAY_Msk                 </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define FLASH_PECR_NZDISABLE_Pos     (22U)                                     </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07c3b5c4569291258f0a32789f7428d3"> 2461</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_NZDISABLE_Msk     (0x1U &lt;&lt; FLASH_PECR_NZDISABLE_Pos)        </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga364de6d3006558e44a4bb29e6f65d30e"> 2462</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_NZDISABLE         FLASH_PECR_NZDISABLE_Msk                  </span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PDKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define FLASH_PDKEYR_PDKEYR_Pos      (0U)                                      </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa68156600fa66386be31a107ef9452de"> 2466</a></span>&#160;<span class="preprocessor">#define FLASH_PDKEYR_PDKEYR_Msk      (0xFFFFFFFFU &lt;&lt; FLASH_PDKEYR_PDKEYR_Pos)  </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab21bd32bce722ad27d2a62672a0b87ff"> 2467</a></span>&#160;<span class="preprocessor">#define FLASH_PDKEYR_PDKEYR          FLASH_PDKEYR_PDKEYR_Msk                   </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PEKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define FLASH_PEKEYR_PEKEYR_Pos      (0U)                                      </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25a42f3b6975fe88447488d9fc096079"> 2471</a></span>&#160;<span class="preprocessor">#define FLASH_PEKEYR_PEKEYR_Msk      (0xFFFFFFFFU &lt;&lt; FLASH_PEKEYR_PEKEYR_Pos)  </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd"> 2472</a></span>&#160;<span class="preprocessor">#define FLASH_PEKEYR_PEKEYR          FLASH_PEKEYR_PEKEYR_Msk                   </span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PRGKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR_Pos    (0U)                                      </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf33e4432fd1860ac0905d4ed24eca112"> 2476</a></span>&#160;<span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR_Msk    (0xFFFFFFFFU &lt;&lt; FLASH_PRGKEYR_PRGKEYR_Pos) </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad941ae0a8c092d4ca8e359acf85ea24e"> 2477</a></span>&#160;<span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR        FLASH_PRGKEYR_PRGKEYR_Msk                 </span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OPTKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos    (0U)                                      </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 2481</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk    (0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 2482</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR        FLASH_OPTKEYR_OPTKEYR_Msk                 </span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos             (0U)                                      </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 2486</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk             (0x1U &lt;&lt; FLASH_SR_BSY_Pos)                </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 2487</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                 FLASH_SR_BSY_Msk                          </span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos             (1U)                                      </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga386f68b5d2c3622b29811577932360ed"> 2489</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk             (0x1U &lt;&lt; FLASH_SR_EOP_Pos)                </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 2490</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                 FLASH_SR_EOP_Msk                          </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define FLASH_SR_HVOFF_Pos           (2U)                                      </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac68fd1fb3a417b2e65939c50f1aecde3"> 2492</a></span>&#160;<span class="preprocessor">#define FLASH_SR_HVOFF_Msk           (0x1U &lt;&lt; FLASH_SR_HVOFF_Pos)              </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f1b9800a45b1587eb27e3be8292c6ae"> 2493</a></span>&#160;<span class="preprocessor">#define FLASH_SR_HVOFF               FLASH_SR_HVOFF_Msk                        </span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define FLASH_SR_READY_Pos           (3U)                                      </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga105baf3a5532764b6709f723fa11e3b5"> 2495</a></span>&#160;<span class="preprocessor">#define FLASH_SR_READY_Msk           (0x1U &lt;&lt; FLASH_SR_READY_Pos)              </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f"> 2496</a></span>&#160;<span class="preprocessor">#define FLASH_SR_READY               FLASH_SR_READY_Msk                        </span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Pos          (8U)                                      </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 2499</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Msk          (0x1U &lt;&lt; FLASH_SR_WRPERR_Pos)             </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 2500</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR              FLASH_SR_WRPERR_Msk                       </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Pos          (9U)                                      </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 2502</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Msk          (0x1U &lt;&lt; FLASH_SR_PGAERR_Pos)             </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98c2458e114e7f419f3222673878ce0"> 2503</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR              FLASH_SR_PGAERR_Msk                       </span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define FLASH_SR_SIZERR_Pos          (10U)                                     </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 2505</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SIZERR_Msk          (0x1U &lt;&lt; FLASH_SR_SIZERR_Pos)             </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16d3e511fc0a438812ae9bb44e93e387"> 2506</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SIZERR              FLASH_SR_SIZERR_Msk                       </span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERR_Pos         (11U)                                     </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae279970931fdbe11b18608b0a58c83e7"> 2508</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERR_Msk         (0x1U &lt;&lt; FLASH_SR_OPTVERR_Pos)            </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 2509</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERR             FLASH_SR_OPTVERR_Msk                      </span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR_Pos           (13U)                                     </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 2511</a></span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR_Msk           (0x1U &lt;&lt; FLASH_SR_RDERR_Pos)              </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaee278396daaec501ff5a98bb68bd01"> 2512</a></span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR               FLASH_SR_RDERR_Msk                        </span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define FLASH_SR_NOTZEROERR_Pos      (16U)                                     </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga015bb93ae24a448cf20d2fac6292cc78"> 2514</a></span>&#160;<span class="preprocessor">#define FLASH_SR_NOTZEROERR_Msk      (0x1U &lt;&lt; FLASH_SR_NOTZEROERR_Pos)         </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cb33b088a5143b8fdedcc4ecd53cbce"> 2515</a></span>&#160;<span class="preprocessor">#define FLASH_SR_NOTZEROERR          FLASH_SR_NOTZEROERR_Msk                   </span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define FLASH_SR_FWWERR_Pos          (17U)                                     </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaede8aefdca32d657c61322ba885ebb59"> 2517</a></span>&#160;<span class="preprocessor">#define FLASH_SR_FWWERR_Msk          (0x1U &lt;&lt; FLASH_SR_FWWERR_Pos)             </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf94d78cb4f0a0b5a3d8c2349f161dc23"> 2518</a></span>&#160;<span class="preprocessor">#define FLASH_SR_FWWERR              FLASH_SR_FWWERR_Msk                       </span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define FLASH_SR_FWWER                      FLASH_SR_FWWERR</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define FLASH_SR_ENHV                       FLASH_SR_HVOFF</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define FLASH_SR_ENDHV                      FLASH_SR_HVOFF</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">/******************  Bit definition for FLASH_OPTR register  *******************/</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define FLASH_OPTR_RDPROT_Pos        (0U)                                      </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c54dadb4f3054a1b910287ca3fb1e1c"> 2527</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_RDPROT_Msk        (0xFFU &lt;&lt; FLASH_OPTR_RDPROT_Pos)          </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03b5d3caa368d3ae3b1c949d8911347c"> 2528</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_RDPROT            FLASH_OPTR_RDPROT_Msk                     </span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define FLASH_OPTR_WPRMOD_Pos        (8U)                                      </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dba78371dead04e8a6e71f316e53b55"> 2530</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_WPRMOD_Msk        (0x1U &lt;&lt; FLASH_OPTR_WPRMOD_Pos)           </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f1295d0835aa25d5d1f5cfc1761508"> 2531</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_WPRMOD            FLASH_OPTR_WPRMOD_Msk                     </span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Pos       (16U)                                     </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1bf0815f5a0ac875792a80d00d6b728"> 2533</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Msk       (0xFU &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)          </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a47af57fca3d6e4ec02ce1501c51860"> 2534</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_BOR_LEV           FLASH_OPTR_BOR_LEV_Msk                    </span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Pos       (20U)                                     </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e00145c01a860a10b533c5509807696"> 2536</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Msk       (0x1U &lt;&lt; FLASH_OPTR_IWDG_SW_Pos)          </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c393c989958d4839a5085f93e9611dd"> 2537</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_IWDG_SW           FLASH_OPTR_IWDG_SW_Msk                    </span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Pos     (21U)                                     </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a661846fb85a87a54375078047f2330"> 2539</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Msk     (0x1U &lt;&lt; FLASH_OPTR_nRST_STOP_Pos)        </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a"> 2540</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_nRST_STOP         FLASH_OPTR_nRST_STOP_Msk                  </span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Pos    (22U)                                     </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab35c9de7bd3fdf80e8d19962b2636e87"> 2542</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Msk    (0x1U &lt;&lt; FLASH_OPTR_nRST_STDBY_Pos)       </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f"> 2543</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_nRST_STDBY        FLASH_OPTR_nRST_STDBY_Msk                 </span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define FLASH_OPTR_BFB2_Pos          (23U)                                     </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff3cf5c49bb2fac95de4638b92cdeb1a"> 2545</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_BFB2_Msk          (0x1U &lt;&lt; FLASH_OPTR_BFB2_Pos)             </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad87813ee000af262a343915927fbb422"> 2546</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_BFB2              FLASH_OPTR_BFB2_Msk                       </span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define FLASH_OPTR_USER_Pos          (20U)                                     </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed0663e223d0cb395e5933f4edf69adc"> 2548</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_USER_Msk          (0x7U &lt;&lt; FLASH_OPTR_USER_Pos)             </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fad7200d32b6c0836816cc19e0b4561"> 2549</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_USER              FLASH_OPTR_USER_Msk                       </span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define FLASH_OPTR_BOOT1_Pos         (31U)                                     </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4617251d75c563232fa437a3080d599"> 2551</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_BOOT1_Msk         (0x1U &lt;&lt; FLASH_OPTR_BOOT1_Pos)            </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb47551810f75cfbfadc4c63d0441893"> 2552</a></span>&#160;<span class="preprocessor">#define FLASH_OPTR_BOOT1             FLASH_OPTR_BOOT1_Msk                      </span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos           (0U)                                      </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ccbeafd9e71de3e99373fef601eacd2"> 2556</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk           (0xFFFFU &lt;&lt; FLASH_WRPR_WRP_Pos)           </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 2557</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP               FLASH_WRPR_WRP_Msk                        </span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_Pos            (0U)                                   </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 2566</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0                GPIO_MODER_MODE0_Msk                   </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac21859652224406f970f4c99d5198d16"> 2568</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_0              (0x1U &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 2569</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_1              (0x2U &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_Pos            (2U)                                   </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 2571</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1                GPIO_MODER_MODE1_Msk                   </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 2573</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_0              (0x1U &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 2574</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_1              (0x2U &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_Pos            (4U)                                   </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a188e7809bffb5a963302debcc602bf"> 2576</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2                GPIO_MODER_MODE2_Msk                   </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 2578</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_0              (0x1U &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae88847b33d3c78142f99e5d1753451e"> 2579</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_1              (0x2U &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_Pos            (6U)                                   </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 2581</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3                GPIO_MODER_MODE3_Msk                   </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 2583</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_0              (0x1U &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 2584</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_1              (0x2U &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_Pos            (8U)                                   </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 2586</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4                GPIO_MODER_MODE4_Msk                   </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2336f60fe03642339cbfd4e994812875"> 2588</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_0              (0x1U &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae946375c36dfb3b3669864ee62002e62"> 2589</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_1              (0x2U &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_Pos            (10U)                                  </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 2591</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5                GPIO_MODER_MODE5_Msk                   </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 2593</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_0              (0x1U &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 2594</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_1              (0x2U &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_Pos            (12U)                                  </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga923f7562b497aa9e864872e6314aec8b"> 2596</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6                GPIO_MODER_MODE6_Msk                   </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 2598</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_0              (0x1U &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 2599</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_1              (0x2U &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_Pos            (14U)                                  </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga395417bce21078a26c0930132c9853ee"> 2601</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7                GPIO_MODER_MODE7_Msk                   </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac77ebcfb844a2b8893641ee9de058178"> 2603</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_0              (0x1U &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f64e364157865520082d72aa98ab0ee"> 2604</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_1              (0x2U &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_Pos            (16U)                                  </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 2606</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8                GPIO_MODER_MODE8_Msk                   </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac1715680209944bc7593cedf31f491b"> 2608</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_0              (0x1U &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 2609</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_1              (0x2U &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_Pos            (18U)                                  </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0acba3f02fb730df350c2d938792fd74"> 2611</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9                GPIO_MODER_MODE9_Msk                   </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga659899030e816750c2e4ecbf4250cc91"> 2613</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_0              (0x1U &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15a408c473d172282468a1fccad482bb"> 2614</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_1              (0x2U &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_Pos           (20U)                                  </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 2616</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_Msk           (0x3U &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10               GPIO_MODER_MODE10_Msk                  </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 2618</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_0             (0x1U &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 2619</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_1             (0x2U &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_Pos           (22U)                                  </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 2621</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_Msk           (0x3U &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11               GPIO_MODER_MODE11_Msk                  </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 2623</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_0             (0x1U &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 2624</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_1             (0x2U &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_Pos           (24U)                                  </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 2626</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_Msk           (0x3U &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12               GPIO_MODER_MODE12_Msk                  </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 2628</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_0             (0x1U &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 2629</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_1             (0x2U &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_Pos           (26U)                                  </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02c48c21d983bab6115b056239d84217"> 2631</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_Msk           (0x3U &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13               GPIO_MODER_MODE13_Msk                  </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 2633</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_0             (0x1U &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad93a355f773bc67b68b0a665c5a15136"> 2634</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_1             (0x2U &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_Pos           (28U)                                  </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 2636</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_Msk           (0x3U &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14               GPIO_MODER_MODE14_Msk                  </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 2638</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_0             (0x1U &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 2639</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_1             (0x2U &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_Pos           (30U)                                  </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 2641</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_Msk           (0x3U &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15               GPIO_MODER_MODE15_Msk                  </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace9ec013afbf2e01286ca61726e92332"> 2643</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_0             (0x1U &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 2644</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_1             (0x2U &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                (0x00000001U)                          </span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                (0x00000002U)                          </span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                (0x00000004U)                          </span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                (0x00000008U)                          </span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                (0x00000010U)                          </span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                (0x00000020U)                          </span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                (0x00000040U)                          </span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                (0x00000080U)                          </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                (0x00000100U)                          </span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                (0x00000200U)                          </span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10               (0x00000400U)                          </span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11               (0x00000800U)                          </span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12               (0x00001000U)                          </span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13               (0x00002000U)                          </span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14               (0x00004000U)                          </span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15               (0x00008000U)                          </span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_Pos       (0U)                                   </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad17cbaccbf7a5c014b2005d02e33f603"> 2666</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED0_Pos)    </span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0           GPIO_OSPEEDER_OSPEED0_Msk              </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93dffeba98de86ea18fe7c9e6570b6f7"> 2668</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED0_Pos)    </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd30bc31355333492626df0a8e059c6d"> 2669</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED0_Pos)    </span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_Pos       (2U)                                   </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ccaad48273b2aecce795c3c6c97f6f9"> 2671</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED1_Pos)    </span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1           GPIO_OSPEEDER_OSPEED1_Msk              </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga824b16a99110dff74d2ba881cf91df65"> 2673</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED1_Pos)    </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab29a92e022b721cb7df75e00ec11a24b"> 2674</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED1_Pos)    </span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_Pos       (4U)                                   </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae05994ec0f94ccf3a9c2c3021fc525cb"> 2676</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED2_Pos)    </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2           GPIO_OSPEEDER_OSPEED2_Msk              </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02293c14ff0f444187d41cc26f4ef85c"> 2678</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED2_Pos)    </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61ed5ea98d2d98f9ad1ae2ef6defd359"> 2679</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED2_Pos)    </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_Pos       (6U)                                   </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac296d74cdbf144914791a59256125a9e"> 2681</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED3_Pos)    </span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3           GPIO_OSPEEDER_OSPEED3_Msk              </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada962913e3eea19ecc7ff60e9865cb86"> 2683</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED3_Pos)    </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd806c6311d17486d17c70a5f993f8e1"> 2684</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED3_Pos)    </span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_Pos       (8U)                                   </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae64d9e729271ee9e179cc150ce68c5a8"> 2686</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED4_Pos)    </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4           GPIO_OSPEEDER_OSPEED4_Msk              </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga921b415b3e5f170fc627dc253ca1ca65"> 2688</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED4_Pos)    </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca630a42912d1921d43d48737ea35f49"> 2689</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED4_Pos)    </span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_Pos       (10U)                                  </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c56790fceb5f689ddc4c2df87568d15"> 2691</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED5_Pos)    </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5           GPIO_OSPEEDER_OSPEED5_Msk              </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f3cb0e208176d26fe46102ee9390b43"> 2693</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED5_Pos)    </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18c6f67a84c536f04c11160d09c4b99a"> 2694</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED5_Pos)    </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_Pos       (12U)                                  </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88e412cb3b3992bd0bea9dd682a64902"> 2696</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED6_Pos)    </span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6           GPIO_OSPEEDER_OSPEED6_Msk              </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ba02a88eaaff6de7cf6d9b9d0472ea2"> 2698</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED6_Pos)    </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b36bebef76357b6c3d244b2d15a285d"> 2699</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED6_Pos)    </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_Pos       (14U)                                  </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90645361ff4e65a773a525ddf0ec98f4"> 2701</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED7_Pos)    </span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7           GPIO_OSPEEDER_OSPEED7_Msk              </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3edd1018edb2a461c66cd4a6129cf17b"> 2703</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED7_Pos)    </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe98195d170b0a7a6139e48a734af86c"> 2704</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED7_Pos)    </span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_Pos       (16U)                                  </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2299d08a6854068b87479c466ad1143d"> 2706</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED8_Pos)    </span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8           GPIO_OSPEEDER_OSPEED8_Msk              </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f633b922a7d129e1dfd2f025990e50f"> 2708</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED8_Pos)    </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47d128ddba651a98c2a6d1023a32bd81"> 2709</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED8_Pos)    </span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_Pos       (18U)                                  </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3ba5c336c1ac84464532c442deb8208"> 2711</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED9_Pos)    </span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9           GPIO_OSPEEDER_OSPEED9_Msk              </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91690a5dbd0b830a86989854bfc6acd9"> 2713</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_0         (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED9_Pos)    </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dd50ff60f7f09c4b6dd782825fc90aa"> 2714</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_1         (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED9_Pos)    </span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_Pos      (20U)                                  </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90fbd4e1a73a2c5cded5ba320aa47882"> 2716</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_Msk      (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED10_Pos)   </span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10          GPIO_OSPEEDER_OSPEED10_Msk             </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae72e4d68102cad342649edbebd991111"> 2718</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_0        (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED10_Pos)   </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4220389846a67df435cd079d536b82e7"> 2719</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_1        (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED10_Pos)   </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_Pos      (22U)                                  </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f919d40e306f4abecf02d8c81c5b504"> 2721</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_Msk      (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED11_Pos)   </span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11          GPIO_OSPEEDER_OSPEED11_Msk             </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d2eaddf3d2f84ed0e60470d5a96e9ee"> 2723</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_0        (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED11_Pos)   </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga497c99d27681aa46bca4b89f469bcbef"> 2724</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_1        (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED11_Pos)   </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_Pos      (24U)                                  </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3538f1a9ba370fc895088fc45d925b4d"> 2726</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_Msk      (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED12_Pos)   </span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12          GPIO_OSPEEDER_OSPEED12_Msk             </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga712b2a3b94fbfb8d0469caca766c937e"> 2728</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_0        (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED12_Pos)   </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15d797f7e4c674229d03c02167828e5a"> 2729</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_1        (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED12_Pos)   </span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_Pos      (26U)                                  </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1edbd7818924b3e0b62e8b5ab7be6ab1"> 2731</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_Msk      (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED13_Pos)   </span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13          GPIO_OSPEEDER_OSPEED13_Msk             </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2cedbca251c0d967ba6b45377472ee0"> 2733</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_0        (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED13_Pos)   </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc4f7f3d945d3205658fc5f5b4dfd7b8"> 2734</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_1        (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED13_Pos)   </span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_Pos      (28U)                                  </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf6ec62b0ce5a7e911cdd94e1a237235"> 2736</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_Msk      (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED14_Pos)   </span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14          GPIO_OSPEEDER_OSPEED14_Msk             </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96e97ed68863f54cb3202472faee6f42"> 2738</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_0        (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED14_Pos)   </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89d48d3fee575daf5571ae5f5e05ae65"> 2739</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_1        (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED14_Pos)   </span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_Pos      (30U)                                  </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf9c9a9dbd42c47a20e87ec2f8f4b91d"> 2741</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_Msk      (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEED15_Pos)   </span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15          GPIO_OSPEEDER_OSPEED15_Msk             </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea3673bf8952c0481244bc6113686fb3"> 2743</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_0        (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEED15_Pos)   </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1c3dc402c8db673d5db6d3172c1f81a"> 2744</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_1        (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEED15_Pos)   </span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos            (0U)                                   </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0be0e927e30b38360486e4d57854c20"> 2748</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0                GPIO_PUPDR_PUPD0_Msk                   </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 2750</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 2751</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos            (2U)                                   </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 2753</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1                GPIO_PUPDR_PUPD1_Msk                   </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 2755</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb010cc75a60effd883969c35611f5c8"> 2756</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos            (4U)                                   </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 2758</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2                GPIO_PUPDR_PUPD2_Msk                   </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga044bf572e114a7746127135a3f38caef"> 2760</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 2761</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos            (6U)                                   </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 2763</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3                GPIO_PUPDR_PUPD3_Msk                   </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f885f83700f6710d75e8a23135e4449"> 2765</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga713dc2ffd7e76239f05399299043538a"> 2766</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos            (8U)                                   </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 2768</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4                GPIO_PUPDR_PUPD4_Msk                   </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa25af0133be08cc46bd64d19913f090c"> 2770</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 2771</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos            (10U)                                  </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dca8d52990a63a4185d8185d3100222"> 2773</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5                GPIO_PUPDR_PUPD5_Msk                   </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31e7a8da20fb184d4bca472726c98058"> 2775</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 2776</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos            (12U)                                  </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga841c8e128f84ac7451f431d24a222072"> 2778</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6                GPIO_PUPDR_PUPD6_Msk                   </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 2780</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 2781</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos            (14U)                                  </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268436f429d673b3b39ea443656997ad"> 2783</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7                GPIO_PUPDR_PUPD7_Msk                   </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 2785</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 2786</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos            (16U)                                  </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 2788</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8                GPIO_PUPDR_PUPD8_Msk                   </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga430de706497b304d9821b50b3a51ac49"> 2790</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 2791</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos            (18U)                                  </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 2793</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9                GPIO_PUPDR_PUPD9_Msk                   </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 2795</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 2796</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos           (20U)                                  </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 2798</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10               GPIO_PUPDR_PUPD10_Msk                  </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 2800</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 2801</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos           (22U)                                  </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 2803</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11               GPIO_PUPDR_PUPD11_Msk                  </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5acc6eda43958a03426815a0db4a494b"> 2805</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 2806</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos           (24U)                                  </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 2808</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12               GPIO_PUPDR_PUPD12_Msk                  </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabac3dea5943de3917f93772936539e74"> 2810</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 2811</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos           (26U)                                  </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 2813</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13               GPIO_PUPDR_PUPD13_Msk                  </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4f37903148418084e6059041ac2d3c8"> 2815</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 2816</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos           (28U)                                  </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 2818</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14               GPIO_PUPDR_PUPD14_Msk                  </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 2820</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 2821</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos           (30U)                                  </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 2823</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15               GPIO_PUPDR_PUPD15_Msk                  </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 2825</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 2826</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0_Pos                (0U)                                   </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fe6424f42570902856737fb45f7d321"> 2830</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0_Msk                (0x1U &lt;&lt; GPIO_IDR_ID0_Pos)             </span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0                    GPIO_IDR_ID0_Msk                       </span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1_Pos                (1U)                                   </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00dbb77370754ad461600ed3cf418dba"> 2833</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1_Msk                (0x1U &lt;&lt; GPIO_IDR_ID1_Pos)             </span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1                    GPIO_IDR_ID1_Msk                       </span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2_Pos                (2U)                                   </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 2836</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2_Msk                (0x1U &lt;&lt; GPIO_IDR_ID2_Pos)             </span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2                    GPIO_IDR_ID2_Msk                       </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3_Pos                (3U)                                   </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 2839</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3_Msk                (0x1U &lt;&lt; GPIO_IDR_ID3_Pos)             </span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3                    GPIO_IDR_ID3_Msk                       </span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4_Pos                (4U)                                   </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 2842</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4_Msk                (0x1U &lt;&lt; GPIO_IDR_ID4_Pos)             </span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4                    GPIO_IDR_ID4_Msk                       </span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5_Pos                (5U)                                   </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b44907427286bcb72189dbef6fc0148"> 2845</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5_Msk                (0x1U &lt;&lt; GPIO_IDR_ID5_Pos)             </span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5                    GPIO_IDR_ID5_Msk                       </span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6_Pos                (6U)                                   </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 2848</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6_Msk                (0x1U &lt;&lt; GPIO_IDR_ID6_Pos)             </span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6                    GPIO_IDR_ID6_Msk                       </span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7_Pos                (7U)                                   </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 2851</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7_Msk                (0x1U &lt;&lt; GPIO_IDR_ID7_Pos)             </span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7                    GPIO_IDR_ID7_Msk                       </span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8_Pos                (8U)                                   </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 2854</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8_Msk                (0x1U &lt;&lt; GPIO_IDR_ID8_Pos)             </span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8                    GPIO_IDR_ID8_Msk                       </span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9_Pos                (9U)                                   </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dad9a902a8200c53d60ba02de858315"> 2857</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9_Msk                (0x1U &lt;&lt; GPIO_IDR_ID9_Pos)             </span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9                    GPIO_IDR_ID9_Msk                       </span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10_Pos               (10U)                                  </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 2860</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10_Msk               (0x1U &lt;&lt; GPIO_IDR_ID10_Pos)            </span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10                   GPIO_IDR_ID10_Msk                      </span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11_Pos               (11U)                                  </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad068577edb9af03083fcd0f4de0f8758"> 2863</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11_Msk               (0x1U &lt;&lt; GPIO_IDR_ID11_Pos)            </span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11                   GPIO_IDR_ID11_Msk                      </span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12_Pos               (12U)                                  </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 2866</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12_Msk               (0x1U &lt;&lt; GPIO_IDR_ID12_Pos)            </span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12                   GPIO_IDR_ID12_Msk                      </span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13_Pos               (13U)                                  </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38255de273b95c94e29c1bdaa637579e"> 2869</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13_Msk               (0x1U &lt;&lt; GPIO_IDR_ID13_Pos)            </span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13                   GPIO_IDR_ID13_Msk                      </span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14_Pos               (14U)                                  </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 2872</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14_Msk               (0x1U &lt;&lt; GPIO_IDR_ID14_Pos)            </span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14                   GPIO_IDR_ID14_Msk                      </span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15_Pos               (15U)                                  </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 2875</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15_Msk               (0x1U &lt;&lt; GPIO_IDR_ID15_Pos)            </span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15                   GPIO_IDR_ID15_Msk                      </span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0_Pos                (0U)                                   </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 2880</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0_Msk                (0x1U &lt;&lt; GPIO_ODR_OD0_Pos)             </span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0                    GPIO_ODR_OD0_Msk                       </span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1_Pos                (1U)                                   </span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284902fc92059f740dc599945071d767"> 2883</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1_Msk                (0x1U &lt;&lt; GPIO_ODR_OD1_Pos)             </span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1                    GPIO_ODR_OD1_Msk                       </span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2_Pos                (2U)                                   </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 2886</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2_Msk                (0x1U &lt;&lt; GPIO_ODR_OD2_Pos)             </span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2                    GPIO_ODR_OD2_Msk                       </span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3_Pos                (3U)                                   </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b3312000af1016c233b04590b8c054c"> 2889</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3_Msk                (0x1U &lt;&lt; GPIO_ODR_OD3_Pos)             </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3                    GPIO_ODR_OD3_Msk                       </span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4_Pos                (4U)                                   </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 2892</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4_Msk                (0x1U &lt;&lt; GPIO_ODR_OD4_Pos)             </span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4                    GPIO_ODR_OD4_Msk                       </span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5_Pos                (5U)                                   </span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 2895</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5_Msk                (0x1U &lt;&lt; GPIO_ODR_OD5_Pos)             </span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5                    GPIO_ODR_OD5_Msk                       </span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6_Pos                (6U)                                   </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga965661d93777219b16fee1d210831622"> 2898</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6_Msk                (0x1U &lt;&lt; GPIO_ODR_OD6_Pos)             </span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6                    GPIO_ODR_OD6_Msk                       </span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7_Pos                (7U)                                   </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad697f4e743a67aad8ad37560a176ed25"> 2901</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7_Msk                (0x1U &lt;&lt; GPIO_ODR_OD7_Pos)             </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7                    GPIO_ODR_OD7_Msk                       </span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8_Pos                (8U)                                   </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 2904</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8_Msk                (0x1U &lt;&lt; GPIO_ODR_OD8_Pos)             </span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8                    GPIO_ODR_OD8_Msk                       </span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9_Pos                (9U)                                   </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga871215a04902f7abbc8e4753aa523d87"> 2907</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9_Msk                (0x1U &lt;&lt; GPIO_ODR_OD9_Pos)             </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9                    GPIO_ODR_OD9_Msk                       </span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10_Pos               (10U)                                  </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5e3aca353a76254fd8d02debede2fae"> 2910</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10_Msk               (0x1U &lt;&lt; GPIO_ODR_OD10_Pos)            </span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10                   GPIO_ODR_OD10_Msk                      </span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11_Pos               (11U)                                  </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 2913</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11_Msk               (0x1U &lt;&lt; GPIO_ODR_OD11_Pos)            </span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11                   GPIO_ODR_OD11_Msk                      </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12_Pos               (12U)                                  </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 2916</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12_Msk               (0x1U &lt;&lt; GPIO_ODR_OD12_Pos)            </span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12                   GPIO_ODR_OD12_Msk                      </span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13_Pos               (13U)                                  </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 2919</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13_Msk               (0x1U &lt;&lt; GPIO_ODR_OD13_Pos)            </span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13                   GPIO_ODR_OD13_Msk                      </span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14_Pos               (14U)                                  </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf028b3836cb425dab56d38dd1df17062"> 2922</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14_Msk               (0x1U &lt;&lt; GPIO_ODR_OD14_Pos)            </span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14                   GPIO_ODR_OD14_Msk                      </span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15_Pos               (15U)                                  </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 2925</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15_Msk               (0x1U &lt;&lt; GPIO_ODR_OD15_Pos)            </span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15                   GPIO_ODR_OD15_Msk                      </span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                  (0x00000001U)                          </span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                  (0x00000002U)                          </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                  (0x00000004U)                          </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                  (0x00000008U)                          </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                  (0x00000010U)                          </span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                  (0x00000020U)                          </span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                  (0x00000040U)                          </span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                  (0x00000080U)                          </span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                  (0x00000100U)                          </span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                  (0x00000200U)                          </span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                 (0x00000400U)                          </span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                 (0x00000800U)                          </span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                 (0x00001000U)                          </span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                 (0x00002000U)                          </span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                 (0x00004000U)                          </span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                 (0x00008000U)                          </span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                  (0x00010000U)                          </span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                  (0x00020000U)                          </span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                  (0x00040000U)                          </span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                  (0x00080000U)                          </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                  (0x00100000U)                          </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                  (0x00200000U)                          </span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                  (0x00400000U)                          </span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                  (0x00800000U)                          </span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                  (0x01000000U)                          </span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                  (0x02000000U)                          </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                 (0x04000000U)                          </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                 (0x08000000U)                          </span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                 (0x10000000U)                          </span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                 (0x20000000U)                          </span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                 (0x40000000U)                          </span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                 (0x80000000U)                          </span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos              (0U)                                   </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2964</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                  GPIO_LCKR_LCK0_Msk                     </span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos              (1U)                                   </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4780ec15743062227ad0808efb16d633"> 2967</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                  GPIO_LCKR_LCK1_Msk                     </span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos              (2U)                                   </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 2970</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                  GPIO_LCKR_LCK2_Msk                     </span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos              (3U)                                   </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 2973</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                  GPIO_LCKR_LCK3_Msk                     </span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos              (4U)                                   </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 2976</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                  GPIO_LCKR_LCK4_Msk                     </span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos              (5U)                                   </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 2979</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                  GPIO_LCKR_LCK5_Msk                     </span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos              (6U)                                   </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 2982</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                  GPIO_LCKR_LCK6_Msk                     </span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos              (7U)                                   </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 2985</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                  GPIO_LCKR_LCK7_Msk                     </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos              (8U)                                   </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 2988</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                  GPIO_LCKR_LCK8_Msk                     </span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos              (9U)                                   </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 2991</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                  GPIO_LCKR_LCK9_Msk                     </span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos             (10U)                                  </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 2994</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                 GPIO_LCKR_LCK10_Msk                    </span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos             (11U)                                  </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 2997</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                 GPIO_LCKR_LCK11_Msk                    </span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos             (12U)                                  </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf21271b45020769396b2980a02a4c309"> 3000</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                 GPIO_LCKR_LCK12_Msk                    </span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos             (13U)                                  </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 3003</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                 GPIO_LCKR_LCK13_Msk                    </span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos             (14U)                                  </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac42b591ea761bd0ee23287ff8d508714"> 3006</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                 GPIO_LCKR_LCK14_Msk                    </span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos             (15U)                                  </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3009</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                 GPIO_LCKR_LCK15_Msk                    </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos              (16U)                                  </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3012</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                  GPIO_LCKR_LCKK_Msk                     </span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register ********************/</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Pos             (0U)                                   </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f315a9807c36a14ec498f6348168345"> 3017</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL0_Pos)          </span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0                 GPIO_AFRL_AFRL0_Msk                    </span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Pos             (4U)                                   </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd5b659d9fb907a21c2d3afe5fb19f10"> 3020</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL1_Pos)          </span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1                 GPIO_AFRL_AFRL1_Msk                    </span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Pos             (8U)                                   </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7636c00ff48f6ecebeea4564326e210"> 3023</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL2_Pos)          </span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2                 GPIO_AFRL_AFRL2_Msk                    </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Pos             (12U)                                  </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76cba0d408062489c28df042dcd30210"> 3026</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL3_Pos)          </span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3                 GPIO_AFRL_AFRL3_Msk                    </span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Pos             (16U)                                  </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d16b4d7f2c4dd126fc8f6c94b47bd92"> 3029</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL4_Pos)          </span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4                 GPIO_AFRL_AFRL4_Msk                    </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Pos             (20U)                                  </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2afa964b91f1fe6945b482897e1b0d82"> 3032</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL5_Pos)          </span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5                 GPIO_AFRL_AFRL5_Msk                    </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Pos             (24U)                                  </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga329563a3d4a838301576e55ba129a60d"> 3035</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL6_Pos)          </span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6                 GPIO_AFRL_AFRL6_Msk                    </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Pos             (28U)                                  </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268f85d9983cfb7bdcdd92040ab8b2f7"> 3038</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL7_Pos)          </span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7                 GPIO_AFRL_AFRL7_Msk                    </span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register ********************/</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Pos             (0U)                                   </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8ce41fe5d385ec28bb04dcc7a40f946"> 3043</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH0_Pos)          </span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0                 GPIO_AFRH_AFRH0_Msk                    </span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Pos             (4U)                                   </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae312de282238e1fe17c1a1c44e0bf56f"> 3046</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH1_Pos)          </span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1                 GPIO_AFRH_AFRH1_Msk                    </span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Pos             (8U)                                   </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f5135a001e76392c0b606c76ef665fe"> 3049</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH2_Pos)          </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2                 GPIO_AFRH_AFRH2_Msk                    </span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Pos             (12U)                                  </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga104c8bf9e1c968cad76a228785ed9c4e"> 3052</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH3_Pos)          </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3                 GPIO_AFRH_AFRH3_Msk                    </span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Pos             (16U)                                  </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68b80f05acb0194c873ad020d2796ed4"> 3055</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH4_Pos)          </span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4                 GPIO_AFRH_AFRH4_Msk                    </span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Pos             (20U)                                  </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fe0ed08fe7fe25ee03a39b6e319fbd1"> 3058</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH5_Pos)          </span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5                 GPIO_AFRH_AFRH5_Msk                    </span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Pos             (24U)                                  </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4298c4f07553fceb14ea59fdd7d453f6"> 3061</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH6_Pos)          </span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6                 GPIO_AFRH_AFRH6_Msk                    </span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Pos             (28U)                                  </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga042ad530db56232aa7f0116154e55e07"> 3064</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH7_Pos)          </span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7                 GPIO_AFRH_AFRH7_Msk                    </span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0                   (0x00000001U)                          </span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1                   (0x00000002U)                          </span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2                   (0x00000004U)                          </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3                   (0x00000008U)                          </span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4                   (0x00000010U)                          </span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5                   (0x00000020U)                          </span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6                   (0x00000040U)                          </span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7                   (0x00000080U)                          </span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8                   (0x00000100U)                          </span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9                   (0x00000200U)                          </span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10                  (0x00000400U)                          </span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11                  (0x00000800U)                          </span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12                  (0x00001000U)                          </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13                  (0x00002000U)                          </span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14                  (0x00004000U)                          </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15                  (0x00008000U)                          </span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)                                      </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3093</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1U &lt;&lt; I2C_CR1_PE_Pos)                  </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga953b0d38414808db79da116842ed3262"> 3094</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)                                      </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd4f19017be50f03d539b01840544e74"> 3096</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1U &lt;&lt; I2C_CR1_TXIE_Pos)                </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 3097</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)                                      </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 3099</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1U &lt;&lt; I2C_CR1_RXIE_Pos)                </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 3100</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)                                      </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 3102</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1U &lt;&lt; I2C_CR1_ADDRIE_Pos)              </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 3103</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)                                      </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 3105</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1U &lt;&lt; I2C_CR1_NACKIE_Pos)              </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 3106</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)                                      </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 3108</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1U &lt;&lt; I2C_CR1_STOPIE_Pos)              </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 3109</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)                                      </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 3111</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1U &lt;&lt; I2C_CR1_TCIE_Pos)                </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 3112</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)                                      </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 3114</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1U &lt;&lt; I2C_CR1_ERRIE_Pos)               </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 3115</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)                                      </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 3117</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFU &lt;&lt; I2C_CR1_DNF_Pos)                 </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2ee714428013b4a48aba608f6922bd6"> 3118</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)                                     </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 3120</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1U &lt;&lt; I2C_CR1_ANFOFF_Pos)              </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 3121</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)                                     </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 3123</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1U &lt;&lt; I2C_CR1_TXDMAEN_Pos)             </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da363db8ccde4108cf707cf86170650"> 3124</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)                                     </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 3126</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1U &lt;&lt; I2C_CR1_RXDMAEN_Pos)             </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 3127</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)                                     </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 3129</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1U &lt;&lt; I2C_CR1_SBC_Pos)                 </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga973b09b232a3f758409353fd6ed765a2"> 3130</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)                                     </span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3132</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)           </span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3133</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)                                     </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 3135</a></span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1U &lt;&lt; I2C_CR1_WUPEN_Pos)               </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75a226d059143573fab07f866853ce75"> 3136</a></span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)                                     </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 3138</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1U &lt;&lt; I2C_CR1_GCEN_Pos)                </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac28d4f433e501e727c91097dccc4616c"> 3139</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)                                     </span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 3141</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1U &lt;&lt; I2C_CR1_SMBHEN_Pos)              </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 3142</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)                                     </span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 3144</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1U &lt;&lt; I2C_CR1_SMBDEN_Pos)              </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga656e66b079528ed6d5c282010e51a263"> 3145</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)                                     </span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 3147</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1U &lt;&lt; I2C_CR1_ALERTEN_Pos)             </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 3148</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)                                     </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 3150</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1U &lt;&lt; I2C_CR1_PECEN_Pos)               </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga393649f17391feae45fa0db955b3fdf5"> 3151</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)                                      </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 3155</a></span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFU &lt;&lt; I2C_CR2_SADD_Pos)              </span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 3156</a></span>&#160;<span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)                                     </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888e78b43e53510c2fc404f752a64a61"> 3158</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1U &lt;&lt; I2C_CR2_RD_WRN_Pos)              </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 3159</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)                                     </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 3161</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1U &lt;&lt; I2C_CR2_ADD10_Pos)               </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 3162</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)                                     </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 3164</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1U &lt;&lt; I2C_CR2_HEAD10R_Pos)             </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 3165</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define I2C_CR2_START_Pos            (13U)                                     </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 3167</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Msk            (0x1U &lt;&lt; I2C_CR2_START_Pos)               </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 3168</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)                                     </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeae72d8a7ce76085731146d329fe42be"> 3170</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1U &lt;&lt; I2C_CR2_STOP_Pos)                </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 3171</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)                                     </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 3173</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1U &lt;&lt; I2C_CR2_NACK_Pos)                </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 3174</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)                                     </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0444674df6d55acb07278798e4eafafc"> 3176</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFU &lt;&lt; I2C_CR2_NBYTES_Pos)             </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 3177</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)                                     </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 3179</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1U &lt;&lt; I2C_CR2_RELOAD_Pos)              </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 3180</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)                                     </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79097be4d77200f9e41e345a03e88c57"> 3182</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1U &lt;&lt; I2C_CR2_AUTOEND_Pos)             </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 3183</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)                                     </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 3185</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1U &lt;&lt; I2C_CR2_PECBYTE_Pos)             </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 3186</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)                                      </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga433069f5a49655c045eb78c962907731"> 3190</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFU &lt;&lt; I2C_OAR1_OA1_Pos)              </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 3191</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)                                     </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 3193</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1U &lt;&lt; I2C_OAR1_OA1MODE_Pos)            </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 3194</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)                                     </span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32070b13a17e891ffc59632be181b1a2"> 3196</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1U &lt;&lt; I2C_OAR1_OA1EN_Pos)              </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 3197</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)                                      </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadad9a246092670c1ae96bbefc963f01d"> 3201</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FU &lt;&lt; I2C_OAR2_OA2_Pos)               </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 3202</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)                                      </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 3204</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7U &lt;&lt; I2C_OAR2_OA2MSK_Pos)             </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 3205</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 3206</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000U)                             </span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)                                      </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 3208</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK01_Pos)          </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 3209</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)                                      </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 3211</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK02_Pos)          </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga748987767694ba4841a91d4c20384b4c"> 3212</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)                                      </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8889c8b265557307da276456ed6a4c0a"> 3214</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3U &lt;&lt; I2C_OAR2_OA2MASK03_Pos)          </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad175519e75a05674e5b8c7f8ef939473"> 3215</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)                                     </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8e239413de938965dc36e8ee3492692"> 3217</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK04_Pos)          </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 3218</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)                                      </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a72fdac43da48d36343a253fbe11280"> 3220</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5U &lt;&lt; I2C_OAR2_OA2MASK05_Pos)          </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 3221</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)                                      </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 3223</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3U &lt;&lt; I2C_OAR2_OA2MASK06_Pos)          </span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 3224</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)                                      </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 3226</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7U &lt;&lt; I2C_OAR2_OA2MASK07_Pos)          </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 3227</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)                                     </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 3229</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1U &lt;&lt; I2C_OAR2_OA2EN_Pos)              </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 3230</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)                                      </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga337cb482f7c07894d03db35697d43781"> 3234</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFU &lt;&lt; I2C_TIMINGR_SCLL_Pos)           </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 3235</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)                                      </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 3237</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFU &lt;&lt; I2C_TIMINGR_SCLH_Pos)           </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 3238</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)                                     </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 3240</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFU &lt;&lt; I2C_TIMINGR_SDADEL_Pos)          </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 3241</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)                                     </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 3243</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFU &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)          </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 3244</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)                                     </span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9498f600a8b201946de0d623a82889ad"> 3246</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFU &lt;&lt; I2C_TIMINGR_PRESC_Pos)           </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5cfdc434959893555b392e7f07bfff7"> 3247</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)                                      </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabf1112407680a49bc19e6affce30075"> 3251</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)     </span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5a924e7fc2b71c82158224870f9d453"> 3252</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)                                     </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 3254</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1U &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)          </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 3255</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)                                     </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 3257</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1U &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)       </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 3258</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)                                     </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 3260</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)     </span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 3261</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)                                     </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 3263</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1U &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)         </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 3264</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)                                      </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga200f703a0cb3222638e0fb26e2231437"> 3268</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1U &lt;&lt; I2C_ISR_TXE_Pos)                 </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dfec198395c0f88454a86bacff60351"> 3269</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)                                      </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 3271</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1U &lt;&lt; I2C_ISR_TXIS_Pos)                </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa848ab3d120a27401203329941c9dcb5"> 3272</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)                                      </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 3274</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1U &lt;&lt; I2C_ISR_RXNE_Pos)                </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 3275</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)                                      </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 3277</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1U &lt;&lt; I2C_ISR_ADDR_Pos)                </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 3278</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)                                      </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 3280</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1U &lt;&lt; I2C_ISR_NACKF_Pos)               </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 3281</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)                                      </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 3283</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1U &lt;&lt; I2C_ISR_STOPF_Pos)               </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24dee623aba3059485449f8ce7d061b7"> 3284</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)                                      </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac33477482cff1fa98dad6c661defabfb"> 3286</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1U &lt;&lt; I2C_ISR_TC_Pos)                  </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 3287</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)                                      </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 3289</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1U &lt;&lt; I2C_ISR_TCR_Pos)                 </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 3290</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)                                      </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 3292</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1U &lt;&lt; I2C_ISR_BERR_Pos)                </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 3293</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)                                      </span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 3295</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1U &lt;&lt; I2C_ISR_ARLO_Pos)                </span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 3296</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)                                     </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 3298</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1U &lt;&lt; I2C_ISR_OVR_Pos)                 </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5976110d93d2f36f50c4c6467510914"> 3299</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)                                     </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga100908b460fd51993e0f32508956f8ab"> 3301</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1U &lt;&lt; I2C_ISR_PECERR_Pos)              </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 3302</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)                                     </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 3304</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1U &lt;&lt; I2C_ISR_TIMEOUT_Pos)             </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 3305</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)                                     </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 3307</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1U &lt;&lt; I2C_ISR_ALERT_Pos)               </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 3308</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)                                     </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 3310</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1U &lt;&lt; I2C_ISR_BUSY_Pos)                </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 3311</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)                                     </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 3313</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1U &lt;&lt; I2C_ISR_DIR_Pos)                 </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 3314</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)                                     </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d5d5222eadb800dee912f148218ec4"> 3316</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FU &lt;&lt; I2C_ISR_ADDCODE_Pos)            </span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 3317</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)                                      </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 3321</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1U &lt;&lt; I2C_ICR_ADDRCF_Pos)              </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac46e27edee02106eec30ede46a143e92"> 3322</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)                                      </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 3324</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1U &lt;&lt; I2C_ICR_NACKCF_Pos)              </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab68515e7c5c0796da616c92943a17472"> 3325</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)                                      </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 3327</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1U &lt;&lt; I2C_ICR_STOPCF_Pos)              </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 3328</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)                                      </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 3330</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1U &lt;&lt; I2C_ICR_BERRCF_Pos)              </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 3331</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)                                      </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 3333</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1U &lt;&lt; I2C_ICR_ARLOCF_Pos)              </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 3334</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)                                     </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 3336</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1U &lt;&lt; I2C_ICR_OVRCF_Pos)               </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 3337</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)                                     </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 3339</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1U &lt;&lt; I2C_ICR_PECCF_Pos)               </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 3340</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)                                     </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66e5f2779e858742cc33f1207db53b69"> 3342</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1U &lt;&lt; I2C_ICR_TIMOUTCF_Pos)            </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a76993c176007a7353a33b53e7d3136"> 3343</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)                                     </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 3345</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1U &lt;&lt; I2C_ICR_ALERTCF_Pos)             </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 3346</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)                                      </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 3350</a></span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFU &lt;&lt; I2C_PECR_PEC_Pos)               </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac30a300f7bcd680b82263f4059f67a89"> 3351</a></span>&#160;<span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)                                      </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 3355</a></span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFU &lt;&lt; I2C_RXDR_RXDATA_Pos)            </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 3356</a></span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)                                      </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 3360</a></span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFU &lt;&lt; I2C_TXDR_TXDATA_Pos)            </span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6081e174c22df812fca8f244c0671787"> 3361</a></span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)                                              </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3370</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)                      </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3371</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)                                              </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3375</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3376</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b727e7882603df1684cbf230520ca76"> 3377</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0         (0x1U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafba2551b90c68d95c736a116224b473e"> 3378</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1         (0x2U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3379</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2         (0x4U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)                                              </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3383</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)                       </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3384</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)                                              </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e966837f97df9cde2383682f0234a96"> 3388</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1U &lt;&lt; IWDG_SR_PVU_Pos)                         </span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga269bd5618ba773d32275b93be004c554"> 3389</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)                                              </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab984dca55296c6bc7aef24d356909c28"> 3391</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1U &lt;&lt; IWDG_SR_RVU_Pos)                         </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3392</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)                                              </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe"> 3394</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1U &lt;&lt; IWDG_SR_WVU_Pos)                         </span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 3395</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)                                              </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e9f5079599aefad1da9555297ae1f34"> 3399</a></span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFU &lt;&lt; IWDG_WINR_WIN_Pos)                     </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a609548fc74e1d2214de4413081e03d"> 3400</a></span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">/*                          LCD Controller (LCD)                              */</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment">/*******************  Bit definition for LCD_CR register  *********************/</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN_Pos            (0U)                                       </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5af2ae391a32e6106f7a73d24e83dd52"> 3410</a></span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN_Msk            (0x1U &lt;&lt; LCD_CR_LCDEN_Pos)                 </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61abf5d141101dd94334064b4f2d78ed"> 3411</a></span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN                LCD_CR_LCDEN_Msk                           </span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define LCD_CR_VSEL_Pos             (1U)                                       </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f07b7c0ec40b9869908612871824725"> 3413</a></span>&#160;<span class="preprocessor">#define LCD_CR_VSEL_Msk             (0x1U &lt;&lt; LCD_CR_VSEL_Pos)                  </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac92ad348089092948b8730a2cc08eee1"> 3414</a></span>&#160;<span class="preprocessor">#define LCD_CR_VSEL                 LCD_CR_VSEL_Msk                            </span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_Pos             (2U)                                       </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69ed1b16780d0f80ba8510be8ad41f35"> 3417</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_Msk             (0x7U &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc5175fd82ae61247dbd79db4397a794"> 3418</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY                 LCD_CR_DUTY_Msk                            </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11d4d20862251ad5031f83abeff1822d"> 3419</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_0               (0x1U &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga464f4f54856bd3d4127e75c1074a91ba"> 3420</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_1               (0x2U &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf838a811aba1e1d7c85beef3ca1075da"> 3421</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_2               (0x4U &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_Pos             (5U)                                       </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1d0aadb3b0b74e6dac13148b634e42d"> 3424</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_Msk             (0x3U &lt;&lt; LCD_CR_BIAS_Pos)                  </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4397609bc1c4864c0700e598c75896c5"> 3425</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS                 LCD_CR_BIAS_Msk                            </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c"> 3426</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_0               (0x1U &lt;&lt; LCD_CR_BIAS_Pos)                  </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef2acc23783afb145f10a09c0c805d75"> 3427</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_1               (0x2U &lt;&lt; LCD_CR_BIAS_Pos)                  </span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG_Pos          (7U)                                       </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e"> 3430</a></span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG_Msk          (0x1U &lt;&lt; LCD_CR_MUX_SEG_Pos)               </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa000a53825d3b8de33bf5c1175df17d0"> 3431</a></span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG              LCD_CR_MUX_SEG_Msk                         </span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define LCD_CR_BUFEN_Pos            (8U)</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68fb73bc882d8e8436dddc060c8797cf"> 3434</a></span>&#160;<span class="preprocessor">#define LCD_CR_BUFEN_Msk            (0x1U &lt;&lt; LCD_CR_BUFEN_Pos)                 </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaeff7f8027fada7917c43baf2ca9b9b"> 3435</a></span>&#160;<span class="preprocessor">#define LCD_CR_BUFEN                LCD_CR_BUFEN_Msk                           </span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_FCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define LCD_FCR_HD_Pos              (0U)                                       </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa60caae4d2486c7c541386db6c4fd664"> 3439</a></span>&#160;<span class="preprocessor">#define LCD_FCR_HD_Msk              (0x1U &lt;&lt; LCD_FCR_HD_Pos)                   </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb56fb376147906eb7721ce5485fd9bd"> 3440</a></span>&#160;<span class="preprocessor">#define LCD_FCR_HD                  LCD_FCR_HD_Msk                             </span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE_Pos           (1U)                                       </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8998f460920b85637d62c4fd1b5d33e"> 3442</a></span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE_Msk           (0x1U &lt;&lt; LCD_FCR_SOFIE_Pos)                </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf"> 3443</a></span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE               LCD_FCR_SOFIE_Msk                          </span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE_Pos           (3U)                                       </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06f0d83b37471d845c62e5dc105a0890"> 3445</a></span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE_Msk           (0x1U &lt;&lt; LCD_FCR_UDDIE_Pos)                </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad248b9bb8b5c851269efa899c871213d"> 3446</a></span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE               LCD_FCR_UDDIE_Msk                          </span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define LCD_FCR_PON_Pos             (4U)                                       </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac94043398f059f197d619cc5ff3e0220"> 3449</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_Msk             (0x7U &lt;&lt; LCD_FCR_PON_Pos)                  </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88601874331aec2df88db92c766cef7e"> 3450</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON                 LCD_FCR_PON_Msk                            </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6000d35c986e02ad994377ddff7f0116"> 3451</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_0               (0x1U &lt;&lt; LCD_FCR_PON_Pos)                  </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e4b9748e9b5d5fbed815703263cea68"> 3452</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_1               (0x2U &lt;&lt; LCD_FCR_PON_Pos)                  </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77924f460c41623e94426355bcf8c1c5"> 3453</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_2               (0x4U &lt;&lt; LCD_FCR_PON_Pos)                  </span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_Pos            (7U)                                       </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9dd04501758526002cc2fad44ddf9a85"> 3456</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_Msk            (0x7U &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ffc36386c01f57b590e112a9d033a61"> 3457</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD                LCD_FCR_DEAD_Msk                           </span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6eb94c7ac631988791d732096abe0e38"> 3458</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_0              (0x1U &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6"> 3459</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_1              (0x2U &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89db21c68833f67d7ac005f0dcaabea8"> 3460</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_2              (0x4U &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define LCD_FCR_CC_Pos              (10U)                                      </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga148d8e2502cec7ddd7fef261c61584ae"> 3463</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_Msk              (0x7U &lt;&lt; LCD_FCR_CC_Pos)                   </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga983bbe7a0d28e2ec90613ae091c49109"> 3464</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC                  LCD_FCR_CC_Msk                             </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f6e4f982be62b336908e5de428f410e"> 3465</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_0                (0x1U &lt;&lt; LCD_FCR_CC_Pos)                   </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga287da2fa10a3d67624d6ded92093bf01"> 3466</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_1                (0x2U &lt;&lt; LCD_FCR_CC_Pos)                   </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4746b780884c6e8f466e5a1dde2f2837"> 3467</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_2                (0x4U &lt;&lt; LCD_FCR_CC_Pos)                   </span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_Pos          (13U)                                      </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2"> 3470</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_Msk          (0x7U &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c4bce5d67305640a8d581483ff68502"> 3471</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF              LCD_FCR_BLINKF_Msk                         </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e"> 3472</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_0            (0x1U &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e"> 3473</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_1            (0x2U &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaff7dc633b07c2df975ae030cf074391"> 3474</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_2            (0x4U &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_Pos           (16U)                                      </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11bfff7448a7d577afe1d05203dccfaf"> 3477</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_Msk           (0x3U &lt;&lt; LCD_FCR_BLINK_Pos)                </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9"> 3478</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK               LCD_FCR_BLINK_Msk                          </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ab05cab944d6911f3ea12c683c4da9f"> 3479</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_0             (0x1U &lt;&lt; LCD_FCR_BLINK_Pos)                </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989d4e0b019f1ad923e903152d9391de"> 3480</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_1             (0x2U &lt;&lt; LCD_FCR_BLINK_Pos)                </span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define LCD_FCR_DIV_Pos             (18U)                                      </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e922a8476dd1f8729006da4607e8c1c"> 3483</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DIV_Msk             (0xFU &lt;&lt; LCD_FCR_DIV_Pos)                  </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2530d4faede144d475c7ffecac76a064"> 3484</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DIV                 LCD_FCR_DIV_Msk                            </span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define LCD_FCR_PS_Pos              (22U)                                      </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2899710c3e07f288959b5777212561a5"> 3486</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PS_Msk              (0xFU &lt;&lt; LCD_FCR_PS_Pos)                   </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea016a68295da006c27124544d10413f"> 3487</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PS                  LCD_FCR_PS_Msk                             </span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_SR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define LCD_SR_ENS_Pos              (0U)                                       </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1f6537173c9ab9f3af17160c687cd49"> 3491</a></span>&#160;<span class="preprocessor">#define LCD_SR_ENS_Msk              (0x1U &lt;&lt; LCD_SR_ENS_Pos)                   </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c4ee676b44117516e00a1b26dd236c7"> 3492</a></span>&#160;<span class="preprocessor">#define LCD_SR_ENS                  LCD_SR_ENS_Msk                             </span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define LCD_SR_SOF_Pos              (1U)                                       </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09e683a36d941c0b089dc011992aecde"> 3494</a></span>&#160;<span class="preprocessor">#define LCD_SR_SOF_Msk              (0x1U &lt;&lt; LCD_SR_SOF_Pos)                   </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga394cb9312119b288d21c60701706488e"> 3495</a></span>&#160;<span class="preprocessor">#define LCD_SR_SOF                  LCD_SR_SOF_Msk                             </span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define LCD_SR_UDR_Pos              (2U)                                       </span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71ef495a94f446c3b96d950fb722816a"> 3497</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDR_Msk              (0x1U &lt;&lt; LCD_SR_UDR_Pos)                   </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bf114a777bdeb33d47941c1497df317"> 3498</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDR                  LCD_SR_UDR_Msk                             </span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define LCD_SR_UDD_Pos              (3U)                                       </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623"> 3500</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDD_Msk              (0x1U &lt;&lt; LCD_SR_UDD_Pos)                   </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabee96fbee4ff2e98bf625b80b6ab010c"> 3501</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDD                  LCD_SR_UDD_Msk                             </span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define LCD_SR_RDY_Pos              (4U)                                       </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9ca39e5e459804916e9d854616a7972"> 3503</a></span>&#160;<span class="preprocessor">#define LCD_SR_RDY_Msk              (0x1U &lt;&lt; LCD_SR_RDY_Pos)                   </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3d84dae053fd48fa2e262836732d3d9"> 3504</a></span>&#160;<span class="preprocessor">#define LCD_SR_RDY                  LCD_SR_RDY_Msk                             </span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR_Pos            (5U)                                       </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d"> 3506</a></span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR_Msk            (0x1U &lt;&lt; LCD_SR_FCRSR_Pos)                 </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1318e3c0ca61e23fabd6768d3f118b90"> 3507</a></span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR                LCD_SR_FCRSR_Msk                           </span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_CLR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC_Pos            (1U)                                       </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5b1d95f030caac584aefb221303e2b4"> 3511</a></span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC_Msk            (0x1U &lt;&lt; LCD_CLR_SOFC_Pos)                 </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga867e710879aff8343966538f96fa9c90"> 3512</a></span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC                LCD_CLR_SOFC_Msk                           </span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC_Pos            (3U)                                       </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4d414792d400eb27fd4c30b4fb9f394"> 3514</a></span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC_Msk            (0x1U &lt;&lt; LCD_CLR_UDDC_Pos)                 </span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"> 3515</a></span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC                LCD_CLR_UDDC_Msk                           </span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_RAM register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA_Pos    (0U)                                       </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34511e69a9a097a868533514e988e073"> 3519</a></span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA_Msk    (0xFFFFFFFFU &lt;&lt; LCD_RAM_SEGMENT_DATA_Pos)  </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca"> 3520</a></span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA        LCD_RAM_SEGMENT_DATA_Msk                   </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">/*                         Low Power Timer (LPTTIM)                           */</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define LPTIM_ISR_CMPM_Pos          (0U)                                       </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dd7e374f2dc01057c4b2b4a073de293"> 3529</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_CMPM_Msk          (0x1U &lt;&lt; LPTIM_ISR_CMPM_Pos)               </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad268979549e2ab5d4e0227e37964e29"> 3530</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         </span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define LPTIM_ISR_ARRM_Pos          (1U)                                       </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga738f282188e8958763a12993436b396b"> 3532</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_ARRM_Msk          (0x1U &lt;&lt; LPTIM_ISR_ARRM_Pos)               </span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dca1da3466dc935eebf232c120a42f7"> 3533</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Pos       (2U)                                       </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe7231122f4aa937f6e5496f9a375032"> 3535</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Msk       (0x1U &lt;&lt; LPTIM_ISR_EXTTRIG_Pos)            </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d6fe3ef932a42040b0f9530eae1d014"> 3536</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      </span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define LPTIM_ISR_CMPOK_Pos         (3U)                                       </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81"> 3538</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_CMPOK_Msk         (0x1U &lt;&lt; LPTIM_ISR_CMPOK_Pos)              </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870"> 3539</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        </span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define LPTIM_ISR_ARROK_Pos         (4U)                                       </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaaa9e9c0a0295592da0aa99997aa10a"> 3541</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_ARROK_Msk         (0x1U &lt;&lt; LPTIM_ISR_ARROK_Pos)              </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab444687af1f8f9863455191ad061a1d1"> 3542</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        </span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define LPTIM_ISR_UP_Pos            (5U)                                       </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga517db9f5fee8e5be22e9ed9de34338d7"> 3544</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_UP_Msk            (0x1U &lt;&lt; LPTIM_ISR_UP_Pos)                 </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5c22c593384daf21fbf0648c7157609"> 3545</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           </span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define LPTIM_ISR_DOWN_Pos          (6U)                                       </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6924a3b6ec9a7541387f1d40e0726abd"> 3547</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_DOWN_Msk          (0x1U &lt;&lt; LPTIM_ISR_DOWN_Pos)               </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae419eeabea5979ae2658ab6597cb8223"> 3548</a></span>&#160;<span class="preprocessor">#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         </span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define LPTIM_ICR_CMPMCF_Pos        (0U)                                       </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d0e27b84a9db60669043f14f3d89ec8"> 3552</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_CMPMCF_Msk        (0x1U &lt;&lt; LPTIM_ICR_CMPMCF_Pos)             </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1a73f097347bc05382105a527ee7f2e"> 3553</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define LPTIM_ICR_ARRMCF_Pos        (1U)                                       </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7a9b52575f7bb462d282dab0754c0fc"> 3555</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_ARRMCF_Msk        (0x1U &lt;&lt; LPTIM_ICR_ARRMCF_Pos)             </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf43a4be174c9303faef371ec31ab44c"> 3556</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       </span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)                                       </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63"> 3558</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1U &lt;&lt; LPTIM_ICR_EXTTRIGCF_Pos)          </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bdc0939c831c305f180c9d1518b852f"> 3559</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    </span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Pos       (3U)                                       </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3023d4f15c022e8a57d9d499423efbd6"> 3561</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Msk       (0x1U &lt;&lt; LPTIM_ICR_CMPOKCF_Pos)            </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d"> 3562</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      </span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define LPTIM_ICR_ARROKCF_Pos       (4U)                                       </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46450f790d87d73e5159faeecd99d226"> 3564</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_ARROKCF_Msk       (0x1U &lt;&lt; LPTIM_ICR_ARROKCF_Pos)            </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e0e5526e60b99a2a4958145207bff7d"> 3565</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      </span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define LPTIM_ICR_UPCF_Pos          (5U)                                       </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d"> 3567</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_UPCF_Msk          (0x1U &lt;&lt; LPTIM_ICR_UPCF_Pos)               </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94cea7a7a350f428dc1255dd6d143969"> 3568</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         </span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define LPTIM_ICR_DOWNCF_Pos        (6U)                                       </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73"> 3570</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_DOWNCF_Msk        (0x1U &lt;&lt; LPTIM_ICR_DOWNCF_Pos)             </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7d337943cd5849f0b67df2bae113ffe"> 3571</a></span>&#160;<span class="preprocessor">#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       </span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define LPTIM_IER_CMPMIE_Pos        (0U)                                       </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4ab547325c45d174b52dab47fb10ae3"> 3575</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_CMPMIE_Msk        (0x1U &lt;&lt; LPTIM_IER_CMPMIE_Pos)             </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84f1c6ec830c564596756452fac0f057"> 3576</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       </span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define LPTIM_IER_ARRMIE_Pos        (1U)                                       </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6521147a135322a518bbf0bf60c394d"> 3578</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_ARRMIE_Msk        (0x1U &lt;&lt; LPTIM_IER_ARRMIE_Pos)             </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabddf28358beda70d5cabb8bbd2f7acd7"> 3579</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       </span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Pos     (2U)                                       </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56"> 3581</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Msk     (0x1U &lt;&lt; LPTIM_IER_EXTTRIGIE_Pos)          </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e2214a5cacaee65aa8487788edac8d1"> 3582</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    </span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define LPTIM_IER_CMPOKIE_Pos       (3U)                                       </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50650b47231f11edf550ffcbc0c510a7"> 3584</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_CMPOKIE_Msk       (0x1U &lt;&lt; LPTIM_IER_CMPOKIE_Pos)            </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac117a13cff0f470f7e9645e479301684"> 3585</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      </span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define LPTIM_IER_ARROKIE_Pos       (4U)                                       </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac72d70b2dafa3445301ce2907ba39b3"> 3587</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_ARROKIE_Msk       (0x1U &lt;&lt; LPTIM_IER_ARROKIE_Pos)            </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e16757ed47e0ee03238f7ac41f54119"> 3588</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      </span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define LPTIM_IER_UPIE_Pos          (5U)                                       </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga647df93a691567bdda645f15e5dbf0b3"> 3590</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_UPIE_Msk          (0x1U &lt;&lt; LPTIM_IER_UPIE_Pos)               </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f4fea67fb509ddc013229335c241211"> 3591</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         </span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define LPTIM_IER_DOWNIE_Pos        (6U)                                       </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf0d38445df80d079702aae01174e30"> 3593</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_DOWNIE_Msk        (0x1U &lt;&lt; LPTIM_IER_DOWNIE_Pos)             </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4"> 3594</a></span>&#160;<span class="preprocessor">#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       </span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKSEL_Pos        (0U)                                       </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f72372ea98b1648628c895894c613a2"> 3598</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKSEL_Msk        (0x1U &lt;&lt; LPTIM_CFGR_CKSEL_Pos)             </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae51756ab9cdc0e908f6f272ccc3e221a"> 3599</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       </span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKPOL_Pos        (1U)                                       </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47dbd26a12c5443fd0955647b4d39a93"> 3602</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKPOL_Msk        (0x3U &lt;&lt; LPTIM_CFGR_CKPOL_Pos)             </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b93ee347b6a137a97020e71fe2a44ff"> 3603</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6779ec640b23cf833dd2105b8a220af5"> 3604</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKPOL_0          (0x1U &lt;&lt; LPTIM_CFGR_CKPOL_Pos)             </span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad084d831c97bad9c75bc5fb870f4c605"> 3605</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKPOL_1          (0x2U &lt;&lt; LPTIM_CFGR_CKPOL_Pos)             </span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKFLT_Pos        (3U)                                       </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff87664b8380f74d415c408fac75d8ef"> 3608</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKFLT_Msk        (0x3U &lt;&lt; LPTIM_CFGR_CKFLT_Pos)             </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga967fdd5160e383d5740de6c393ae76a5"> 3609</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       </span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d8880e8aa2748a1c125bb93711f764d"> 3610</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKFLT_0          (0x1U &lt;&lt; LPTIM_CFGR_CKFLT_Pos)             </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafbe9abc3d0f44a37db62172a80afdb9"> 3611</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_CKFLT_1          (0x2U &lt;&lt; LPTIM_CFGR_CKFLT_Pos)             </span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Pos       (6U)                                       </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"> 3614</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Msk       (0x3U &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)            </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"> 3615</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      </span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d"> 3616</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRGFLT_0         (0x1U &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)            </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga014ecb2c212432123a6ee2a01dfc4cce"> 3617</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRGFLT_1         (0x2U &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)            </span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRESC_Pos        (9U)                                       </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadae330680ff9e06c3d69b55523ad85e5"> 3620</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRESC_Msk        (0x7U &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd72b0a5dbce113393e4d367b49f5d0c"> 3621</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf54ff2bff54f5ff370979c5310f60c16"> 3622</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRESC_0          (0x1U &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a"> 3623</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRESC_1          (0x2U &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga703c870efbbe78646002653cf2333a74"> 3624</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRESC_2          (0x4U &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Pos      (13U)                                      </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga206eab17762f56791b93d8c3ec9c5f15"> 3627</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Msk      (0x7U &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga519aa19bd79204f1eb94a1d378655634"> 3628</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268e349e4278ec2f405603d1bc82eb2d"> 3629</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_0        (0x1U &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8c3ef431ee899309d6a8b518fc8af88"> 3630</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_1        (0x2U &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3470980d3523263818a124f1642fbbdc"> 3631</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_2        (0x4U &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Pos       (17U)                                      </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d"> 3634</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Msk       (0x3U &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)            </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4"> 3635</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f"> 3636</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGEN_0         (0x1U &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)            </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga533f47720800bf4619d3f576043b6ce9"> 3637</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TRIGEN_1         (0x2U &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)            </span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Pos       (19U)                                      </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9f05dd8291e7351c085cf9fc2549c76"> 3640</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Msk       (0x1U &lt;&lt; LPTIM_CFGR_TIMOUT_Pos)            </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da"> 3641</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      </span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_WAVE_Pos         (20U)                                      </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacab9d7a59b17326ad6cedabb70c0faf3"> 3643</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_WAVE_Msk         (0x1U &lt;&lt; LPTIM_CFGR_WAVE_Pos)              </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21d04d4b6c31e68728a6c515aa36571c"> 3644</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        </span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Pos       (21U)                                      </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7"> 3646</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Msk       (0x1U &lt;&lt; LPTIM_CFGR_WAVPOL_Pos)            </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf953b0b77f31228a0ddac549eb0b470e"> 3647</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      </span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Pos      (22U)                                      </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77ab0c368193e5c00b8961d10f4c9e51"> 3649</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Msk      (0x1U &lt;&lt; LPTIM_CFGR_PRELOAD_Pos)           </span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5dc1fa00988177012c9cb933e50db5d"> 3650</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     </span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Pos    (23U)                                      </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga347fd1dcb47397008e30d1c1f371361a"> 3652</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Msk    (0x1U &lt;&lt; LPTIM_CFGR_COUNTMODE_Pos)         </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0"> 3653</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   </span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define LPTIM_CFGR_ENC_Pos          (24U)                                      </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27f19afb5440831244036ec045d842ab"> 3655</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_ENC_Msk          (0x1U &lt;&lt; LPTIM_CFGR_ENC_Pos)               </span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd13a5203732ee6743bf9025ad9f9172"> 3656</a></span>&#160;<span class="preprocessor">#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define LPTIM_CR_ENABLE_Pos         (0U)                                       </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bf077af8a00be1e670e37294915fd2a"> 3660</a></span>&#160;<span class="preprocessor">#define LPTIM_CR_ENABLE_Msk         (0x1U &lt;&lt; LPTIM_CR_ENABLE_Pos)              </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1f4b2d79870055c5c7b622a301ad73"> 3661</a></span>&#160;<span class="preprocessor">#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        </span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define LPTIM_CR_SNGSTRT_Pos        (1U)                                       </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9c4bdf05747cce9157336fa8399b7e8"> 3663</a></span>&#160;<span class="preprocessor">#define LPTIM_CR_SNGSTRT_Msk        (0x1U &lt;&lt; LPTIM_CR_SNGSTRT_Pos)             </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0c59145554d8bfa0d636f225a932514"> 3664</a></span>&#160;<span class="preprocessor">#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       </span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define LPTIM_CR_CNTSTRT_Pos        (2U)                                       </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa04b4aa158a5189ff3981bcccb9756e1"> 3666</a></span>&#160;<span class="preprocessor">#define LPTIM_CR_CNTSTRT_Msk        (0x1U &lt;&lt; LPTIM_CR_CNTSTRT_Pos)             </span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8912f46b6f529d6c632ad2de408ff3"> 3667</a></span>&#160;<span class="preprocessor">#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       </span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define LPTIM_CMP_CMP_Pos           (0U)                                       </span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d9327679862c756efafdbb860dcb394"> 3671</a></span>&#160;<span class="preprocessor">#define LPTIM_CMP_CMP_Msk           (0xFFFFU &lt;&lt; LPTIM_CMP_CMP_Pos)             </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e0da614536f546b3420c0801d6df70f"> 3672</a></span>&#160;<span class="preprocessor">#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define LPTIM_ARR_ARR_Pos           (0U)                                       </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c5a1383d56848f5030c2c2557f8621a"> 3676</a></span>&#160;<span class="preprocessor">#define LPTIM_ARR_ARR_Msk           (0xFFFFU &lt;&lt; LPTIM_ARR_ARR_Pos)             </span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac708b2613ec085499446b969b89e90eb"> 3677</a></span>&#160;<span class="preprocessor">#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          </span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define LPTIM_CNT_CNT_Pos           (0U)                                       </span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf423bd32750bf9bda6194a024f9815b8"> 3681</a></span>&#160;<span class="preprocessor">#define LPTIM_CNT_CNT_Msk           (0xFFFFU &lt;&lt; LPTIM_CNT_CNT_Pos)             </span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3b069fc9f9436dbc473cee09bb67aae"> 3682</a></span>&#160;<span class="preprocessor">#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          </span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">/*                            MIFARE   Firewall                               */</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">/*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register */</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define FW_CSSA_ADD_Pos      (8U)                                              </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd76599403cff4092a2db15bdbe930d9"> 3692</a></span>&#160;<span class="preprocessor">#define FW_CSSA_ADD_Msk      (0xFFFFU &lt;&lt; FW_CSSA_ADD_Pos)                      </span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21f4723f86ff84442046517a54437639"> 3693</a></span>&#160;<span class="preprocessor">#define FW_CSSA_ADD          FW_CSSA_ADD_Msk                                   </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define FW_CSL_LENG_Pos      (8U)                                              </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5612a40539468c9ccaff50382e13b0c3"> 3695</a></span>&#160;<span class="preprocessor">#define FW_CSL_LENG_Msk      (0x3FFFU &lt;&lt; FW_CSL_LENG_Pos)                      </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31fa33488e9d95973ccbc4eed189c7da"> 3696</a></span>&#160;<span class="preprocessor">#define FW_CSL_LENG          FW_CSL_LENG_Msk                                   </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define FW_NVDSSA_ADD_Pos    (8U)                                              </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd2668d487f9c5e6ab9fb44f833ddd46"> 3698</a></span>&#160;<span class="preprocessor">#define FW_NVDSSA_ADD_Msk    (0xFFFFU &lt;&lt; FW_NVDSSA_ADD_Pos)                    </span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3413ee3df412954486f9429fc0b9820"> 3699</a></span>&#160;<span class="preprocessor">#define FW_NVDSSA_ADD        FW_NVDSSA_ADD_Msk                                 </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define FW_NVDSL_LENG_Pos    (8U)                                              </span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3745d001d846403c2a491d2b141f4de4"> 3701</a></span>&#160;<span class="preprocessor">#define FW_NVDSL_LENG_Msk    (0x3FFFU &lt;&lt; FW_NVDSL_LENG_Pos)                    </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3531efff755105e7b1992f05557132a"> 3702</a></span>&#160;<span class="preprocessor">#define FW_NVDSL_LENG        FW_NVDSL_LENG_Msk                                 </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define FW_VDSSA_ADD_Pos     (6U)                                              </span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9425663b205d3d185c17406d9f09315b"> 3704</a></span>&#160;<span class="preprocessor">#define FW_VDSSA_ADD_Msk     (0x3FFU &lt;&lt; FW_VDSSA_ADD_Pos)                      </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ad4f892b670f2021050179741e204e8"> 3705</a></span>&#160;<span class="preprocessor">#define FW_VDSSA_ADD         FW_VDSSA_ADD_Msk                                  </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define FW_VDSL_LENG_Pos     (6U)                                              </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8214361d14e7aee21e6476dbdde09891"> 3707</a></span>&#160;<span class="preprocessor">#define FW_VDSL_LENG_Msk     (0x3FFU &lt;&lt; FW_VDSL_LENG_Pos)                      </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45b705b1fb809a0dad406ec93e0b4f03"> 3708</a></span>&#160;<span class="preprocessor">#define FW_VDSL_LENG         FW_VDSL_LENG_Msk                                  </span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************Bit definition for CR register *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define FW_CR_FPA_Pos        (0U)                                              </span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c98a71d65c8fa3d76eda9ef53d38fd8"> 3712</a></span>&#160;<span class="preprocessor">#define FW_CR_FPA_Msk        (0x1U &lt;&lt; FW_CR_FPA_Pos)                           </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79ac72c1481916d4563c5f96c8f74add"> 3713</a></span>&#160;<span class="preprocessor">#define FW_CR_FPA            FW_CR_FPA_Msk                                     </span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define FW_CR_VDS_Pos        (1U)                                              </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga126091e997fe3e2ce864d8120ed12982"> 3715</a></span>&#160;<span class="preprocessor">#define FW_CR_VDS_Msk        (0x1U &lt;&lt; FW_CR_VDS_Pos)                           </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f452419d99466427cf33e1db878f21b"> 3716</a></span>&#160;<span class="preprocessor">#define FW_CR_VDS            FW_CR_VDS_Msk                                     </span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define FW_CR_VDE_Pos        (2U)                                              </span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga160c08aaa9164059d8967defa6f6bc59"> 3718</a></span>&#160;<span class="preprocessor">#define FW_CR_VDE_Msk        (0x1U &lt;&lt; FW_CR_VDE_Pos)                           </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e816a182be558f130651f8697c70266"> 3719</a></span>&#160;<span class="preprocessor">#define FW_CR_VDE            FW_CR_VDE_Msk                                     </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/*                          Power Control (PWR)                               */</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29c7e57464628cad24d7ee708fcc3065"> 3727</a></span>&#160;<span class="preprocessor">#define PWR_PVD_SUPPORT                     </span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define PWR_CR_LPSDSR_Pos          (0U)                                        </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d"> 3731</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPSDSR_Msk          (0x1U &lt;&lt; PWR_CR_LPSDSR_Pos)                 </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79"> 3732</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPSDSR              PWR_CR_LPSDSR_Msk                           </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos            (1U)                                        </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc8e1dc6252707c24412500e6695fd05"> 3734</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk            (0x1U &lt;&lt; PWR_CR_PDDS_Pos)                   </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115"> 3735</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                PWR_CR_PDDS_Msk                             </span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos            (2U)                                        </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 3737</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk            (0x1U &lt;&lt; PWR_CR_CWUF_Pos)                   </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7"> 3738</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                PWR_CR_CWUF_Msk                             </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos            (3U)                                        </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 3740</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk            (0x1U &lt;&lt; PWR_CR_CSBF_Pos)                   </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 3741</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                PWR_CR_CSBF_Msk                             </span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos            (4U)                                        </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f556d56181a41dc59ba75be574155ad"> 3743</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk            (0x1U &lt;&lt; PWR_CR_PVDE_Pos)                   </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 3744</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE                PWR_CR_PVDE_Msk                             </span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos             (5U)                                        </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 3747</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk             (0x7U &lt;&lt; PWR_CR_PLS_Pos)                    </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 3748</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS                 PWR_CR_PLS_Msk                              </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e"> 3749</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0               (0x1U &lt;&lt; PWR_CR_PLS_Pos)                    </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623"> 3750</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1               (0x2U &lt;&lt; PWR_CR_PLS_Pos)                    </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 3751</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2               (0x4U &lt;&lt; PWR_CR_PLS_Pos)                    </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216"> 3754</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0            (0x00000000U)                               </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 3755</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1            (0x00000020U)                               </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 3756</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2            (0x00000040U)                               </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174"> 3757</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3            (0x00000060U)                               </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 3758</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4            (0x00000080U)                               </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 3759</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5            (0x000000A0U)                               </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 3760</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6            (0x000000C0U)                               </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 3761</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7            (0x000000E0U)                               </span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos             (8U)                                        </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 3764</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk             (0x1U &lt;&lt; PWR_CR_DBP_Pos)                    </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 3765</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP                 PWR_CR_DBP_Msk                              </span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define PWR_CR_ULP_Pos             (9U)                                        </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada208d05e2cdcb1b1a608d013d49ba0d"> 3767</a></span>&#160;<span class="preprocessor">#define PWR_CR_ULP_Msk             (0x1U &lt;&lt; PWR_CR_ULP_Pos)                    </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14c19c1188ed2c42acbdba5759bc5e03"> 3768</a></span>&#160;<span class="preprocessor">#define PWR_CR_ULP                 PWR_CR_ULP_Msk                              </span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define PWR_CR_FWU_Pos             (10U)                                       </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bf075123967b4067af65321e8f6fcde"> 3770</a></span>&#160;<span class="preprocessor">#define PWR_CR_FWU_Msk             (0x1U &lt;&lt; PWR_CR_FWU_Pos)                    </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga282ffe109edf2466c2a563784a591ec8"> 3771</a></span>&#160;<span class="preprocessor">#define PWR_CR_FWU                 PWR_CR_FWU_Msk                              </span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Pos             (11U)                                       </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 3774</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Msk             (0x3U &lt;&lt; PWR_CR_VOS_Pos)                    </span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 3775</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS                 PWR_CR_VOS_Msk                              </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 3776</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_0               (0x1U &lt;&lt; PWR_CR_VOS_Pos)                    </span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 3777</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_1               (0x2U &lt;&lt; PWR_CR_VOS_Pos)                    </span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define PWR_CR_DSEEKOFF_Pos        (13U)                                       </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae73ad34145e9d1a2bb97d949d5957906"> 3779</a></span>&#160;<span class="preprocessor">#define PWR_CR_DSEEKOFF_Msk        (0x1U &lt;&lt; PWR_CR_DSEEKOFF_Pos)               </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13f0b6b06cf08458ec12cbf4a0438026"> 3780</a></span>&#160;<span class="preprocessor">#define PWR_CR_DSEEKOFF            PWR_CR_DSEEKOFF_Msk                         </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define PWR_CR_LPRUN_Pos           (14U)                                       </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48a54c8f7821f0b33468c0d63acb22de"> 3782</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPRUN_Msk           (0x1U &lt;&lt; PWR_CR_LPRUN_Pos)                  </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad420341e83bf995a581a42b49511e2ad"> 3783</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPRUN               PWR_CR_LPRUN_Msk                            </span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos            (0U)                                        </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga506641083e85de1202465b9be1712c24"> 3787</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk            (0x1U &lt;&lt; PWR_CSR_WUF_Pos)                   </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 3788</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                PWR_CSR_WUF_Msk                             </span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos            (1U)                                        </span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 3790</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk            (0x1U &lt;&lt; PWR_CSR_SBF_Pos)                   </span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 3791</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                PWR_CSR_SBF_Msk                             </span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos           (2U)                                        </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 3793</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk           (0x1U &lt;&lt; PWR_CSR_PVDO_Pos)                  </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 3794</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO               PWR_CSR_PVDO_Msk                            </span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Pos    (3U)                                        </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6c0b11aa440fde1b83d709638e03aca"> 3796</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Msk    (0x1U &lt;&lt; PWR_CSR_VREFINTRDYF_Pos)           </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba"> 3797</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF        PWR_CSR_VREFINTRDYF_Msk                     </span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define PWR_CSR_VOSF_Pos           (4U)                                        </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31f26ee3376a5cb11223b053e3b16ff3"> 3799</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSF_Msk           (0x1U &lt;&lt; PWR_CSR_VOSF_Pos)                  </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga760e9fa30782fc54fec0b0f886eda0f1"> 3800</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSF               PWR_CSR_VOSF_Msk                            </span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define PWR_CSR_REGLPF_Pos         (5U)                                        </span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0b440521c6402dd58e8e2ea0be4489f"> 3802</a></span>&#160;<span class="preprocessor">#define PWR_CSR_REGLPF_Msk         (0x1U &lt;&lt; PWR_CSR_REGLPF_Pos)                </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb4741c79606f7fde43e2b88113053d7"> 3803</a></span>&#160;<span class="preprocessor">#define PWR_CSR_REGLPF             PWR_CSR_REGLPF_Msk                          </span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos          (8U)                                        </span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 3806</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)                 </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 3807</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1              PWR_CSR_EWUP1_Msk                           </span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos          (9U)                                        </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 3809</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)                 </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 3810</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2              PWR_CSR_EWUP2_Msk                           </span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Pos          (10U)                                       </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8"> 3812</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP3_Pos)                 </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 3813</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3              PWR_CSR_EWUP3_Msk                           </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga694f4c1b00e10de4b644388e084482ab"> 3821</a></span>&#160;<span class="preprocessor">#define RCC_HSI48_SUPPORT           </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9b9dbaf5ec725482b6d1f24cd02f86d"> 3822</a></span>&#160;<span class="preprocessor">#define RCC_HSECSS_SUPPORT          </span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                 (0U)                                  </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 3826</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                 (0x1U &lt;&lt; RCC_CR_HSION_Pos)            </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 3827</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      </span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define RCC_CR_HSIKERON_Pos              (1U)                                  </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga082ffaaa797e5be06892b682090c5366"> 3829</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIKERON_Msk              (0x1U &lt;&lt; RCC_CR_HSIKERON_Pos)         </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0"> 3830</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   </span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                (2U)                                  </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55c613573a83b8399c228dca39063947"> 3832</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                (0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)           </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 3833</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     </span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIVEN_Pos              (3U)                                  </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d45e8b3e6e3ac376fa37e6eb12e083"> 3835</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIVEN_Msk              (0x1U &lt;&lt; RCC_CR_HSIDIVEN_Pos)         </span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5049064ed422f970fef78fb38f26cfbc"> 3836</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIVEN                  RCC_CR_HSIDIVEN_Msk                   </span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIVF_Pos               (4U)                                  </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba91231bbfa2e24b20ec5912615f66c3"> 3838</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIVF_Msk               (0x1U &lt;&lt; RCC_CR_HSIDIVF_Pos)          </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4"> 3839</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIVF                   RCC_CR_HSIDIVF_Msk                    </span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define RCC_CR_HSIOUTEN_Pos              (5U)                                  </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a162f902dec5df99a49514c91805edf"> 3841</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIOUTEN_Msk              (0x1U &lt;&lt; RCC_CR_HSIOUTEN_Pos)         </span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac049bc4d37d37802f71adf32a9c89526"> 3842</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIOUTEN                  RCC_CR_HSIOUTEN_Msk                   </span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define RCC_CR_MSION_Pos                 (8U)                                  </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6678f6988653901c00f542758b70b29"> 3844</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION_Msk                 (0x1U &lt;&lt; RCC_CR_MSION_Pos)            </span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee09fff7bffaaabc64d99627f2249795"> 3845</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION                     RCC_CR_MSION_Msk                      </span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY_Pos                (9U)                                  </span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27836f21843376e52e2cbadcf0afa162"> 3847</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY_Msk                (0x1U &lt;&lt; RCC_CR_MSIRDY_Pos)           </span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac38ef564d136d79b5e22b564db8d2b07"> 3848</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY                    RCC_CR_MSIRDY_Msk                     </span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                 (16U)                                 </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 3850</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                 (0x1U &lt;&lt; RCC_CR_HSEON_Pos)            </span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 3851</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      </span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                (17U)                                 </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 3853</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                (0x1U &lt;&lt; RCC_CR_HSERDY_Pos)           </span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 3854</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     </span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                (18U)                                 </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 3856</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                (0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)           </span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3288090671af5a959aae4d7f7696d55"> 3857</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     </span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define RCC_CR_CSSHSEON_Pos              (19U)                                 </span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed5ff7b33b2b95eac9d239907118f64e"> 3859</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSHSEON_Msk              (0x1U &lt;&lt; RCC_CR_CSSHSEON_Pos)         </span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac82238a861d7c3fb32a66b060216c2d3"> 3860</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSHSEON                  RCC_CR_CSSHSEON_Msk                   </span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_Pos                (20U)                                 </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61e0c26131c2045a2e7b21ce43dd2874"> 3862</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_Msk                (0x3U &lt;&lt; RCC_CR_RTCPRE_Pos)           </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5cb8ce29ab0c579e788999c96f34db3"> 3863</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE                    RCC_CR_RTCPRE_Msk                     </span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff"> 3864</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_0                  (0x1U &lt;&lt; RCC_CR_RTCPRE_Pos)           </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97b08bda72e10784ae37f72f48da6829"> 3865</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_1                  (0x2U &lt;&lt; RCC_CR_RTCPRE_Pos)           </span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                 (24U)                                 </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 3867</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                 (0x1U &lt;&lt; RCC_CR_PLLON_Pos)            </span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 3868</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      </span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                (25U)                                 </span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 3870</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                (0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)           </span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 3871</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     </span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON     RCC_CR_CSSHSEON</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/********************  Bit definition for RCC_ICSCR register  *****************/</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos             (0U)                                  </span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 3878</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk             (0xFFU &lt;&lt; RCC_ICSCR_HSICAL_Pos)       </span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 3879</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  </span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos            (8U)                                  </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 3881</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk            (0x1FU &lt;&lt; RCC_ICSCR_HSITRIM_Pos)      </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804"> 3882</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 </span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_Pos           (13U)                                 </span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1"> 3885</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_Msk           (0x7U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga015acd05a0c052e05e5ad6c32c442232"> 3886</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE               RCC_ICSCR_MSIRANGE_Msk                </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ec7422168fd486c1a0031116f9acd93"> 3887</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_0             (0x0U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8"> 3888</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1             (0x1U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48527b1ba8d8f88073a34f5af4c7557d"> 3889</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2             (0x2U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bc6acbe6b593a22910be5202ea8f920"> 3890</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_3             (0x3U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7"> 3891</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_4             (0x4U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30480b94b74b9f8264617059baa16786"> 3892</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_5             (0x5U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2179594652f94a2b51e13559612e5ea"> 3893</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_6             (0x6U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL_Pos             (16U)                                 </span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefe30dc896a8551c02e495dddf4a2850"> 3895</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL_Msk             (0xFFU &lt;&lt; RCC_ICSCR_MSICAL_Pos)       </span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae18406d77831ffad4799394913ca472c"> 3896</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL                 RCC_ICSCR_MSICAL_Msk                  </span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_Pos            (24U)                                 </span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdd6049e7fb74d1fb11b66274ba68b60"> 3898</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_Msk            (0xFFU &lt;&lt; RCC_ICSCR_MSITRIM_Pos)      </span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6"> 3899</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM                RCC_ICSCR_MSITRIM_Msk                 </span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CRRCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48ON_Pos            (0U)                                  </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62722293e5940d260ffa091864b8bcbe"> 3903</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48ON_Msk            (0x1U &lt;&lt; RCC_CRRCR_HSI48ON_Pos)       </span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20addbd1cf09917e081bd3cb0280c41e"> 3904</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48ON                RCC_CRRCR_HSI48ON_Msk                 </span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Pos           (1U)                                  </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b8794988ac31e33677677b6c0267137"> 3906</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Msk           (0x1U &lt;&lt; RCC_CRRCR_HSI48RDY_Pos)      </span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab72447408a3717dfabcde1f577d336f3"> 3907</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48RDY               RCC_CRRCR_HSI48RDY_Msk                </span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48DIV6OUTEN_Pos     (2U)                                  </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadafced8ceab6d6b4a7832b7eb3bf138b"> 3909</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48DIV6OUTEN_Msk     (0x1U &lt;&lt; RCC_CRRCR_HSI48DIV6OUTEN_Pos) </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84d08fc7ed8d64be82f4a194ba4ac1f8"> 3910</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48DIV6OUTEN         RCC_CRRCR_HSI48DIV6OUTEN_Msk          </span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Pos           (8U)                                  </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4b1e4e58ad40bf255aa74417116057c"> 3912</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Msk           (0xFFU &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)     </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138"> 3913</a></span>&#160;<span class="preprocessor">#define RCC_CRRCR_HSI48CAL               RCC_CRRCR_HSI48CAL_Msk                </span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 3917</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)                              </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 3918</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3U &lt;&lt; RCC_CFGR_SW_Pos)         </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 3919</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 3920</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1U &lt;&lt; RCC_CFGR_SW_Pos)         </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 3921</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2U &lt;&lt; RCC_CFGR_SW_Pos)         </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf76678c7a8f1366e115dbdd95e3568eb"> 3923</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_MSI                      (0x00000000U)                     </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 3924</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                      (0x00000001U)                     </span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb563f217242d969f4355d0818fde705"> 3925</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                      (0x00000002U)                     </span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 3926</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                      (0x00000003U)                     </span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)                              </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 3930</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3U &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9"> 3931</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eae59112c51def51979e31e8695b39f"> 3932</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1U &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad3a5718999d7259f216137a23c2a379"> 3933</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2U &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab22f5fe5aca788772b1596d5155628c5"> 3935</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_MSI                     (0x00000000U)                     </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 3936</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                     (0x00000004U)                     </span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae09a0202f441c1a43e69c62331d50a08"> 3937</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                     (0x00000008U)                     </span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 3938</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                     (0x0000000CU)                     </span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)                              </span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 3942</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea"> 3943</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 3944</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 3945</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 3946</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a1180512cc5f3dde7895040a9037286"> 3947</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 3949</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                   (0x00000000U)                     </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 3950</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                   (0x00000080U)                     </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 3951</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                   (0x00000090U)                     </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 3952</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                   (0x000000A0U)                     </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 3953</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                  (0x000000B0U)                     </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 3954</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                  (0x000000C0U)                     </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 3955</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                 (0x000000D0U)                     </span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga089930cedd5b2cb201e717438f29d25b"> 3956</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                 (0x000000E0U)                     </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 3957</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                 (0x000000F0U)                     </span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)                              </span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 3961</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7U &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 3962</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d37c20686faa340a77021117f5908b7"> 3963</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1U &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 3964</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2U &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 3965</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4U &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 3967</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                  (0x00000000U)                     </span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 3968</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                  (0x00000400U)                     </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 3969</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                  (0x00000500U)                     </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 3970</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                  (0x00000600U)                     </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 3971</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                 (0x00000700U)                     </span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)                             </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 3975</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7U &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 3976</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 3977</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1U &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 3978</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2U &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9adc802687eab5b6ece99a20793219db"> 3979</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4U &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga247aebf1999a38ea07785558d277bb1a"> 3981</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                  (0x00000000U)                     </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 3982</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                  (0x00002000U)                     </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 3983</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                  (0x00002800U)                     </span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 3984</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                  (0x00003000U)                     </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 3985</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                 (0x00003800U)                     </span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define RCC_CFGR_STOPWUCK_Pos                (15U)                             </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6143e405db23a48628ba159ca1bae0e5"> 3988</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_STOPWUCK_Msk                (0x1U &lt;&lt; RCC_CFGR_STOPWUCK_Pos)   </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga623e4f1eb613f4793d3d500c1cfd746a"> 3989</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_STOPWUCK                    RCC_CFGR_STOPWUCK_Msk             </span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                  (16U)                             </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 3993</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                  (0x1U &lt;&lt; RCC_CFGR_PLLSRC_Pos)     </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 3994</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                      RCC_CFGR_PLLSRC_Msk               </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga915304a210fe2681353f5c201b66fb6b"> 3996</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI                  (0x00000000U)                     </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fd58409765f79b08b2b5d86a2c322f4"> 3997</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE                  (0x00010000U)                     </span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos                  (18U)                             </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53dbf923987ff88fcd4e823c4ff75c65"> 4002</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk                  (0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309"> 4003</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL                      RCC_CFGR_PLLMUL_Msk               </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00db50b9aedde139842945837323fef3"> 4004</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0                    (0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5071ad49eba8116a452455050a45e393"> 4005</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_1                    (0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf"> 4006</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_2                    (0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 4007</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_3                    (0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga599cf14f159345374d91a96e645b105b"> 4009</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL3                     (0x00000000U)                     </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 4010</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL4                     (0x00040000U)                     </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 4011</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL6                     (0x00080000U)                     </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 4012</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL8                     (0x000C0000U)                     </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 4013</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL12                    (0x00100000U)                     </span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1ef5de15a26513ab208a48a21f8aa58"> 4014</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL16                    (0x00140000U)                     </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39af78af8145dd94a065426e8c9f9675"> 4015</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL24                    (0x00180000U)                     </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4"> 4016</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL32                    (0x001C0000U)                     </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga597063f54fb43db439f8548305154df5"> 4017</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL48                    (0x00200000U)                     </span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_Pos                  (22U)                             </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24417b7d705119dcaf6967d261fda12e"> 4021</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_Msk                  (0x3U &lt;&lt; RCC_CFGR_PLLDIV_Pos)     </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6d1731e7b6bfda6962dcef892cfdede"> 4022</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV                      RCC_CFGR_PLLDIV_Msk               </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a"> 4023</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_0                    (0x1U &lt;&lt; RCC_CFGR_PLLDIV_Pos)     </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64ee8e8910329d35452238804532448b"> 4024</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_1                    (0x2U &lt;&lt; RCC_CFGR_PLLDIV_Pos)     </span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV2_Pos                 (22U)                             </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1"> 4027</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV2_Msk                 (0x1U &lt;&lt; RCC_CFGR_PLLDIV2_Pos)    </span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0b498f4f0ec257aa80334e622046f0"> 4028</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV2                     RCC_CFGR_PLLDIV2_Msk              </span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV3_Pos                 (23U)                             </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5c17beff56e6296eba1e35f3724f232"> 4030</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV3_Msk                 (0x1U &lt;&lt; RCC_CFGR_PLLDIV3_Pos)    </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32"> 4031</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV3                     RCC_CFGR_PLLDIV3_Msk              </span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV4_Pos                 (22U)                             </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85ed48f6e0b7dcb208254e827809b3ca"> 4033</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV4_Msk                 (0x3U &lt;&lt; RCC_CFGR_PLLDIV4_Pos)    </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga287acb80daf1c57a41971a9a25beff81"> 4034</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV4                     RCC_CFGR_PLLDIV4_Msk              </span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos                  (24U)                             </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67461a9427595f48765650366e57574b"> 4038</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk                  (0xFU &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76304e842d0244575776a28f82cafcfd"> 4039</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCOSEL_Msk               </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab02d2500aaedb40c512793f8c38290a9"> 4040</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    (0x1U &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 4041</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    (0x2U &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 4042</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    (0x4U &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2ea37574c4ff4551a32baa511c9a794"> 4043</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_3                    (0x8U &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b"> 4045</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK              (0x00000000U)                     </span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_Pos           (24U)                             </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa47711944edbbfabbc5259a25ae78f04"> 4047</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_Msk           (0x1U &lt;&lt; RCC_CFGR_MCOSEL_SYSCLK_Pos) </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga534d3a388ad57c61703e978f18cb54fc"> 4048</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCOSEL_SYSCLK_Msk        </span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_Pos              (25U)                             </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f19f426f58ff16ca1b67cc9c6972564"> 4050</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_Msk              (0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSI_Pos) </span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07eccf5b223ad070f5a3e92fc001d19f"> 4051</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCOSEL_HSI_Msk           </span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_Pos              (24U)                             </span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8a072365eff757f2c0430e417dff1fc"> 4053</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_Msk              (0x3U &lt;&lt; RCC_CFGR_MCOSEL_MSI_Pos) </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3721750ce7da3a4881b749aa5c758027"> 4054</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI                  RCC_CFGR_MCOSEL_MSI_Msk           </span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_Pos              (26U)                             </span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeb0ada86d1d067ab83326d81a06fc5f"> 4056</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_Msk              (0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSE_Pos) </span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1"> 4057</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCOSEL_HSE_Msk           </span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_Pos              (24U)                             </span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677"> 4059</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_Msk              (0x5U &lt;&lt; RCC_CFGR_MCOSEL_PLL_Pos) </span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga508ae161a77bb5497fe16c0197ea7e05"> 4060</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL                  RCC_CFGR_MCOSEL_PLL_Msk           </span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_Pos              (25U)                             </span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4364598cbb73bfe89d301cf69fa80d88"> 4062</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_Msk              (0x3U &lt;&lt; RCC_CFGR_MCOSEL_LSI_Pos) </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a"> 4063</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                  RCC_CFGR_MCOSEL_LSI_Msk           </span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_Pos              (24U)                             </span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eeec18f57413f02ea765e2770075079"> 4065</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_Msk              (0x7U &lt;&lt; RCC_CFGR_MCOSEL_LSE_Pos) </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c"> 4066</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                  RCC_CFGR_MCOSEL_LSE_Msk           </span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48_Pos            (27U)                             </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2d89086f11f4816c20046bec1707752"> 4068</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48_Msk            (0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSI48_Pos) </span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69ab40b253adf8305b76748399c05900"> 4069</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48                RCC_CFGR_MCOSEL_HSI48_Msk         </span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                  (28U)                             </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 4072</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                  (0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 4073</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE                      RCC_CFGR_MCOPRE_Msk               </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 4074</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_0                    (0x1U &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 4075</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_1                    (0x2U &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 4076</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_2                    (0x4U &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 4078</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                 (0x00000000U)                     </span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41db56060b3511b3091d081c7c1ef659"> 4079</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                 (0x10000000U)                     </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 4080</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                 (0x20000000U)                     </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 4081</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                 (0x30000000U)                     </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 4082</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                (0x40000000U)                     </span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK   RCC_CFGR_MCOSEL_NOCLOCK   </span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK    RCC_CFGR_MCOSEL_SYSCLK    </span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI       RCC_CFGR_MCOSEL_HSI       </span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_MSI       RCC_CFGR_MCOSEL_MSI       </span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE       RCC_CFGR_MCOSEL_HSE       </span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL       RCC_CFGR_MCOSEL_PLL       </span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI       RCC_CFGR_MCOSEL_LSI       </span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE       RCC_CFGR_MCOSEL_LSE       </span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI48     RCC_CFGR_MCOSEL_HSI48   </span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga562701e5faf06760997f4c1879451db2"> 4095</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PRE                    RCC_CFGR_MCOPRE          </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1803af2d6ac8c3652caed83dab671c8b"> 4096</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PRE_1                  RCC_CFGR_MCOPRE_DIV1        </span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab33829947d22919f7d2ddd61e646111b"> 4097</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PRE_2                  RCC_CFGR_MCOPRE_DIV2        </span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga963becdbffc56029c654fb070a808e11"> 4098</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PRE_4                  RCC_CFGR_MCOPRE_DIV4        </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga103e8e006c4fa3b8004b4c1af79f169d"> 4099</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PRE_8                  RCC_CFGR_MCOPRE_DIV8        </span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83efe560da1962983b00df98882986f6"> 4100</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PRE_16                 RCC_CFGR_MCOPRE_DIV16       </span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define RCC_CIER_LSIRDYIE_Pos            (0U)                                  </span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3af1012b1cdd87ec22b6aee5276f6531"> 4104</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSIRDYIE_Msk            (0x1U &lt;&lt; RCC_CIER_LSIRDYIE_Pos)       </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a"> 4105</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk                 </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define RCC_CIER_LSERDYIE_Pos            (1U)                                  </span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61aee7f1d942d3c9bb884d911ceced34"> 4107</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSERDYIE_Msk            (0x1U &lt;&lt; RCC_CIER_LSERDYIE_Pos)       </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450"> 4108</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk                 </span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define RCC_CIER_HSIRDYIE_Pos            (2U)                                  </span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec4b0b4830075a4477e1d13848b4be10"> 4110</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSIRDYIE_Msk            (0x1U &lt;&lt; RCC_CIER_HSIRDYIE_Pos)       </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3"> 4111</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk                 </span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define RCC_CIER_HSERDYIE_Pos            (3U)                                  </span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aed0a9126463d4053397a611b2319d8"> 4113</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSERDYIE_Msk            (0x1U &lt;&lt; RCC_CIER_HSERDYIE_Pos)       </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962"> 4114</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk                 </span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define RCC_CIER_PLLRDYIE_Pos            (4U)                                  </span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f"> 4116</a></span>&#160;<span class="preprocessor">#define RCC_CIER_PLLRDYIE_Msk            (0x1U &lt;&lt; RCC_CIER_PLLRDYIE_Pos)       </span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba"> 4117</a></span>&#160;<span class="preprocessor">#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk                 </span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define RCC_CIER_MSIRDYIE_Pos            (5U)                                  </span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5422b66970132da3343462de20f2597d"> 4119</a></span>&#160;<span class="preprocessor">#define RCC_CIER_MSIRDYIE_Msk            (0x1U &lt;&lt; RCC_CIER_MSIRDYIE_Pos)       </span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6"> 4120</a></span>&#160;<span class="preprocessor">#define RCC_CIER_MSIRDYIE                RCC_CIER_MSIRDYIE_Msk                 </span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Pos          (6U)                                  </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac49f535261e6694eb705e97eba2085b9"> 4122</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Msk          (0x1U &lt;&lt; RCC_CIER_HSI48RDYIE_Pos)     </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d"> 4123</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE_Msk               </span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define RCC_CIER_CSSLSE_Pos              (7U)                                  </span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4017cb889cf4561e7d2fddf23df3962e"> 4125</a></span>&#160;<span class="preprocessor">#define RCC_CIER_CSSLSE_Msk              (0x1U &lt;&lt; RCC_CIER_CSSLSE_Pos)         </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ab793d984273f76d0e4d5eb73fbe673"> 4126</a></span>&#160;<span class="preprocessor">#define RCC_CIER_CSSLSE                  RCC_CIER_CSSLSE_Msk                   </span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd"> 4129</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSECSSIE                    RCC_CIER_CSSLSE</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define RCC_CIFR_LSIRDYF_Pos             (0U)                                  </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f25634eb3a208e97271f65fc86da047"> 4133</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSIRDYF_Msk             (0x1U &lt;&lt; RCC_CIFR_LSIRDYF_Pos)        </span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1f597c9d40c025a6695824b5da27c13"> 4134</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk                  </span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define RCC_CIFR_LSERDYF_Pos             (1U)                                  </span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2"> 4136</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSERDYF_Msk             (0x1U &lt;&lt; RCC_CIFR_LSERDYF_Pos)        </span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1559f0774dd54852c12a02bf7b867b93"> 4137</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk                  </span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define RCC_CIFR_HSIRDYF_Pos             (2U)                                  </span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4de214162b81a435d7cd6f6e2684b7c"> 4139</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSIRDYF_Msk             (0x1U &lt;&lt; RCC_CIFR_HSIRDYF_Pos)        </span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga035d773e029fec439d29551774b9304a"> 4140</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk                  </span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define RCC_CIFR_HSERDYF_Pos             (3U)                                  </span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2722bfd4effde4066caf3f74477ce72"> 4142</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSERDYF_Msk             (0x1U &lt;&lt; RCC_CIFR_HSERDYF_Pos)        </span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d12419149aa1342fc0d0a79ae380c50"> 4143</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk                  </span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLRDYF_Pos             (4U)                                  </span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa15095a042dbcb07e91de0e3473c07ee"> 4145</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLRDYF_Msk             (0x1U &lt;&lt; RCC_CIFR_PLLRDYF_Pos)        </span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"> 4146</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk                  </span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define RCC_CIFR_MSIRDYF_Pos             (5U)                                  </span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdf1c00d2272bd0bf2cfca73c4972574"> 4148</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_MSIRDYF_Msk             (0x1U &lt;&lt; RCC_CIFR_MSIRDYF_Pos)        </span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b17e828992b1b4984b39e47e5e20f0"> 4149</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_MSIRDYF                 RCC_CIFR_MSIRDYF_Msk                  </span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Pos           (6U)                                  </span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9"> 4151</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Msk           (0x1U &lt;&lt; RCC_CIFR_HSI48RDYF_Pos)      </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1"> 4152</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF_Msk                </span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSLSEF_Pos             (7U)                                  </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga445a89b6ad6c2ffeea64aa9b7d461607"> 4154</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSLSEF_Msk             (0x1U &lt;&lt; RCC_CIFR_CSSLSEF_Pos)        </span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3314ccda6be8c5d7c86f74009578c83"> 4155</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSLSEF                 RCC_CIFR_CSSLSEF_Msk                  </span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSHSEF_Pos             (8U)                                  </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed3157873b147db1a0d30b251253389e"> 4157</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSHSEF_Msk             (0x1U &lt;&lt; RCC_CIFR_CSSHSEF_Pos)        </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95d9d3fc6b67f99596c7d00f15668a21"> 4158</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSHSEF                 RCC_CIFR_CSSHSEF_Msk                  </span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define RCC_CIFR_LSECSSF                    RCC_CIFR_CSSLSEF</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7ca64b3739a65df1bdb70cec7be93d9"> 4162</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSF                       RCC_CIFR_CSSHSEF</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define RCC_CICR_LSIRDYC_Pos             (0U)                                  </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46e655cc34feada1a64b60fbefa4541f"> 4166</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSIRDYC_Msk             (0x1U &lt;&lt; RCC_CICR_LSIRDYC_Pos)        </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf"> 4167</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk                  </span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define RCC_CICR_LSERDYC_Pos             (1U)                                  </span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5"> 4169</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSERDYC_Msk             (0x1U &lt;&lt; RCC_CICR_LSERDYC_Pos)        </span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ab791dab5d2c0e53094c7150e96eb33"> 4170</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk                  </span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define RCC_CICR_HSIRDYC_Pos             (2U)                                  </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb3333a9cd24d04041f5f69ac345b428"> 4172</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSIRDYC_Msk             (0x1U &lt;&lt; RCC_CICR_HSIRDYC_Pos)        </span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d"> 4173</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk                  </span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define RCC_CICR_HSERDYC_Pos             (3U)                                  </span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b58e826fdabf870a68dc01e88c3845e"> 4175</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSERDYC_Msk             (0x1U &lt;&lt; RCC_CICR_HSERDYC_Pos)        </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a"> 4176</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk                  </span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define RCC_CICR_PLLRDYC_Pos             (4U)                                  </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6459b12ab87a5d3598caf8561c15ab57"> 4178</a></span>&#160;<span class="preprocessor">#define RCC_CICR_PLLRDYC_Msk             (0x1U &lt;&lt; RCC_CICR_PLLRDYC_Pos)        </span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7"> 4179</a></span>&#160;<span class="preprocessor">#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk                  </span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define RCC_CICR_MSIRDYC_Pos             (5U)                                  </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3cec1d1765dd7c4f6138c219659243c"> 4181</a></span>&#160;<span class="preprocessor">#define RCC_CICR_MSIRDYC_Msk             (0x1U &lt;&lt; RCC_CICR_MSIRDYC_Pos)        </span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3"> 4182</a></span>&#160;<span class="preprocessor">#define RCC_CICR_MSIRDYC                 RCC_CICR_MSIRDYC_Msk                  </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define RCC_CICR_HSI48RDYC_Pos           (6U)                                  </span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b65b80bac7c108da9b1515bf85a0121"> 4184</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSI48RDYC_Msk           (0x1U &lt;&lt; RCC_CICR_HSI48RDYC_Pos)      </span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga734bf919eac6ea39bd9fcc6716088885"> 4185</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC_Msk                </span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define RCC_CICR_CSSLSEC_Pos             (7U)                                  </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89aade229e4ee5b332f76cf4b8ed2748"> 4187</a></span>&#160;<span class="preprocessor">#define RCC_CICR_CSSLSEC_Msk             (0x1U &lt;&lt; RCC_CICR_CSSLSEC_Pos)        </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ba6d75180920360bf5514a14fa341ee"> 4188</a></span>&#160;<span class="preprocessor">#define RCC_CICR_CSSLSEC                 RCC_CICR_CSSLSEC_Msk                  </span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define RCC_CICR_CSSHSEC_Pos             (8U)                                  </span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ae83297b1c5f0e1ccbeecd042227d7f"> 4190</a></span>&#160;<span class="preprocessor">#define RCC_CICR_CSSHSEC_Msk             (0x1U &lt;&lt; RCC_CICR_CSSHSEC_Pos)        </span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga196891a201b051ce52856326f40d53a7"> 4191</a></span>&#160;<span class="preprocessor">#define RCC_CICR_CSSHSEC                 RCC_CICR_CSSHSEC_Msk                  </span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define RCC_CICR_LSECSSC                    RCC_CICR_CSSLSEC</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define RCC_CICR_CSSC                       RCC_CICR_CSSHSEC</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">/*****************  Bit definition for RCC_IOPRSTR register  ******************/</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPARST_Pos          (0U)                                  </span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33960f3e68407a0a5f6dcd4782b7f192"> 4198</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPARST_Msk          (0x1U &lt;&lt; RCC_IOPRSTR_IOPARST_Pos)     </span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9112f49863a0c886e2e6c3bc175157cd"> 4199</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPARST              RCC_IOPRSTR_IOPARST_Msk               </span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPBRST_Pos          (1U)                                  </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade8ef2f5a613058402bce3c3b16fdd48"> 4201</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPBRST_Msk          (0x1U &lt;&lt; RCC_IOPRSTR_IOPBRST_Pos)     </span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c603be4027c9030402ae534c88706ff"> 4202</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPBRST              RCC_IOPRSTR_IOPBRST_Msk               </span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPCRST_Pos          (2U)                                  </span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0853148d1401199e8f4e870d19199df3"> 4204</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPCRST_Msk          (0x1U &lt;&lt; RCC_IOPRSTR_IOPCRST_Pos)     </span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa63bd89cd55311ebb25f8f7b9017a170"> 4205</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPCRST              RCC_IOPRSTR_IOPCRST_Msk               </span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPDRST_Pos          (3U)                                  </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga246bb4058099693eb7d918cfe3c5c3a6"> 4207</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPDRST_Msk          (0x1U &lt;&lt; RCC_IOPRSTR_IOPDRST_Pos)     </span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac879c583cd6fe60e38c2c82fada82bdf"> 4208</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPDRST              RCC_IOPRSTR_IOPDRST_Msk               </span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPERST_Pos          (4U)                                  </span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8bf6318970ab8630cb1ffbbe27ac727"> 4210</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPERST_Msk          (0x1U &lt;&lt; RCC_IOPRSTR_IOPERST_Pos)     </span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae863aaf2a2e39d06adfe76f65077e7bb"> 4211</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPERST              RCC_IOPRSTR_IOPERST_Msk               </span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPHRST_Pos          (7U)                                  </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3f899a066a5d38132498758165c0d99"> 4213</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPHRST_Msk          (0x1U &lt;&lt; RCC_IOPRSTR_IOPHRST_Pos)     </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga059e6f70bc2de0685e374c8f07d900fc"> 4214</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_IOPHRST              RCC_IOPRSTR_IOPHRST_Msk               </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3cc5ebc56679104889fa22e7ac56b4d"> 4217</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_GPIOARST                RCC_IOPRSTR_IOPARST        </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd7143365e752aaa5c8586d7e1d2d96b"> 4218</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_GPIOBRST                RCC_IOPRSTR_IOPBRST        </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2"> 4219</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_GPIOCRST                RCC_IOPRSTR_IOPCRST        </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8c9ef9d71ea21f69c85d747c51b9066"> 4220</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_GPIODRST                RCC_IOPRSTR_IOPDRST        </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcd2548a93ede06bd7e1713cc47f07ec"> 4221</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_GPIOERST                RCC_IOPRSTR_IOPERST        </span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3167e5e122e8b9175b3313ac8363853e"> 4222</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_GPIOHRST                RCC_IOPRSTR_IOPHRST        </span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBRST register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMARST_Pos           (0U)                                  </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07a641d73f91417ccc073f7a31d77f98"> 4227</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMARST_Msk           (0x1U &lt;&lt; RCC_AHBRSTR_DMARST_Pos)      </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga689065607d47f0fc98134bdfb8f19e53"> 4228</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMARST               RCC_AHBRSTR_DMARST_Msk                </span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_MIFRST_Pos           (8U)                                  </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ccb9a682d4e9b4890f6478dbf3e7a16"> 4230</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_MIFRST_Msk           (0x1U &lt;&lt; RCC_AHBRSTR_MIFRST_Pos)      </span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab68c59a6d7c6f48507e5797039653aa1"> 4231</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_MIFRST               RCC_AHBRSTR_MIFRST_Msk                </span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Pos           (12U)                                 </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e2e30f4eedbfd579e4710ab5b023706"> 4233</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Msk           (0x1U &lt;&lt; RCC_AHBRSTR_CRCRST_Pos)      </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde"> 4234</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk                </span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Pos           (16U)                                 </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3"> 4236</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Msk           (0x1U &lt;&lt; RCC_AHBRSTR_TSCRST_Pos)      </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a8ba350376d5f385e502dad368969f7"> 4237</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST               RCC_AHBRSTR_TSCRST_Msk                </span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_RNGRST_Pos           (20U)                                 </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf9cb2414ba939bd2e090d5d2af3824f"> 4239</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_RNGRST_Msk           (0x1U &lt;&lt; RCC_AHBRSTR_RNGRST_Pos)      </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95"> 4240</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_RNGRST               RCC_AHBRSTR_RNGRST_Msk                </span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97c9487ca04b0a1a992d0f2e00df739c"> 4243</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA1RST                 RCC_AHBRSTR_DMARST            </span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos       (0U)                                  </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 4247</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk       (0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)  </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga813d42b8d48ae6379c053a44870af49d"> 4248</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST           RCC_APB2RSTR_SYSCFGRST_Msk            </span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM21RST_Pos        (2U)                                  </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18461f9b548be5101198c619e744add6"> 4250</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM21RST_Msk        (0x1U &lt;&lt; RCC_APB2RSTR_TIM21RST_Pos)   </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga715467b13f10779f1bfe8765b6ec5a78"> 4251</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM21RST            RCC_APB2RSTR_TIM21RST_Msk             </span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM22RST_Pos        (5U)                                  </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06b501ef8bb6dc78b73ff6c021c673ea"> 4253</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM22RST_Msk        (0x1U &lt;&lt; RCC_APB2RSTR_TIM22RST_Pos)   </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga184639185db8569e2944bd671253e33e"> 4254</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM22RST            RCC_APB2RSTR_TIM22RST_Msk             </span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos          (9U)                                  </span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 4256</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk          (0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)     </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 4257</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST              RCC_APB2RSTR_ADCRST_Msk               </span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos         (12U)                                 </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 4259</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk         (0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)    </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga345f05d3508a9fd5128208761feb29fb"> 4260</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST             RCC_APB2RSTR_SPI1RST_Msk              </span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos       (14U)                                 </span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 4262</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk       (0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)  </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 4263</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST           RCC_APB2RSTR_USART1RST_Msk            </span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGRST_Pos          (22U)                                 </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae681dbd156307328add31deac228dc15"> 4265</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGRST_Msk          (0x1U &lt;&lt; RCC_APB2RSTR_DBGRST_Pos)     </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fadb626fc6db83344a4f2ddb68843c2"> 4266</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGRST              RCC_APB2RSTR_DBGRST_Msk               </span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 4269</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                RCC_APB2RSTR_ADCRST           </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2c5549f45a276072b498095f8a6ee45"> 4270</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST              RCC_APB2RSTR_DBGRST           </span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos         (0U)                                  </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 4274</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)    </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 4275</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST             RCC_APB1RSTR_TIM2RST_Msk              </span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos         (1U)                                  </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 4277</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)    </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8680c562fd372b494a160594525d7ce9"> 4278</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST             RCC_APB1RSTR_TIM3RST_Msk              </span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos         (4U)                                  </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 4280</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos)    </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 4281</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST             RCC_APB1RSTR_TIM6RST_Msk              </span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos         (5U)                                  </span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9af08f1ff685c0027708d909086b748"> 4283</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos)    </span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 4284</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST             RCC_APB1RSTR_TIM7RST_Msk              </span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LCDRST_Pos          (9U)                                  </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7"> 4286</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LCDRST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_LCDRST_Pos)     </span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5fc9c8195476406d32332999cc89ede"> 4287</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LCDRST              RCC_APB1RSTR_LCDRST_Msk               </span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos         (11U)                                 </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga919c04abb655aa94b244dcebbf647748"> 4289</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)    </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 4290</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST             RCC_APB1RSTR_WWDGRST_Msk              </span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos         (14U)                                 </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae378c28cf590c56f5487bd92705d6d54"> 4292</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)    </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 4293</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST             RCC_APB1RSTR_SPI2RST_Msk              </span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos       (17U)                                 </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 4295</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk       (0x1U &lt;&lt; RCC_APB1RSTR_USART2RST_Pos)  </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 4296</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST           RCC_APB1RSTR_USART2RST_Msk            </span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LPUART1RST_Pos      (18U)                                 </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a371ba9242495275f4c776f4461830e"> 4298</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LPUART1RST_Msk      (0x1U &lt;&lt; RCC_APB1RSTR_LPUART1RST_Pos) </span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1443fc7ce0408cc3ef9dfed7f141b924"> 4299</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LPUART1RST          RCC_APB1RSTR_LPUART1RST_Msk           </span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART4RST_Pos       (19U)                                 </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a52242a6a0dc83fa746ace1337d1a18"> 4301</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART4RST_Msk       (0x1U &lt;&lt; RCC_APB1RSTR_USART4RST_Pos)  </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dc863f9f39da5e17db543a9a6a749fc"> 4302</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART4RST           RCC_APB1RSTR_USART4RST_Msk            </span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART5RST_Pos       (20U)                                 </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90261795d714b2390bdfa2dc36a1745d"> 4304</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART5RST_Msk       (0x1U &lt;&lt; RCC_APB1RSTR_USART5RST_Pos)  </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d56534823f416cf021a61c6a8e3e78f"> 4305</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART5RST           RCC_APB1RSTR_USART5RST_Msk            </span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos         (21U)                                 </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 4307</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)    </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcd25346a7d7b0009090adfbca899b93"> 4308</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST             RCC_APB1RSTR_I2C1RST_Msk              </span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos         (22U)                                 </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 4310</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)    </span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 4311</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST             RCC_APB1RSTR_I2C2RST_Msk              </span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Pos          (23U)                                 </span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf411975dd1ae41f730652fdb39c1940c"> 4313</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_USBRST_Pos)     </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 4314</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST              RCC_APB1RSTR_USBRST_Msk               </span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CRSRST_Pos          (27U)                                 </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2"> 4316</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CRSRST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_CRSRST_Pos)     </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e86fed1a619189c948972c37dbe4e30"> 4317</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CRSRST              RCC_APB1RSTR_CRSRST_Msk               </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos          (28U)                                 </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 4319</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)     </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 4320</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST              RCC_APB1RSTR_PWRRST_Msk               </span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos          (29U)                                 </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09759c3881f10d9210653490a651f995"> 4322</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_DACRST_Pos)     </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 4323</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST              RCC_APB1RSTR_DACRST_Msk               </span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Pos         (30U)                                 </span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49214147f146965ef75c3bfa906cd3d9"> 4325</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_I2C3RST_Pos)    </span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f"> 4326</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST             RCC_APB1RSTR_I2C3RST_Msk              </span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST_Pos       (31U)                                 </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07dd89df01db3ff353845cfa9cbc1f70"> 4328</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST_Msk       (0x1U &lt;&lt; RCC_APB1RSTR_LPTIM1RST_Pos)  </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7b977a38a14a40073d7855a5439af69"> 4329</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST           RCC_APB1RSTR_LPTIM1RST_Msk            </span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_IOPENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPAEN_Pos            (0U)                                  </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09876f02abf3bac9440d19985684d8ce"> 4333</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPAEN_Msk            (0x1U &lt;&lt; RCC_IOPENR_IOPAEN_Pos)       </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad119e32cdcd80cfe2d7b7cfd1cd9a993"> 4334</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPAEN                RCC_IOPENR_IOPAEN_Msk                 </span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPBEN_Pos            (1U)                                  </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60d1d503ecd3d5895bc6bec2c9c21007"> 4336</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPBEN_Msk            (0x1U &lt;&lt; RCC_IOPENR_IOPBEN_Pos)       </span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11407678d8632d701d0ca8e33bb6382b"> 4337</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPBEN                RCC_IOPENR_IOPBEN_Msk                 </span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPCEN_Pos            (2U)                                  </span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae508277b58c69b2c212da1b11f432214"> 4339</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPCEN_Msk            (0x1U &lt;&lt; RCC_IOPENR_IOPCEN_Pos)       </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga980aaf5bc20a15289d16a83d4a624b22"> 4340</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPCEN                RCC_IOPENR_IOPCEN_Msk                 </span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPDEN_Pos            (3U)                                  </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9d3cfab783af36d00ef5294cda5ca76"> 4342</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPDEN_Msk            (0x1U &lt;&lt; RCC_IOPENR_IOPDEN_Pos)       </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3e869541a3a2386d4ffb57958ac199b"> 4343</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPDEN                RCC_IOPENR_IOPDEN_Msk                 </span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPEEN_Pos            (4U)                                  </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcea010f765e856364b7a01ba054ef89"> 4345</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPEEN_Msk            (0x1U &lt;&lt; RCC_IOPENR_IOPEEN_Pos)       </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdf1ed8b1f72fb07b53670edb358824d"> 4346</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPEEN                RCC_IOPENR_IOPEEN_Msk                 </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPHEN_Pos            (7U)                                  </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfb25976351dfb4a5bd49fad3d50091b"> 4348</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPHEN_Msk            (0x1U &lt;&lt; RCC_IOPENR_IOPHEN_Pos)       </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaed22f2a6f816f17b49cdb9ff72ce13d"> 4349</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_IOPHEN                RCC_IOPENR_IOPHEN_Msk                 </span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43e0e9624e69ff4289621254fa713d73"> 4352</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_GPIOAEN                  RCC_IOPENR_IOPAEN        </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66aefc56894e9e797a96ff9e3a954fad"> 4353</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_GPIOBEN                  RCC_IOPENR_IOPBEN        </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9299ea4e6a006e55d283100c2e656b1d"> 4354</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_GPIOCEN                  RCC_IOPENR_IOPCEN        </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga789058c061757d96aee97ecea898943b"> 4355</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_GPIODEN                  RCC_IOPENR_IOPDEN        </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf11412d9383499a5fd110139c5b585d"> 4356</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_GPIOEEN                  RCC_IOPENR_IOPEEN        </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga454539556a77ee26661bfb81a7fec7b5"> 4357</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_GPIOHEN                  RCC_IOPENR_IOPHEN        </span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_AHBENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Pos             (0U)                                  </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a4b636b30df048ef9e76f210a747112"> 4361</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Msk             (0x1U &lt;&lt; RCC_AHBENR_DMAEN_Pos)        </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec179e96393fe6b94db27d42131667b6"> 4362</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN                 RCC_AHBENR_DMAEN_Msk                  </span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define RCC_AHBENR_MIFEN_Pos             (8U)                                  </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5007c6e910037f98869c5121e2a11e1"> 4364</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_MIFEN_Msk             (0x1U &lt;&lt; RCC_AHBENR_MIFEN_Pos)        </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288"> 4365</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_MIFEN                 RCC_AHBENR_MIFEN_Msk                  </span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos             (12U)                                 </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 4367</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk             (0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos)        </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 4368</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk                  </span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN_Pos             (16U)                                 </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb289475e9e1b01757b8f3d14a46ad4e"> 4370</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN_Msk             (0x1U &lt;&lt; RCC_AHBENR_TSCEN_Pos)        </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8b0a6995390dac918e69df678dc165c"> 4371</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN                 RCC_AHBENR_TSCEN_Msk                  </span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define RCC_AHBENR_RNGEN_Pos             (20U)                                 </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0cc67b3c9c4807f034762a93a13554d"> 4373</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_RNGEN_Msk             (0x1U &lt;&lt; RCC_AHBENR_RNGEN_Pos)        </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84ecdd9972dd59729eb4ede668b2a639"> 4374</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_RNGEN                 RCC_AHBENR_RNGEN_Msk                  </span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 4377</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN                   RCC_AHBENR_DMAEN              </span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos         (0U)                                  </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 4381</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk         (0x1U &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)    </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 4382</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN             RCC_APB2ENR_SYSCFGEN_Msk              </span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM21EN_Pos          (2U)                                  </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf37317223cee8154a79efa327402d157"> 4384</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM21EN_Msk          (0x1U &lt;&lt; RCC_APB2ENR_TIM21EN_Pos)     </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1d0d94a94a97cec83b5b272a70c25d"> 4385</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM21EN              RCC_APB2ENR_TIM21EN_Msk               </span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM22EN_Pos          (5U)                                  </span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4da5cd2bb90f2874d6f2efa91c721cf4"> 4387</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM22EN_Msk          (0x1U &lt;&lt; RCC_APB2ENR_TIM22EN_Pos)     </span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aa272ceecbf1c1214098999a6afda74"> 4388</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM22EN              RCC_APB2ENR_TIM22EN_Msk               </span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_FWEN_Pos             (7U)                                  </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga963dc93238f2e25d70b344908494cea0"> 4390</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_FWEN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_FWEN_Pos)        </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafde4c7a1ff6e1dc10ffec9b675449694"> 4391</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_FWEN                 RCC_APB2ENR_FWEN_Msk                  </span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Pos            (9U)                                  </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88"> 4393</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Msk            (0x1U &lt;&lt; RCC_APB2ENR_ADCEN_Pos)       </span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae87d8176007c724d3475084779ab261"> 4394</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN                RCC_APB2ENR_ADCEN_Msk                 </span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos           (12U)                                 </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 4396</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk           (0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)      </span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae08a3510371b9234eb96369c91d3552f"> 4397</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN               RCC_APB2ENR_SPI1EN_Msk                </span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos         (14U)                                 </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 4399</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk         (0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos)    </span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 4400</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN             RCC_APB2ENR_USART1EN_Msk              </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGEN_Pos            (22U)                                 </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga678e51ccc6c1feaf66677192a1050578"> 4402</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGEN_Msk            (0x1U &lt;&lt; RCC_APB2ENR_DBGEN_Pos)       </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae20b5b1edb1be818beedb0f5e010254b"> 4403</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGEN                RCC_APB2ENR_DBGEN_Msk                 </span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga174a9c1b16e30c34905d0663bcd2387b"> 4407</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_MIFIEN                  RCC_APB2ENR_FWEN              </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 4408</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN                  RCC_APB2ENR_ADCEN             </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87db727052e2e14b12cb728ba978ebb8"> 4409</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN                RCC_APB2ENR_DBGEN             </span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos           (0U)                                  </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 4413</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)      </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 4414</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN               RCC_APB1ENR_TIM2EN_Msk                </span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos           (1U)                                  </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 4416</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)      </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 4417</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN               RCC_APB1ENR_TIM3EN_Msk                </span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos           (4U)                                  </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 4419</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)      </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 4420</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN               RCC_APB1ENR_TIM6EN_Msk                </span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos           (5U)                                  </span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3160c7aa3480db783e4cc7f50ed721"> 4422</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)      </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab595fbaf4167297d8fe2825e41f41990"> 4423</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN               RCC_APB1ENR_TIM7EN_Msk                </span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LCDEN_Pos            (9U)                                  </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2"> 4425</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LCDEN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_LCDEN_Pos)       </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67644bbc78bc6be7ec4e024020477e12"> 4426</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LCDEN                RCC_APB1ENR_LCDEN_Msk                 </span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos           (11U)                                 </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 4428</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)      </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 4429</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN               RCC_APB1ENR_WWDGEN_Msk                </span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos           (14U)                                 </span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 4431</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)      </span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdce64692c44bf95efbf2fed054e59be"> 4432</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN               RCC_APB1ENR_SPI2EN_Msk                </span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos         (17U)                                 </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga510e179108a8914b0830b1ff30951caf"> 4434</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk         (0x1U &lt;&lt; RCC_APB1ENR_USART2EN_Pos)    </span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 4435</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN             RCC_APB1ENR_USART2EN_Msk              </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LPUART1EN_Pos        (18U)                                 </span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1ddb164b53a52b916a38058d6ae0159"> 4437</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LPUART1EN_Msk        (0x1U &lt;&lt; RCC_APB1ENR_LPUART1EN_Pos)   </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga554083b0cd8a90df4428e718879d483a"> 4438</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LPUART1EN            RCC_APB1ENR_LPUART1EN_Msk             </span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART4EN_Pos         (19U)                                 </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d16eb630c477bb1974799d754c05e24"> 4440</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART4EN_Msk         (0x1U &lt;&lt; RCC_APB1ENR_USART4EN_Pos)    </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3851cfa3889d450e54becc22ea9f73cb"> 4441</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART4EN             RCC_APB1ENR_USART4EN_Msk              </span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART5EN_Pos         (20U)                                 </span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7539e3b970f9802ee9e32ac4a8cc199e"> 4443</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART5EN_Msk         (0x1U &lt;&lt; RCC_APB1ENR_USART5EN_Pos)    </span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5eca51cc36083c23c56638e91b0dfa09"> 4444</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART5EN             RCC_APB1ENR_USART5EN_Msk              </span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos           (21U)                                 </span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 4446</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)      </span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 4447</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN               RCC_APB1ENR_I2C1EN_Msk                </span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos           (22U)                                 </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 4449</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)      </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 4450</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN               RCC_APB1ENR_I2C2EN_Msk                </span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Pos            (23U)                                 </span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99a0c352aef5c3d72339c965d137f06d"> 4452</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_USBEN_Pos)       </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 4453</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN                RCC_APB1ENR_USBEN_Msk                 </span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CRSEN_Pos            (27U)                                 </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab190353ab9c5f47804c90c202d23d03e"> 4455</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CRSEN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_CRSEN_Pos)       </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb31985b64d9ab31a1708405123916cf"> 4456</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CRSEN                RCC_APB1ENR_CRSEN_Msk                 </span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos            (28U)                                 </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ba08580eae539419497cdd62c530bad"> 4458</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)       </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 4459</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                RCC_APB1ENR_PWREN_Msk                 </span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos            (29U)                                 </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 4461</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_DACEN_Pos)       </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga087968e2786321fb8645c46b22eea132"> 4462</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                RCC_APB1ENR_DACEN_Msk                 </span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Pos           (30U)                                 </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3287ea960eceb4499698cfc8e4ffbf36"> 4464</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_I2C3EN_Pos)      </span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96621806b8fb96891efa9364e370f3f7"> 4465</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN               RCC_APB1ENR_I2C3EN_Msk                </span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN_Pos         (31U)                                 </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6b2504f9c373fc76eec4addce38ed0a"> 4467</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN_Msk         (0x1U &lt;&lt; RCC_APB1ENR_LPTIM1EN_Pos)    </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96545470b7558c4d833f1811b683f5fd"> 4468</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN             RCC_APB1ENR_LPTIM1EN_Msk              </span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_IOPSMENR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPASMEN_Pos        (0U)                                  </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3a4dbb1685a68957823e42ac6a2fc8d"> 4472</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPASMEN_Msk        (0x1U &lt;&lt; RCC_IOPSMENR_IOPASMEN_Pos)   </span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51815c48394ae41d5da292b3787e987e"> 4473</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPASMEN            RCC_IOPSMENR_IOPASMEN_Msk             </span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPBSMEN_Pos        (1U)                                  </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90995b7c3b674fd0af83487a13f60ba2"> 4475</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPBSMEN_Msk        (0x1U &lt;&lt; RCC_IOPSMENR_IOPBSMEN_Pos)   </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ad470e6f17ce7d217ec224679087a95"> 4476</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPBSMEN            RCC_IOPSMENR_IOPBSMEN_Msk             </span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPCSMEN_Pos        (2U)                                  </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b397ac67f4e387266a97d13b491c1b0"> 4478</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPCSMEN_Msk        (0x1U &lt;&lt; RCC_IOPSMENR_IOPCSMEN_Pos)   </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff26a20029b5ae10535da73e9cc64309"> 4479</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPCSMEN            RCC_IOPSMENR_IOPCSMEN_Msk             </span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPDSMEN_Pos        (3U)                                  </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf80545284018c73ef01fe346e855832c"> 4481</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPDSMEN_Msk        (0x1U &lt;&lt; RCC_IOPSMENR_IOPDSMEN_Pos)   </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3dfbe727c7431c88768cec50787e3cc"> 4482</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPDSMEN            RCC_IOPSMENR_IOPDSMEN_Msk             </span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPESMEN_Pos        (4U)                                  </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5f4dcf13f29ccc2e6dc0ccff98e966f"> 4484</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPESMEN_Msk        (0x1U &lt;&lt; RCC_IOPSMENR_IOPESMEN_Pos)   </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddb8b4d424f32ae5520022f72c58e623"> 4485</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPESMEN            RCC_IOPSMENR_IOPESMEN_Msk             </span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPHSMEN_Pos        (7U)                                  </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafffc952889047091a2031fde76f70483"> 4487</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPHSMEN_Msk        (0x1U &lt;&lt; RCC_IOPSMENR_IOPHSMEN_Pos)   </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0996420383a2644a915f6b5a768b45dd"> 4488</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_IOPHSMEN            RCC_IOPSMENR_IOPHSMEN_Msk             </span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad799b65b7798bd3dc696561e5031bfc0"> 4491</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_GPIOASMEN              RCC_IOPSMENR_IOPASMEN        </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22c607984a85e8c8fbd461b872fb083a"> 4492</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_GPIOBSMEN              RCC_IOPSMENR_IOPBSMEN        </span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3221e83e38ff2188b801dacba7fb84f7"> 4493</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_GPIOCSMEN              RCC_IOPSMENR_IOPCSMEN        </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4e4f54aea2f3c1f14a9159323723701"> 4494</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_GPIODSMEN              RCC_IOPSMENR_IOPDSMEN        </span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5af8d2d66ee7cac69dd461d20ed832cf"> 4495</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_GPIOESMEN              RCC_IOPSMENR_IOPESMEN        </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade676e65ed7cc1f074857d83a93c3976"> 4496</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_GPIOHSMEN              RCC_IOPSMENR_IOPHSMEN        </span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_AHBSMENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_DMASMEN_Pos         (0U)                                  </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae653cae6fb27b04c9a9324b5cbb42fb2"> 4500</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_DMASMEN_Msk         (0x1U &lt;&lt; RCC_AHBSMENR_DMASMEN_Pos)    </span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade8c3c4b26d67cac7cb3e0c7588445ba"> 4501</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_DMASMEN             RCC_AHBSMENR_DMASMEN_Msk              </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_MIFSMEN_Pos         (8U)                                  </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga899ac13d0f2dc25be48cc3afa3e3788e"> 4503</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_MIFSMEN_Msk         (0x1U &lt;&lt; RCC_AHBSMENR_MIFSMEN_Pos)    </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab782f765ffc8701e656d42abbb89cb6a"> 4504</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_MIFSMEN             RCC_AHBSMENR_MIFSMEN_Msk              </span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)                                  </span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dc1ca97421c7c64eea81043d3598dd5"> 4506</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1U &lt;&lt; RCC_AHBSMENR_SRAMSMEN_Pos)   </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7e12b4607165727c5d04296e397c534"> 4507</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk             </span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)                                 </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03"> 4509</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1U &lt;&lt; RCC_AHBSMENR_CRCSMEN_Pos)    </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaff99d66739b79a162ee5b96ed4e5a96"> 4510</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk              </span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_TSCSMEN_Pos         (16U)                                 </span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17d5aa3ffcd895b6833865eebcc39afb"> 4512</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_TSCSMEN_Msk         (0x1U &lt;&lt; RCC_AHBSMENR_TSCSMEN_Pos)    </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f"> 4513</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_TSCSMEN             RCC_AHBSMENR_TSCSMEN_Msk              </span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN_Pos         (20U)                                 </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5e863e1ea31d73d70774ed6612168dd"> 4515</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN_Msk         (0x1U &lt;&lt; RCC_AHBSMENR_RNGSMEN_Pos)    </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2"> 4516</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN             RCC_AHBSMENR_RNGSMEN_Msk              </span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe"> 4519</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_DMA1SMEN               RCC_AHBSMENR_DMASMEN          </span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2SMENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Pos     (0U)                                  </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7582a7d20adbb7ade623b4a32548de02"> 4523</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Msk     (0x1U &lt;&lt; RCC_APB2SMENR_SYSCFGSMEN_Pos) </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2"> 4524</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN         RCC_APB2SMENR_SYSCFGSMEN_Msk          </span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM21SMEN_Pos      (2U)                                  </span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40b1b866e31782f46b260966d0d3310f"> 4526</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM21SMEN_Msk      (0x1U &lt;&lt; RCC_APB2SMENR_TIM21SMEN_Pos) </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga694fe22a4007d07c8f6a441f077555be"> 4527</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM21SMEN          RCC_APB2SMENR_TIM21SMEN_Msk           </span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM22SMEN_Pos      (5U)                                  </span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5423a50c6a5734b27c29acf85fb0dd51"> 4529</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM22SMEN_Msk      (0x1U &lt;&lt; RCC_APB2SMENR_TIM22SMEN_Pos) </span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac62384b4e1c14bcfdebedf73e2d1eece"> 4530</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM22SMEN          RCC_APB2SMENR_TIM22SMEN_Msk           </span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN_Pos        (9U)                                  </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad92e6d75807875991e7ff41f633328b4"> 4532</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN_Msk        (0x1U &lt;&lt; RCC_APB2SMENR_ADCSMEN_Pos)   </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e4ae13a516accc51c42e7e44c718e5e"> 4533</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN            RCC_APB2SMENR_ADCSMEN_Msk             </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Pos       (12U)                                 </span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9c3a0d28ba25424e20830078024ec02"> 4535</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Msk       (0x1U &lt;&lt; RCC_APB2SMENR_SPI1SMEN_Pos)  </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b9164b500cb287452cfdc01998f95b4"> 4536</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN           RCC_APB2SMENR_SPI1SMEN_Msk            </span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Pos     (14U)                                 </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a58d50d3832c8888a70cba643b79921"> 4538</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Msk     (0x1U &lt;&lt; RCC_APB2SMENR_USART1SMEN_Pos) </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa74bf90d8f616371bf41191ee161175e"> 4539</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN         RCC_APB2SMENR_USART1SMEN_Msk          </span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_DBGSMEN_Pos        (22U)                                 </span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e8255a9221b727ede136b2a5d6eca8d"> 4541</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_DBGSMEN_Msk        (0x1U &lt;&lt; RCC_APB2SMENR_DBGSMEN_Pos)   </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73f7429d8f1e274cd8e3ae3c3e898410"> 4542</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_DBGSMEN            RCC_APB2SMENR_DBGSMEN_Msk             </span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga077f9c5c8462a611b2cb9f5160fd3b8e"> 4545</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_ADC1SMEN              RCC_APB2SMENR_ADCSMEN         </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb710bd6e110093c5a5f95700ea0a015"> 4546</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_DBGMCUSMEN            RCC_APB2SMENR_DBGSMEN         </span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1SMENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM2SMEN_Pos       (0U)                                  </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa050311369feafe5d9a6351cc6449247"> 4550</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM2SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_TIM2SMEN_Pos)  </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28a2fdc0772dcf0bc2c0a448c56ce45b"> 4551</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM2SMEN           RCC_APB1SMENR_TIM2SMEN_Msk            </span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM3SMEN_Pos       (1U)                                  </span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1fa881e2ba9b7c3d4da243857e9570f"> 4553</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM3SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_TIM3SMEN_Pos)  </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c7afec0290d12dbbf9c0503e0914815"> 4554</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM3SMEN           RCC_APB1SMENR_TIM3SMEN_Msk            </span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM6SMEN_Pos       (4U)                                  </span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6639f2d0972d67a8bdbf0a463d741ffa"> 4556</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM6SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_TIM6SMEN_Pos)  </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga840e7c6c56539a0113dba358ea6e966a"> 4557</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM6SMEN           RCC_APB1SMENR_TIM6SMEN_Msk            </span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM7SMEN_Pos       (5U)                                  </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10a7145b07e1f009a0327073be910f6e"> 4559</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM7SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_TIM7SMEN_Pos)  </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacabac86fe2e3a8a81d1f24b61388430a"> 4560</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_TIM7SMEN           RCC_APB1SMENR_TIM7SMEN_Msk            </span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LCDSMEN_Pos        (9U)                                  </span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ef43c803a70759b9da53b8bf35accdd"> 4562</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LCDSMEN_Msk        (0x1U &lt;&lt; RCC_APB1SMENR_LCDSMEN_Pos)   </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdf59b39a76fb9ab06aa65689bd2c6ba"> 4563</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LCDSMEN            RCC_APB1SMENR_LCDSMEN_Msk             </span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_WWDGSMEN_Pos       (11U)                                 </span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84c69d8d53dd0113a8b4309d533622da"> 4565</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_WWDGSMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_WWDGSMEN_Pos)  </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9cb6a7024a85b37faefcd53e813215f"> 4566</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_WWDGSMEN           RCC_APB1SMENR_WWDGSMEN_Msk            </span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_SPI2SMEN_Pos       (14U)                                 </span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa6b68da776e32ad6497b678c20ae56a"> 4568</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_SPI2SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_SPI2SMEN_Pos)  </span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga783237a1f4b1a013721899d69d4a8aff"> 4569</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_SPI2SMEN           RCC_APB1SMENR_SPI2SMEN_Msk            </span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART2SMEN_Pos     (17U)                                 </span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d0431a5378a7339f5e332c7b7374fe3"> 4571</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART2SMEN_Msk     (0x1U &lt;&lt; RCC_APB1SMENR_USART2SMEN_Pos) </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfb9681e4dd7d970db47a225fe471b7b"> 4572</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART2SMEN         RCC_APB1SMENR_USART2SMEN_Msk          </span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LPUART1SMEN_Pos    (18U)                                 </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab3800ef406cbe7c71a2db4ae9e3139f"> 4574</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LPUART1SMEN_Msk    (0x1U &lt;&lt; RCC_APB1SMENR_LPUART1SMEN_Pos) </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga070db3e277cd56d90d65c81ede851014"> 4575</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LPUART1SMEN        RCC_APB1SMENR_LPUART1SMEN_Msk         </span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART4SMEN_Pos     (19U)                                 </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dbc239598ff03cc6c7b8b5a075a7e6f"> 4577</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART4SMEN_Msk     (0x1U &lt;&lt; RCC_APB1SMENR_USART4SMEN_Pos) </span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fb5ed14b0244dd143e17567a7d809a8"> 4578</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART4SMEN         RCC_APB1SMENR_USART4SMEN_Msk          </span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART5SMEN_Pos     (20U)                                 </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59195a21c48528f4c6ca90d05c38a998"> 4580</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART5SMEN_Msk     (0x1U &lt;&lt; RCC_APB1SMENR_USART5SMEN_Pos) </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf8809043548b68a8bc9b1081f31c365"> 4581</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USART5SMEN         RCC_APB1SMENR_USART5SMEN_Msk          </span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C1SMEN_Pos       (21U)                                 </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5977ba075e224463e2742eadfbb526d5"> 4583</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C1SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_I2C1SMEN_Pos)  </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabed14695be0e96d0bc971a8c170a17f"> 4584</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C1SMEN           RCC_APB1SMENR_I2C1SMEN_Msk            </span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C2SMEN_Pos       (22U)                                 </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga972eda4421855cdcb34df4bc4cee23b1"> 4586</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C2SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_I2C2SMEN_Pos)  </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9826cefcb2baf55a35e28a32da17ba47"> 4587</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C2SMEN           RCC_APB1SMENR_I2C2SMEN_Msk            </span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USBSMEN_Pos        (23U)                                 </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6271ff69eb3f0927c8478f986761a2a0"> 4589</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USBSMEN_Msk        (0x1U &lt;&lt; RCC_APB1SMENR_USBSMEN_Pos)   </span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4073556fef37acaf85ad74efd790228"> 4590</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_USBSMEN            RCC_APB1SMENR_USBSMEN_Msk             </span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_CRSSMEN_Pos        (27U)                                 </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b908e010e255b5e40b3cac7a8c8da4d"> 4592</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_CRSSMEN_Msk        (0x1U &lt;&lt; RCC_APB1SMENR_CRSSMEN_Pos)   </span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4794a673a43e7e33c15451ed4a8b1515"> 4593</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_CRSSMEN            RCC_APB1SMENR_CRSSMEN_Msk             </span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_PWRSMEN_Pos        (28U)                                 </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63a8528f770ff8a351cbbefce1fc5db6"> 4595</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_PWRSMEN_Msk        (0x1U &lt;&lt; RCC_APB1SMENR_PWRSMEN_Pos)   </span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f0d961d336ef5a1328d5411a6282710"> 4596</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_PWRSMEN            RCC_APB1SMENR_PWRSMEN_Msk             </span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_DACSMEN_Pos        (29U)                                 </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a41a44ad10b7d8621cb3b87be9019c0"> 4598</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_DACSMEN_Msk        (0x1U &lt;&lt; RCC_APB1SMENR_DACSMEN_Pos)   </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad037ac51be0ee9c0a799eb1cecd2fc70"> 4599</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_DACSMEN            RCC_APB1SMENR_DACSMEN_Msk             </span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C3SMEN_Pos       (30U)                                 </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0deb31b6b5e9966b485cb4e63f06e580"> 4601</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C3SMEN_Msk       (0x1U &lt;&lt; RCC_APB1SMENR_I2C3SMEN_Pos)  </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7044627987f472faf1ff7b20d07bce29"> 4602</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_I2C3SMEN           RCC_APB1SMENR_I2C3SMEN_Msk            </span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LPTIM1SMEN_Pos     (31U)                                 </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6b80b569622ec50dcab45bcb33e3216"> 4604</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LPTIM1SMEN_Msk     (0x1U &lt;&lt; RCC_APB1SMENR_LPTIM1SMEN_Pos) </span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga749d9d67812878066fb8161eb7d8c3d5"> 4605</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR_LPTIM1SMEN         RCC_APB1SMENR_LPTIM1SMEN_Msk          </span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CCIPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;</div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27723a570f3d85fe192d4af59ebcda96"> 4609</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_Pos          (0U)                                  </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74b4a5560f21d5d32c154f6b6f178047"> 4610</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_Msk          (0x3U &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32f8412a25c5a3b6dd8c8298caca860c"> 4611</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk               </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c"> 4612</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_0            (0x1U &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad47cd43189231fab97390f10ca36708e"> 4613</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_1            (0x2U &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_Pos          (2U)                                  </span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3"> 4617</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_Msk          (0x3U &lt;&lt; RCC_CCIPR_USART2SEL_Pos)     </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82c3fac770b150f2989fb4c45648aaed"> 4618</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk               </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1490e1fbe2652068968465672856e2a"> 4619</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_0            (0x1U &lt;&lt; RCC_CCIPR_USART2SEL_Pos)     </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac25b3af6ced5f74059e46853bb0394ad"> 4620</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_1            (0x2U &lt;&lt; RCC_CCIPR_USART2SEL_Pos)     </span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Pos         (10U)                                 </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00f7894041a687c5edac21bee3099914"> 4624</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Msk         (0x3U &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)    </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae21eb98c76d77916109c378bd1bfe"> 4625</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk              </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc899330ac150c5a6c3c491df3cbcd15"> 4626</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_0           (0x1U &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)    </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de"> 4627</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_1           (0x2U &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)    </span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Pos            (12U)                                 </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00ba7eb729c4dab340204694c17030e8"> 4631</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Msk            (0x3U &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d6642e349b787f27dba7198f0a93653"> 4632</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk                 </span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80f25be5114707e38b2e8acc9dbb6da7"> 4633</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_0              (0x1U &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93e71b9151729a98fa44ac992f06aeda"> 4634</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_1              (0x2U &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Pos            (16U)                                 </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f96c2a69970f3e336311b7c9d712d3"> 4638</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Msk            (0x3U &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)       </span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd65a0c9c299318e3aaca57539103513"> 4639</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C3SEL                RCC_CCIPR_I2C3SEL_Msk                 </span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0e8aee6feb929026ce03f0e79bfc004"> 4640</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C3SEL_0              (0x1U &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)       </span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78e9d517a1d55788cd4b9272789106c2"> 4641</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C3SEL_1              (0x2U &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)       </span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)                                 </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68ad40708a0463efa8074707594aa855"> 4645</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3U &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)     </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9eaab25edaafed6b067b7fdcb982f33"> 4646</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk               </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b"> 4647</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_0            (0x1U &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)     </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc1b11ae30a53195d0a67e7236b573b2"> 4648</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_1            (0x2U &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)     </span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define RCC_CCIPR_HSI48SEL_Pos           (26U)                                 </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaec8aa955619366800501dd5777d9b4f"> 4652</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_HSI48SEL_Msk           (0x1U &lt;&lt; RCC_CCIPR_HSI48SEL_Pos)      </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e"> 4653</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_HSI48SEL               RCC_CCIPR_HSI48SEL_Msk                </span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define RCC_CCIPR_HSI48MSEL                 RCC_CCIPR_HSI48SEL</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CSR register  *******************/</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                (0U)                                  </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe63b332158f8886948205ff9edcf248"> 4660</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                (0x1U &lt;&lt; RCC_CSR_LSION_Pos)           </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 4661</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk                     </span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos               (1U)                                  </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49a5c93576efd3e5d284351db6125373"> 4663</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk               (0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)          </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb"> 4664</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk                    </span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON_Pos                (8U)                                  </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cab465853dbc54d86941f95a5d9715b"> 4667</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON_Msk                (0x1U &lt;&lt; RCC_CSR_LSEON_Pos)           </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5e71f3e06f010bbf7592571e541869a"> 4668</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON                    RCC_CSR_LSEON_Msk                     </span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define RCC_CSR_LSERDY_Pos               (9U)                                  </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2"> 4670</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSERDY_Msk               (0x1U &lt;&lt; RCC_CSR_LSERDY_Pos)          </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef6f70de38e3cd825b7126ef317b955c"> 4671</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSERDY                   RCC_CSR_LSERDY_Msk                    </span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP_Pos               (10U)                                 </span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e"> 4673</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP_Msk               (0x1U &lt;&lt; RCC_CSR_LSEBYP_Pos)          </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f5198ce9785eab7b8a483b092ff067b"> 4674</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP                   RCC_CSR_LSEBYP_Msk                    </span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define RCC_CSR_LSEDRV_Pos               (11U)                                 </span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd5cefa46a0ea6af6b039a34e5267953"> 4677</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEDRV_Msk               (0x3U &lt;&lt; RCC_CSR_LSEDRV_Pos)          </span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94035e22789daabd92f0033fde51f815"> 4678</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEDRV                   RCC_CSR_LSEDRV_Msk                    </span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa646dd5c63e7f8fb647ba27898eab08f"> 4679</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEDRV_0                 (0x1U &lt;&lt; RCC_CSR_LSEDRV_Pos)          </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8fed5734bffc6ea6250730c0c79bb0c"> 4680</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEDRV_1                 (0x2U &lt;&lt; RCC_CSR_LSEDRV_Pos)          </span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSON_Pos             (13U)                                 </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb"> 4683</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSON_Msk             (0x1U &lt;&lt; RCC_CSR_LSECSSON_Pos)        </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae04acc4f20a344f54ef5611a066f6f7"> 4684</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSON                 RCC_CSR_LSECSSON_Msk                  </span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSD_Pos              (14U)                                 </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffb99fe2aa8154310b96b4627017ad81"> 4686</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSD_Msk              (0x1U &lt;&lt; RCC_CSR_LSECSSD_Pos)         </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb783f6cf3e637a310edf19c63eef951"> 4687</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSD                  RCC_CSR_LSECSSD_Msk                   </span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_Pos               (16U)                                 </span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae262979f475d1e5681dfc5a1e31fa535"> 4691</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_Msk               (0x3U &lt;&lt; RCC_CSR_RTCSEL_Pos)          </span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42"> 4692</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL                   RCC_CSR_RTCSEL_Msk                    </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b13f18d53d5d61deda138fe1603e493"> 4693</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_0                 (0x1U &lt;&lt; RCC_CSR_RTCSEL_Pos)          </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e1d1b52267c2916df4ff546ad78f78d"> 4694</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_1                 (0x2U &lt;&lt; RCC_CSR_RTCSEL_Pos)          </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88bbe702356ab1d39a35b89c4be88446"> 4696</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_NOCLOCK               (0x00000000U)                     </span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_Pos           (16U)                                 </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28e5f56b47e136e804d9eccce2bc31cb"> 4698</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_Msk           (0x1U &lt;&lt; RCC_CSR_RTCSEL_LSE_Pos)      </span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c"> 4699</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSE               RCC_CSR_RTCSEL_LSE_Msk                </span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_Pos           (17U)                                 </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadaab9fc168add00f6cad6ac8bc36a13b"> 4701</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_Msk           (0x1U &lt;&lt; RCC_CSR_RTCSEL_LSI_Pos)      </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41"> 4702</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSI               RCC_CSR_RTCSEL_LSI_Msk                </span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_Pos           (16U)                                 </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga665092ea4762157e0887b06f586d63da"> 4704</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_Msk           (0x3U &lt;&lt; RCC_CSR_RTCSEL_HSE_Pos)      </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63cfa8b19f84b2018e49afb4c69a76da"> 4705</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_HSE               RCC_CSR_RTCSEL_HSE_Msk                </span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN_Pos                (18U)                                 </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6cc2d2a273c32f712211638f75f2739"> 4708</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN_Msk                (0x1U &lt;&lt; RCC_CSR_RTCEN_Pos)           </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf06cc284da6687ccce83abb3696613f9"> 4709</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN                    RCC_CSR_RTCEN_Msk                     </span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST_Pos               (19U)                                 </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cf70b1b52a7b47d83506698ae851879"> 4711</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST_Msk               (0x1U &lt;&lt; RCC_CSR_RTCRST_Pos)          </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5"> 4712</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST                   RCC_CSR_RTCRST_Msk                    </span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                 (23U)                                 </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4715</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                 (0x1U &lt;&lt; RCC_CSR_RMVF_Pos)            </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716"> 4716</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk                      </span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define RCC_CSR_FWRSTF_Pos               (24U)                                 </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f66bbf66df7118a41b3835ce9904fed"> 4718</a></span>&#160;<span class="preprocessor">#define RCC_CSR_FWRSTF_Msk               (0x1U &lt;&lt; RCC_CSR_FWRSTF_Pos)          </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga326fa3b1563f38925e2a02f641a8d553"> 4719</a></span>&#160;<span class="preprocessor">#define RCC_CSR_FWRSTF                   RCC_CSR_FWRSTF_Msk                    </span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos              (25U)                                 </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 4721</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk              (0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos)         </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef"> 4722</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk                   </span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos              (26U)                                 </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4724</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk              (0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos)         </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 4725</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk                   </span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos              (27U)                                 </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4727</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk              (0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos)         </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 4728</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                  RCC_CSR_PORRSTF_Msk                   </span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos              (28U)                                 </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4730</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk              (0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos)         </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f"> 4731</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk                   </span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos             (29U)                                 </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4733</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk             (0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos)        </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 4734</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk                  </span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos             (30U)                                 </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4736</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk             (0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos)        </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 4737</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk                  </span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos             (31U)                                 </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4739</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk             (0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos)        </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 4740</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk                  </span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga465307306b8e94ad8ed61f8aa62b62e5"> 4743</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBL                         RCC_CSR_OBLRSTF               </span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment">/*                                    RNG                                     */</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN_Pos    (2U)                                               </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73"> 4753</a></span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN_Msk    (0x1U &lt;&lt; RNG_CR_RNGEN_Pos)                         </span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk                                   </span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define RNG_CR_IE_Pos       (3U)                                               </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8253017bd1f0d7652f107266ffb0297b"> 4756</a></span>&#160;<span class="preprocessor">#define RNG_CR_IE_Msk       (0x1U &lt;&lt; RNG_CR_IE_Pos)                            </span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define RNG_CR_IE           RNG_CR_IE_Msk                                      </span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define RNG_SR_DRDY_Pos     (0U)                                               </span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b"> 4761</a></span>&#160;<span class="preprocessor">#define RNG_SR_DRDY_Msk     (0x1U &lt;&lt; RNG_SR_DRDY_Pos)                          </span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define RNG_SR_DRDY         RNG_SR_DRDY_Msk                                    </span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define RNG_SR_CECS_Pos     (1U)                                               </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga699d24eb133814c5be46fe6e588cc093"> 4764</a></span>&#160;<span class="preprocessor">#define RNG_SR_CECS_Msk     (0x1U &lt;&lt; RNG_SR_CECS_Pos)                          </span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define RNG_SR_CECS         RNG_SR_CECS_Msk                                    </span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define RNG_SR_SECS_Pos     (2U)                                               </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d"> 4767</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECS_Msk     (0x1U &lt;&lt; RNG_SR_SECS_Pos)                          </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define RNG_SR_SECS         RNG_SR_SECS_Msk                                    </span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define RNG_SR_CEIS_Pos     (5U)                                               </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3efcca0c0381982a8044d09aaa6b6df9"> 4770</a></span>&#160;<span class="preprocessor">#define RNG_SR_CEIS_Msk     (0x1U &lt;&lt; RNG_SR_CEIS_Pos)                          </span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define RNG_SR_CEIS         RNG_SR_CEIS_Msk                                    </span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define RNG_SR_SEIS_Pos     (6U)                                               </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d78e80e064c7746b98ed89304aab367"> 4773</a></span>&#160;<span class="preprocessor">#define RNG_SR_SEIS_Msk     (0x1U &lt;&lt; RNG_SR_SEIS_Pos)                          </span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define RNG_SR_SEIS         RNG_SR_SEIS_Msk                                    </span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">* @brief Specific device feature definitions</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define RTC_TAMPER1_SUPPORT</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define RTC_TAMPER3_SUPPORT</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define RTC_WAKEUP_SUPPORT</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define RTC_BACKUP_SUPPORT</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                  (22U)                                   </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4792</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                  (0x1U &lt;&lt; RTC_TR_PM_Pos)                 </span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define RTC_TR_PM                      RTC_TR_PM_Msk                           </span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                  (20U)                                   </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4795</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                  (0x3U &lt;&lt; RTC_TR_HT_Pos)                 </span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor">#define RTC_TR_HT                      RTC_TR_HT_Msk                           </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4797</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                    (0x1U &lt;&lt; RTC_TR_HT_Pos)                 </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4798</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                    (0x2U &lt;&lt; RTC_TR_HT_Pos)                 </span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                  (16U)                                   </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4800</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                  (0xFU &lt;&lt; RTC_TR_HU_Pos)                 </span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define RTC_TR_HU                      RTC_TR_HU_Msk                           </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddad920d5681960fa702b988ef1f82be"> 4802</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                    (0x1U &lt;&lt; RTC_TR_HU_Pos)                 </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4803</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                    (0x2U &lt;&lt; RTC_TR_HU_Pos)                 </span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4804</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                    (0x4U &lt;&lt; RTC_TR_HU_Pos)                 </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4805</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                    (0x8U &lt;&lt; RTC_TR_HU_Pos)                 </span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos                 (12U)                                   </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4807</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk                 (0x7U &lt;&lt; RTC_TR_MNT_Pos)                </span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                     RTC_TR_MNT_Msk                          </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4809</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                   (0x1U &lt;&lt; RTC_TR_MNT_Pos)                </span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4810</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                   (0x2U &lt;&lt; RTC_TR_MNT_Pos)                </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4811</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                   (0x4U &lt;&lt; RTC_TR_MNT_Pos)                </span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos                 (8U)                                    </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4813</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk                 (0xFU &lt;&lt; RTC_TR_MNU_Pos)                </span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                     RTC_TR_MNU_Msk                          </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad91d7700822050a352e53aff372a697b"> 4815</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                   (0x1U &lt;&lt; RTC_TR_MNU_Pos)                </span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4816</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                   (0x2U &lt;&lt; RTC_TR_MNU_Pos)                </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4817</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                   (0x4U &lt;&lt; RTC_TR_MNU_Pos)                </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4818</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                   (0x8U &lt;&lt; RTC_TR_MNU_Pos)                </span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                  (4U)                                    </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4820</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                  (0x7U &lt;&lt; RTC_TR_ST_Pos)                 </span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define RTC_TR_ST                      RTC_TR_ST_Msk                           </span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4822</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                    (0x1U &lt;&lt; RTC_TR_ST_Pos)                 </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4823</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                    (0x2U &lt;&lt; RTC_TR_ST_Pos)                 </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4824</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                    (0x4U &lt;&lt; RTC_TR_ST_Pos)                 </span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                  (0U)                                    </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4826</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                  (0xFU &lt;&lt; RTC_TR_SU_Pos)                 </span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define RTC_TR_SU                      RTC_TR_SU_Msk                           </span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4828</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                    (0x1U &lt;&lt; RTC_TR_SU_Pos)                 </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4829</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                    (0x2U &lt;&lt; RTC_TR_SU_Pos)                 </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4830</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                    (0x4U &lt;&lt; RTC_TR_SU_Pos)                 </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4831</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                    (0x8U &lt;&lt; RTC_TR_SU_Pos)                 </span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                  (20U)                                   </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4835</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                  (0xFU &lt;&lt; RTC_DR_YT_Pos)                 </span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define RTC_DR_YT                      RTC_DR_YT_Msk                           </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4837</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                    (0x1U &lt;&lt; RTC_DR_YT_Pos)                 </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4838</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                    (0x2U &lt;&lt; RTC_DR_YT_Pos)                 </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4839</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                    (0x4U &lt;&lt; RTC_DR_YT_Pos)                 </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4840</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                    (0x8U &lt;&lt; RTC_DR_YT_Pos)                 </span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                  (16U)                                   </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261de093e10c99df510d650bea7b65bb"> 4842</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                  (0xFU &lt;&lt; RTC_DR_YU_Pos)                 </span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define RTC_DR_YU                      RTC_DR_YU_Msk                           </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4844</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                    (0x1U &lt;&lt; RTC_DR_YU_Pos)                 </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4845</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                    (0x2U &lt;&lt; RTC_DR_YU_Pos)                 </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4846</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                    (0x4U &lt;&lt; RTC_DR_YU_Pos)                 </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4847</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                    (0x8U &lt;&lt; RTC_DR_YU_Pos)                 </span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos                 (13U)                                   </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4849</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk                 (0x7U &lt;&lt; RTC_DR_WDU_Pos)                </span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                     RTC_DR_WDU_Msk                          </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4851</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                   (0x1U &lt;&lt; RTC_DR_WDU_Pos)                </span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4852</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                   (0x2U &lt;&lt; RTC_DR_WDU_Pos)                </span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4853</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                   (0x4U &lt;&lt; RTC_DR_WDU_Pos)                </span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                  (12U)                                   </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5358d94c842b122b8bd260a855afb483"> 4855</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                  (0x1U &lt;&lt; RTC_DR_MT_Pos)                 </span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define RTC_DR_MT                      RTC_DR_MT_Msk                           </span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                  (8U)                                    </span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4858</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                  (0xFU &lt;&lt; RTC_DR_MU_Pos)                 </span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define RTC_DR_MU                      RTC_DR_MU_Msk                           </span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4860</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                    (0x1U &lt;&lt; RTC_DR_MU_Pos)                 </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4861</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                    (0x2U &lt;&lt; RTC_DR_MU_Pos)                 </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4862</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                    (0x4U &lt;&lt; RTC_DR_MU_Pos)                 </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4863</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                    (0x8U &lt;&lt; RTC_DR_MU_Pos)                 </span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                  (4U)                                    </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4865</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                  (0x3U &lt;&lt; RTC_DR_DT_Pos)                 </span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define RTC_DR_DT                      RTC_DR_DT_Msk                           </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4867</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                    (0x1U &lt;&lt; RTC_DR_DT_Pos)                 </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga546b218e45c1297e39a586204268cf9d"> 4868</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                    (0x2U &lt;&lt; RTC_DR_DT_Pos)                 </span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                  (0U)                                    </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 4870</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                  (0xFU &lt;&lt; RTC_DR_DU_Pos)                 </span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define RTC_DR_DU                      RTC_DR_DU_Msk                           </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 4872</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                    (0x1U &lt;&lt; RTC_DR_DU_Pos)                 </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 4873</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                    (0x2U &lt;&lt; RTC_DR_DU_Pos)                 </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 4874</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                    (0x4U &lt;&lt; RTC_DR_DU_Pos)                 </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad54e249241aebdda778618f35dce9f66"> 4875</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                    (0x8U &lt;&lt; RTC_DR_DU_Pos)                 </span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos                 (23U)                                   </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 4879</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk                 (0x1U &lt;&lt; RTC_CR_COE_Pos)                </span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define RTC_CR_COE                     RTC_CR_COE_Msk                          </span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos                (21U)                                   </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb684c910bd8e726378e0b51732f952f"> 4882</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk                (0x3U &lt;&lt; RTC_CR_OSEL_Pos)               </span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                    RTC_CR_OSEL_Msk                         </span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 4884</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                  (0x1U &lt;&lt; RTC_CR_OSEL_Pos)               </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 4885</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                  (0x2U &lt;&lt; RTC_CR_OSEL_Pos)               </span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos                 (20U)                                   </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 4887</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk                 (0x1U &lt;&lt; RTC_CR_POL_Pos)                </span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define RTC_CR_POL                     RTC_CR_POL_Msk                          </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos               (19U)                                   </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 4890</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk               (0x1U &lt;&lt; RTC_CR_COSEL_Pos)              </span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                   RTC_CR_COSEL_Msk                        </span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Pos                 (18U)                                   </span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36d97bd24d58dc469d3992a68a457a02"> 4893</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Msk                 (0x1U &lt;&lt; RTC_CR_BCK_Pos)                </span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                     RTC_CR_BCK_Msk                          </span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos               (17U)                                   </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62402c843252c70670b4b6c9ffec5880"> 4896</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk               (0x1U &lt;&lt; RTC_CR_SUB1H_Pos)              </span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                   RTC_CR_SUB1H_Msk                        </span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos               (16U)                                   </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 4899</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk               (0x1U &lt;&lt; RTC_CR_ADD1H_Pos)              </span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                   RTC_CR_ADD1H_Msk                        </span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos                (15U)                                   </span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 4902</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk                (0x1U &lt;&lt; RTC_CR_TSIE_Pos)               </span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                    RTC_CR_TSIE_Msk                         </span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Pos               (14U)                                   </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 4905</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Msk               (0x1U &lt;&lt; RTC_CR_WUTIE_Pos)              </span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                   RTC_CR_WUTIE_Msk                        </span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Pos              (13U)                                   </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e79f603f18cfbc266cc55162b739260"> 4908</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Msk              (0x1U &lt;&lt; RTC_CR_ALRBIE_Pos)             </span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                  RTC_CR_ALRBIE_Msk                       </span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos              (12U)                                   </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 4911</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk              (0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)             </span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                  RTC_CR_ALRAIE_Msk                       </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos                 (11U)                                   </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 4914</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk                 (0x1U &lt;&lt; RTC_CR_TSE_Pos)                </span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                     RTC_CR_TSE_Msk                          </span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Pos                (10U)                                   </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 4917</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Msk                (0x1U &lt;&lt; RTC_CR_WUTE_Pos)               </span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                    RTC_CR_WUTE_Msk                         </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Pos               (9U)                                    </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 4920</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Msk               (0x1U &lt;&lt; RTC_CR_ALRBE_Pos)              </span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                   RTC_CR_ALRBE_Msk                        </span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos               (8U)                                    </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 4923</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk               (0x1U &lt;&lt; RTC_CR_ALRAE_Pos)              </span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                   RTC_CR_ALRAE_Msk                        </span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos                 (6U)                                    </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6634873135b509b3a483abcbd1e0f347"> 4926</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk                 (0x1U &lt;&lt; RTC_CR_FMT_Pos)                </span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                     RTC_CR_FMT_Msk                          </span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos             (5U)                                    </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 4929</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk             (0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)            </span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                 RTC_CR_BYPSHAD_Msk                      </span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos             (4U)                                    </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 4932</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk             (0x1U &lt;&lt; RTC_CR_REFCKON_Pos)            </span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                 RTC_CR_REFCKON_Msk                      </span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos              (3U)                                    </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 4935</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk              (0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)             </span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                  RTC_CR_TSEDGE_Msk                       </span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Pos             (0U)                                    </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 4938</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Msk             (0x7U &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                 RTC_CR_WUCKSEL_Msk                      </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 4940</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0               (0x1U &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 4941</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1               (0x2U &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad247ac722f6900744cdc16f8f45ed923"> 4942</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2               (0x4U &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos            (16U)                                   </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 4946</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk            (0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)           </span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                RTC_ISR_RECALPF_Msk                     </span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F_Pos             (15U)                                   </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a"> 4949</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F_Msk             (0x1U &lt;&lt; RTC_ISR_TAMP3F_Pos)            </span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F                 RTC_ISR_TAMP3F_Msk                      </span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos             (14U)                                   </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga436cbba9b17ad91735e876596c8a6914"> 4952</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk             (0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)            </span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                 RTC_ISR_TAMP2F_Msk                      </span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos             (13U)                                   </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 4955</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk             (0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)            </span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                 RTC_ISR_TAMP1F_Msk                      </span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos              (12U)                                   </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 4958</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk              (0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)             </span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                  RTC_ISR_TSOVF_Msk                       </span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos                (11U)                                   </span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 4961</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk                (0x1U &lt;&lt; RTC_ISR_TSF_Pos)               </span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                    RTC_ISR_TSF_Msk                         </span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Pos               (10U)                                   </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53360cc2baf2a2142289493b2a16c372"> 4964</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Msk               (0x1U &lt;&lt; RTC_ISR_WUTF_Pos)              </span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                   RTC_ISR_WUTF_Msk                        </span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Pos              (9U)                                    </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac80e30a64a34bd547229f68b76d63a87"> 4967</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Msk              (0x1U &lt;&lt; RTC_ISR_ALRBF_Pos)             </span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                  RTC_ISR_ALRBF_Msk                       </span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos              (8U)                                    </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 4970</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk              (0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)             </span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                  RTC_ISR_ALRAF_Msk                       </span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos               (7U)                                    </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5e864e670cc4643c1e65b21da150c74"> 4973</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk               (0x1U &lt;&lt; RTC_ISR_INIT_Pos)              </span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                   RTC_ISR_INIT_Msk                        </span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos              (6U)                                    </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 4976</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk              (0x1U &lt;&lt; RTC_ISR_INITF_Pos)             </span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                  RTC_ISR_INITF_Msk                       </span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos                (5U)                                    </span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 4979</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk                (0x1U &lt;&lt; RTC_ISR_RSF_Pos)               </span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                    RTC_ISR_RSF_Msk                         </span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos              (4U)                                    </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25131777233cef2dfffdc178667559e4"> 4982</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk              (0x1U &lt;&lt; RTC_ISR_INITS_Pos)             </span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                  RTC_ISR_INITS_Msk                       </span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos               (3U)                                    </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36cc41c7b626c5047f97fac12337395d"> 4985</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk               (0x1U &lt;&lt; RTC_ISR_SHPF_Pos)              </span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                   RTC_ISR_SHPF_Msk                        </span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Pos              (2U)                                    </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga673f0ff6267142391ca1d37289b305f2"> 4988</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Msk              (0x1U &lt;&lt; RTC_ISR_WUTWF_Pos)             </span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                  RTC_ISR_WUTWF_Msk                       </span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Pos             (1U)                                    </span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b"> 4991</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Msk             (0x1U &lt;&lt; RTC_ISR_ALRBWF_Pos)            </span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                 RTC_ISR_ALRBWF_Msk                      </span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos             (0U)                                    </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 4994</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk             (0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)            </span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                 RTC_ISR_ALRAWF_Msk                      </span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos          (16U)                                   </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f883861bb963a097885c5773f3c0b15"> 4999</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk          (0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)        </span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A              RTC_PRER_PREDIV_A_Msk                   </span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos          (0U)                                    </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga776acde6c1789c37371eb440492825ab"> 5002</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk          (0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)      </span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S              RTC_PRER_PREDIV_S_Msk                   </span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Pos               (0U)                                    </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 5007</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Msk               (0xFFFFU &lt;&lt; RTC_WUTR_WUT_Pos)           </span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                   RTC_WUTR_WUT_Msk                        </span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos            (31U)                                   </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ade8f686276ed4761f3741cd928b500"> 5012</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk            (0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)           </span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                RTC_ALRMAR_MSK4_Msk                     </span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos           (30U)                                   </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccf0424c522933862730917c9c79f81b"> 5015</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk           (0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)          </span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL               RTC_ALRMAR_WDSEL_Msk                    </span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos              (28U)                                   </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b864018e7de62c954d6fff34bde926f"> 5018</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk              (0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)             </span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                  RTC_ALRMAR_DT_Msk                       </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 5020</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                (0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)             </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 5021</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                (0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)             </span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos              (24U)                                   </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f818fa2666247ad93611752020097b1"> 5023</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk              (0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                  RTC_ALRMAR_DU_Msk                       </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 5025</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                (0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 5026</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                (0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 5027</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                (0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 5028</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                (0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos            (23U)                                   </span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 5030</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk            (0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)           </span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                RTC_ALRMAR_MSK3_Msk                     </span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos              (22U)                                   </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 5033</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk              (0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)             </span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                  RTC_ALRMAR_PM_Msk                       </span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos              (20U)                                   </span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 5036</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk              (0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)             </span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                  RTC_ALRMAR_HT_Msk                       </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 5038</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                (0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)             </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab50f98903ad0183c52c40375d45d4d77"> 5039</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                (0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)             </span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos              (16U)                                   </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 5041</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk              (0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                  RTC_ALRMAR_HU_Msk                       </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga756c2c137f6d1f89bba95347245b014c"> 5043</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                (0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2068b4116fca73a63b1c98f51902acef"> 5044</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                (0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 5045</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                (0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 5046</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                (0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos            (15U)                                   </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe0fda62acb0b820b859291e4b45e409"> 5048</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk            (0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)           </span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                RTC_ALRMAR_MSK2_Msk                     </span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos             (12U)                                   </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 5051</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk             (0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                 RTC_ALRMAR_MNT_Msk                      </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 5053</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0               (0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 5054</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1               (0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf766f39637efe114b38a1aceb352328d"> 5055</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2               (0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos             (8U)                                    </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 5057</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk             (0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                 RTC_ALRMAR_MNU_Msk                      </span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 5059</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0               (0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 5060</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1               (0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc164d7ff70842858281cfaff5f29374"> 5061</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2               (0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 5062</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3               (0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos            (7U)                                    </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga838b33a3595df6fe68152bb31f812beb"> 5064</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk            (0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)           </span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                RTC_ALRMAR_MSK1_Msk                     </span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos              (4U)                                    </span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 5067</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk              (0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                  RTC_ALRMAR_ST_Msk                       </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 5069</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                (0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 5070</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                (0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 5071</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                (0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos              (0U)                                    </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37bf69143ae7921782d1baa390c1c866"> 5073</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk              (0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                  RTC_ALRMAR_SU_Msk                       </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf99585af681202a201178f8156dffe"> 5075</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                (0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 5076</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                (0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga485a8c274aa56f705dc1363484d7085f"> 5077</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                (0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 5078</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                (0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos            (31U)                                   </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 5082</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk            (0x1U &lt;&lt; RTC_ALRMBR_MSK4_Pos)           </span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                RTC_ALRMBR_MSK4_Msk                     </span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos           (30U)                                   </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 5085</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk           (0x1U &lt;&lt; RTC_ALRMBR_WDSEL_Pos)          </span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL               RTC_ALRMBR_WDSEL_Msk                    </span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Pos              (28U)                                   </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 5088</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Msk              (0x3U &lt;&lt; RTC_ALRMBR_DT_Pos)             </span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                  RTC_ALRMBR_DT_Msk                       </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 5090</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                (0x1U &lt;&lt; RTC_ALRMBR_DT_Pos)             </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabeb8410cfd578e600049846a694dc00d"> 5091</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                (0x2U &lt;&lt; RTC_ALRMBR_DT_Pos)             </span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Pos              (24U)                                   </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 5093</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Msk              (0xFU &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                  RTC_ALRMBR_DU_Msk                       </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 5095</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                (0x1U &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 5096</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                (0x2U &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 5097</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                (0x4U &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8551995a404be9f58511ea22dca71f1a"> 5098</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                (0x8U &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos            (23U)                                   </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 5100</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk            (0x1U &lt;&lt; RTC_ALRMBR_MSK3_Pos)           </span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                RTC_ALRMBR_MSK3_Msk                     </span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Pos              (22U)                                   </span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 5103</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Msk              (0x1U &lt;&lt; RTC_ALRMBR_PM_Pos)             </span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                  RTC_ALRMBR_PM_Msk                       </span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Pos              (20U)                                   </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 5106</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Msk              (0x3U &lt;&lt; RTC_ALRMBR_HT_Pos)             </span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                  RTC_ALRMBR_HT_Msk                       </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 5108</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                (0x1U &lt;&lt; RTC_ALRMBR_HT_Pos)             </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 5109</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                (0x2U &lt;&lt; RTC_ALRMBR_HT_Pos)             </span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Pos              (16U)                                   </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16f950667f6001e8b23b88b355cc072a"> 5111</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Msk              (0xFU &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                  RTC_ALRMBR_HU_Msk                       </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 5113</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                (0x1U &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 5114</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                (0x2U &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 5115</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                (0x4U &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae538b44aa24031a294442dc47f6849f5"> 5116</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                (0x8U &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos            (15U)                                   </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 5118</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk            (0x1U &lt;&lt; RTC_ALRMBR_MSK2_Pos)           </span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                RTC_ALRMBR_MSK2_Msk                     </span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Pos             (12U)                                   </span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 5121</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Msk             (0x7U &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                 RTC_ALRMBR_MNT_Msk                      </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 5123</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0               (0x1U &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56977652001bc709e4c37fce5647eb40"> 5124</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1               (0x2U &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 5125</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2               (0x4U &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Pos             (8U)                                    </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14ee879ec288fff19824ee589b54972b"> 5127</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Msk             (0xFU &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                 RTC_ALRMBR_MNU_Msk                      </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 5129</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0               (0x1U &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 5130</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1               (0x2U &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 5131</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2               (0x4U &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 5132</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3               (0x8U &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos            (7U)                                    </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 5134</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk            (0x1U &lt;&lt; RTC_ALRMBR_MSK1_Pos)           </span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                RTC_ALRMBR_MSK1_Msk                     </span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Pos              (4U)                                    </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 5137</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Msk              (0x7U &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                  RTC_ALRMBR_ST_Msk                       </span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 5139</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                (0x1U &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 5140</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                (0x2U &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 5141</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                (0x4U &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Pos              (0U)                                    </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 5143</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Msk              (0xFU &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                  RTC_ALRMBR_SU_Msk                       </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 5145</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                (0x1U &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 5146</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                (0x2U &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 5147</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                (0x4U &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 5148</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                (0x8U &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos                (0U)                                    </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 5152</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk                (0xFFU &lt;&lt; RTC_WPR_KEY_Pos)              </span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                    RTC_WPR_KEY_Msk                         </span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos                 (0U)                                    </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e04530ca01c9863f847c09f51f64304"> 5157</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk                 (0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)             </span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                     RTC_SSR_SS_Msk                          </span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos           (0U)                                    </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 5162</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk           (0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)       </span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS               RTC_SHIFTR_SUBFS_Msk                    </span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos           (31U)                                   </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga145edd31d622a96121168d7f54af1f63"> 5165</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk           (0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)          </span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S               RTC_SHIFTR_ADD1S_Msk                    </span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos                (22U)                                   </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga844125f323c84655caa5d09de90d676a"> 5170</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk                (0x1U &lt;&lt; RTC_TSTR_PM_Pos)               </span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                    RTC_TSTR_PM_Msk                         </span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos                (20U)                                   </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1c592f62a64ad486af67101a02badba"> 5173</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk                (0x3U &lt;&lt; RTC_TSTR_HT_Pos)               </span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                    RTC_TSTR_HT_Msk                         </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b682daaa79917786d55c2bf44a80325"> 5175</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                  (0x1U &lt;&lt; RTC_TSTR_HT_Pos)               </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 5176</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                  (0x2U &lt;&lt; RTC_TSTR_HT_Pos)               </span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos                (16U)                                   </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 5178</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk                (0xFU &lt;&lt; RTC_TSTR_HU_Pos)               </span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                    RTC_TSTR_HU_Msk                         </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 5180</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                  (0x1U &lt;&lt; RTC_TSTR_HU_Pos)               </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 5181</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                  (0x2U &lt;&lt; RTC_TSTR_HU_Pos)               </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 5182</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                  (0x4U &lt;&lt; RTC_TSTR_HU_Pos)               </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 5183</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                  (0x8U &lt;&lt; RTC_TSTR_HU_Pos)               </span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos               (12U)                                   </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 5185</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk               (0x7U &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                   RTC_TSTR_MNT_Msk                        </span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 5187</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                 (0x1U &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf30459ae8455ad0fb382dd866446c83"> 5188</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                 (0x2U &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 5189</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                 (0x4U &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos               (8U)                                    </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989ebeea3d902970e5189c667f08dd57"> 5191</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk               (0xFU &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                   RTC_TSTR_MNU_Msk                        </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5193</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                 (0x1U &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5194</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                 (0x2U &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5195</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                 (0x4U &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5196</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                 (0x8U &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos                (4U)                                    </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 5198</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk                (0x7U &lt;&lt; RTC_TSTR_ST_Pos)               </span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                    RTC_TSTR_ST_Msk                         </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5200</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                  (0x1U &lt;&lt; RTC_TSTR_ST_Pos)               </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga807073dc98612721530a79df5b5c265a"> 5201</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                  (0x2U &lt;&lt; RTC_TSTR_ST_Pos)               </span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5202</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                  (0x4U &lt;&lt; RTC_TSTR_ST_Pos)               </span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos                (0U)                                    </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf868c2dda50075428856aa7551f712c4"> 5204</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk                (0xFU &lt;&lt; RTC_TSTR_SU_Pos)               </span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                    RTC_TSTR_SU_Msk                         </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8990f4d1d493012289778e854c52e97e"> 5206</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                  (0x1U &lt;&lt; RTC_TSTR_SU_Pos)               </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 5207</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                  (0x2U &lt;&lt; RTC_TSTR_SU_Pos)               </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5208</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                  (0x4U &lt;&lt; RTC_TSTR_SU_Pos)               </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5209</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                  (0x8U &lt;&lt; RTC_TSTR_SU_Pos)               </span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos               (13U)                                   </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9022409e82c29cf18da7efe49032caf"> 5213</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk               (0x7U &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                   RTC_TSDR_WDU_Msk                        </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5215</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                 (0x1U &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5216</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                 (0x2U &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f2add59486679cc53f521c139d72852"> 5217</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                 (0x4U &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos                (12U)                                   </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 5219</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk                (0x1U &lt;&lt; RTC_TSDR_MT_Pos)               </span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                    RTC_TSDR_MT_Msk                         </span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos                (8U)                                    </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 5222</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk                (0xFU &lt;&lt; RTC_TSDR_MU_Pos)               </span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                    RTC_TSDR_MU_Msk                         </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5224</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                  (0x1U &lt;&lt; RTC_TSDR_MU_Pos)               </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5225</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                  (0x2U &lt;&lt; RTC_TSDR_MU_Pos)               </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5226</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                  (0x4U &lt;&lt; RTC_TSDR_MU_Pos)               </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad67666c54ef1be79a500484a5e755827"> 5227</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                  (0x8U &lt;&lt; RTC_TSDR_MU_Pos)               </span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos                (4U)                                    </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 5229</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk                (0x3U &lt;&lt; RTC_TSDR_DT_Pos)               </span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                    RTC_TSDR_DT_Msk                         </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81e02a917946bddaa027a04538576533"> 5231</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                  (0x1U &lt;&lt; RTC_TSDR_DT_Pos)               </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5232</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                  (0x2U &lt;&lt; RTC_TSDR_DT_Pos)               </span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos                (0U)                                    </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 5234</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk                (0xFU &lt;&lt; RTC_TSDR_DU_Pos)               </span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                    RTC_TSDR_DU_Msk                         </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5236</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                  (0x1U &lt;&lt; RTC_TSDR_DU_Pos)               </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa43ed53b8109ff32755885127ba987ce"> 5237</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                  (0x2U &lt;&lt; RTC_TSDR_DU_Pos)               </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5238</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                  (0x4U &lt;&lt; RTC_TSDR_DU_Pos)               </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5239</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                  (0x8U &lt;&lt; RTC_TSDR_DU_Pos)               </span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos               (0U)                                    </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 5243</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk               (0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)           </span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                   RTC_TSSSR_SS_Msk                        </span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALR register  *****************/</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos              (15U)                                   </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 5248</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk              (0x1U &lt;&lt; RTC_CALR_CALP_Pos)             </span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                  RTC_CALR_CALP_Msk                       </span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos             (14U)                                   </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 5251</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk             (0x1U &lt;&lt; RTC_CALR_CALW8_Pos)            </span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                 RTC_CALR_CALW8_Msk                      </span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos            (13U)                                   </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 5254</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk            (0x1U &lt;&lt; RTC_CALR_CALW16_Pos)           </span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                RTC_CALR_CALW16_Msk                     </span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos              (0U)                                    </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 5257</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk              (0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                  RTC_CALR_CALM_Msk                       </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5259</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                (0x001U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5260</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                (0x002U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5261</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                (0x004U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5262</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                (0x008U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5263</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                (0x010U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc4966c71cab83be4069e0566222d375"> 5264</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                (0x020U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae240b185d0c9c6e314a456627e6e4834"> 5265</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                (0x040U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8880325073e167137366402f15d5683"> 5266</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                (0x080U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5267</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                (0x100U &lt;&lt; RTC_CALR_CALM_Pos)           </span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define RTC_CAL_CALP     RTC_CALR_CALP </span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define RTC_CAL_CALW8    RTC_CALR_CALW8  </span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define RTC_CAL_CALW16   RTC_CALR_CALW16 </span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM     RTC_CALR_CALM </span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_0   RTC_CALR_CALM_0 </span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_1   RTC_CALR_CALM_1 </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_2   RTC_CALR_CALM_2 </span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_3   RTC_CALR_CALM_3 </span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_4   RTC_CALR_CALM_4 </span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_5   RTC_CALR_CALM_5 </span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_6   RTC_CALR_CALM_6 </span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_7   RTC_CALR_CALM_7 </span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_8   RTC_CALR_CALM_8 </span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAMPCR register  ****************/</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3MF_Pos         (24U)                                   </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04fc9861710ade347f6319dd2e0557fa"> 5286</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3MF_Msk         (0x1U &lt;&lt; RTC_TAMPCR_TAMP3MF_Pos)        </span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3MF             RTC_TAMPCR_TAMP3MF_Msk                  </span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3NOERASE_Pos    (23U)                                   </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02b5e3123c535b8419033b6de0e55c1e"> 5289</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3NOERASE_Msk    (0x1U &lt;&lt; RTC_TAMPCR_TAMP3NOERASE_Pos)   </span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3NOERASE        RTC_TAMPCR_TAMP3NOERASE_Msk             </span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3IE_Pos         (22U)                                   </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11a71fe7662f4501cd5dcd1e09816850"> 5292</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3IE_Msk         (0x1U &lt;&lt; RTC_TAMPCR_TAMP3IE_Pos)        </span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3IE             RTC_TAMPCR_TAMP3IE_Msk                  </span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2MF_Pos         (21U)                                   </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf46e42e3f2105ebbd437767143307e59"> 5295</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2MF_Msk         (0x1U &lt;&lt; RTC_TAMPCR_TAMP2MF_Pos)        </span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2MF             RTC_TAMPCR_TAMP2MF_Msk                  </span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE_Pos    (20U)                                   </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4cd62373ee6c45984fb0a10f46038a9"> 5298</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE_Msk    (0x1U &lt;&lt; RTC_TAMPCR_TAMP2NOERASE_Pos)   </span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE        RTC_TAMPCR_TAMP2NOERASE_Msk             </span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2IE_Pos         (19U)                                   </span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74d200b5a4d223f5f883e82972d6a954"> 5301</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2IE_Msk         (0x1U &lt;&lt; RTC_TAMPCR_TAMP2IE_Pos)        </span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2IE             RTC_TAMPCR_TAMP2IE_Msk                  </span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1MF_Pos         (18U)                                   </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85"> 5304</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1MF_Msk         (0x1U &lt;&lt; RTC_TAMPCR_TAMP1MF_Pos)        </span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1MF             RTC_TAMPCR_TAMP1MF_Msk                  </span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1NOERASE_Pos    (17U)                                   </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411"> 5307</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1NOERASE_Msk    (0x1U &lt;&lt; RTC_TAMPCR_TAMP1NOERASE_Pos)   </span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1NOERASE        RTC_TAMPCR_TAMP1NOERASE_Msk             </span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1IE_Pos         (16U)                                   </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6408b00ac101c2ab28d69cbc7e24cef"> 5310</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1IE_Msk         (0x1U &lt;&lt; RTC_TAMPCR_TAMP1IE_Pos)        </span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1IE             RTC_TAMPCR_TAMP1IE_Msk                  </span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS_Pos       (15U)                                   </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga387baf51c02f993befac41120b14f953"> 5313</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS_Msk       (0x1U &lt;&lt; RTC_TAMPCR_TAMPPUDIS_Pos)      </span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS           RTC_TAMPCR_TAMPPUDIS_Msk                </span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_Pos        (13U)                                   </span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8ddaea72771ecfc43a3e229ee8074de"> 5316</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_Msk        (0x3U &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)       </span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH            RTC_TAMPCR_TAMPPRCH_Msk                 </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9871e15634e7eb50948fda4de85894fd"> 5318</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_0          (0x1U &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)       </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8806827095c8ed730640a2f63600a357"> 5319</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_1          (0x2U &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)       </span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_Pos         (11U)                                   </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75"> 5321</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_Msk         (0x3U &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)        </span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFLT             RTC_TAMPCR_TAMPFLT_Msk                  </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305"> 5323</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_0           (0x1U &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)        </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1abede0bb2ad9d291aad5969994b603a"> 5324</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_1           (0x2U &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)        </span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_Pos        (8U)                                    </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a"> 5326</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_Msk        (0x7U &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ            RTC_TAMPCR_TAMPFREQ_Msk                 </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd672b571bc4d8c189b1fa7b664d5c74"> 5328</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_0          (0x1U &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga907933e9d7271be72a1b592b33e14ca2"> 5329</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_1          (0x2U &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26dc177350926d6a57c613606f3ff0e9"> 5330</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_2          (0x4U &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPTS_Pos          (7U)                                    </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a23829006d1a9f0ba904bee377c5fc4"> 5332</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPTS_Msk          (0x1U &lt;&lt; RTC_TAMPCR_TAMPTS_Pos)         </span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPTS              RTC_TAMPCR_TAMPTS_Msk                   </span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3TRG_Pos        (6U)                                    </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7"> 5335</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3TRG_Msk        (0x1U &lt;&lt; RTC_TAMPCR_TAMP3TRG_Pos)       </span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3TRG            RTC_TAMPCR_TAMP3TRG_Msk                 </span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3E_Pos          (5U)                                    </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42b414d0129aa9330890b5b9c9629c4b"> 5338</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3E_Msk          (0x1U &lt;&lt; RTC_TAMPCR_TAMP3E_Pos)         </span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP3E              RTC_TAMPCR_TAMP3E_Msk                   </span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG_Pos        (4U)                                    </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26c76825aa7e07daf3adabfeb954a2b1"> 5341</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG_Msk        (0x1U &lt;&lt; RTC_TAMPCR_TAMP2TRG_Pos)       </span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG            RTC_TAMPCR_TAMP2TRG_Msk                 </span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2E_Pos          (3U)                                    </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55380f23454d9ca6a1c583e87831d86f"> 5344</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2E_Msk          (0x1U &lt;&lt; RTC_TAMPCR_TAMP2E_Pos)         </span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP2E              RTC_TAMPCR_TAMP2E_Msk                   </span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPIE_Pos          (2U)                                    </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bce01844bee9283177678304dd07d5a"> 5347</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPIE_Msk          (0x1U &lt;&lt; RTC_TAMPCR_TAMPIE_Pos)         </span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMPIE              RTC_TAMPCR_TAMPIE_Msk                   </span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1TRG_Pos        (1U)                                    </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1045f3fcfcf33653b8e849630b3d8246"> 5350</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1TRG_Msk        (0x1U &lt;&lt; RTC_TAMPCR_TAMP1TRG_Pos)       </span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1TRG            RTC_TAMPCR_TAMP1TRG_Msk                 </span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1E_Pos          (0U)                                    </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45"> 5353</a></span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1E_Msk          (0x1U &lt;&lt; RTC_TAMPCR_TAMP1E_Pos)         </span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define RTC_TAMPCR_TAMP1E              RTC_TAMPCR_TAMP1E_Msk                   </span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos        (24U)                                   </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77d71d0606814b6d20253a645bdb5936"> 5358</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk        (0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS            RTC_ALRMASSR_MASKSS_Msk                 </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5360</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0          (0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbdb202f388835593843f480c3b3af57"> 5361</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1          (0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5362</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2          (0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 5363</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3          (0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos            (0U)                                    </span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadba25e1519a8aa3222912425ae4c4229"> 5365</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk            (0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)        </span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                RTC_ALRMASSR_SS_Msk                     </span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos        (24U)                                   </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5370</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk        (0xFU &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS            RTC_ALRMBSSR_MASKSS_Msk                 </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5372</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0          (0x1U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5373</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1          (0x2U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5374</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2          (0x4U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf017c71fc7eb34519de3945a028677b"> 5375</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3          (0x8U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos            (0U)                                    </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5377</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk            (0x7FFFU &lt;&lt; RTC_ALRMBSSR_SS_Pos)        </span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                RTC_ALRMBSSR_SS_Msk                     </span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="comment">/********************  Bits definition for RTC_OR register  ****************/</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define RTC_OR_OUT_RMP_Pos             (1U)                                    </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1e7883e788f17a0fb71f53c65ecc66b"> 5382</a></span>&#160;<span class="preprocessor">#define RTC_OR_OUT_RMP_Msk             (0x1U &lt;&lt; RTC_OR_OUT_RMP_Pos)            </span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define RTC_OR_OUT_RMP                 RTC_OR_OUT_RMP_Msk                      </span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define RTC_OR_ALARMOUTTYPE_Pos        (0U)                                    </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724"> 5385</a></span>&#160;<span class="preprocessor">#define RTC_OR_ALARMOUTTYPE_Msk        (0x1U &lt;&lt; RTC_OR_ALARMOUTTYPE_Pos)       </span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define RTC_OR_ALARMOUTTYPE            RTC_OR_ALARMOUTTYPE_Msk                 </span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define RTC_OR_RTC_OUT_RMP                   RTC_OR_OUT_RMP</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Pos                  (0U)                                    </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65152adac13a55042ab984b782cf785b"> 5393</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R_Msk                  (0xFFFFFFFFU &lt;&lt; RTC_BKP0R_Pos)          </span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define RTC_BKP0R                      RTC_BKP0R_Msk                           </span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Pos                  (0U)                                    </span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1232543b3a22da7aac7131e173182686"> 5398</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R_Msk                  (0xFFFFFFFFU &lt;&lt; RTC_BKP1R_Pos)          </span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define RTC_BKP1R                      RTC_BKP1R_Msk                           </span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Pos                  (0U)                                    </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 5403</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R_Msk                  (0xFFFFFFFFU &lt;&lt; RTC_BKP2R_Pos)          </span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define RTC_BKP2R                      RTC_BKP2R_Msk                           </span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Pos                  (0U)                                    </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 5408</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R_Msk                  (0xFFFFFFFFU &lt;&lt; RTC_BKP3R_Pos)          </span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define RTC_BKP3R                      RTC_BKP3R_Msk                           </span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Pos                  (0U)                                    </span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64613b1fe898ececd40ffe481df742ab"> 5413</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R_Msk                  (0xFFFFFFFFU &lt;&lt; RTC_BKP4R_Pos)          </span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define RTC_BKP4R                      RTC_BKP4R_Msk                           </span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Number of backup registers ******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER                       (0x00000005U)                  </span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;</div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 5428</a></span>&#160;<span class="preprocessor">#define SPI_I2S_SUPPORT                       </span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)                                       </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07233629d8982af09168080501d30522"> 5432</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1U &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5433</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)                                       </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95caab18b821909a9547771f9316e2b0"> 5435</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1U &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5436</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)                                       </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5438</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1U &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5439</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)                                       </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec378749f03998b5d2769c3d83deef23"> 5441</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261af22667719a32b3ce566c1e261936"> 5442</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa364b123cf797044094cc229330ce321"> 5443</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                (0x1U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5444</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                (0x2U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5445</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                (0x4U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)                                       </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5447</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1U &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5448</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)                                       </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5450</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5451</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)                                       </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5453</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1U &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5454</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)                                       </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43417092a8ed735def35b386a251a7bb"> 5456</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1U &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e236047e05106cf1ba7929766311382"> 5457</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)                                      </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02d6321808ed988c60d703e062d58b64"> 5459</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5460</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Pos             (11U)                                      </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5462</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Msk             (0x1U &lt;&lt; SPI_CR1_DFF_Pos)                  </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5463</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            </span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)                                      </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5465</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5466</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)                                      </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5468</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5469</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)                                      </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5471</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga378953916b7701bd49f063c0366b703f"> 5472</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)                                      </span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5474</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5475</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)                                       </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5479</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf23c590d98279634af05550702a806da"> 5480</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)                                       </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5482</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5483</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)                                       </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5485</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1U &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5486</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)                                       </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5488</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1U &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09e3f41fa2150831afaac191046087f2"> 5489</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)                                       </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5491</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5492</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)                                       </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5494</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5495</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)                                       </span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5497</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5498</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)                                       </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5502</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1U &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5503</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)                                       </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee9564d438c48424c767347324a2eb03"> 5505</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1U &lt;&lt; SPI_SR_TXE_Pos)                   </span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5506</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)                                       </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5508</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1U &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5509</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)                                       </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5511</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1U &lt;&lt; SPI_SR_UDR_Pos)                   </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13d3292e963499c0e9a36869909229e6"> 5512</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)                                       </span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5514</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1U &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5515</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)                                       </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5517</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1U &lt;&lt; SPI_SR_MODF_Pos)                  </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaa043349833dc7b8138969c64f63adf"> 5518</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)                                       </span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5520</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1U &lt;&lt; SPI_SR_OVR_Pos)                   </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5521</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)                                       </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5523</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1U &lt;&lt; SPI_SR_BSY_Pos)                   </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5524</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)                                       </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5526</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1U &lt;&lt; SPI_SR_FRE_Pos)                   </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5527</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos               (0U)                                       </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf50021b52352481a497f21c72c33e966"> 5531</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFU &lt;&lt; SPI_DR_DR_Pos)                 </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5532</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67c234978a817dee4fc561201b3ef056"> 5536</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae968658ab837800723eafcc21af10247"> 5537</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5541</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5542</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5546</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c69dc721e89e40056999b64572dff09"> 5547</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)                                       </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5551</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1U &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5552</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)                                       </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbffb30650c0d4c84232813213271169"> 5554</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5555</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5556</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5557</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)                                       </span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5559</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1U &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5560</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)                                       </span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5562</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a822a80be3a51524b42491248f8031f"> 5563</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5564</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5565</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)                                       </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5567</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1U &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5568</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)                                       </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5570</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5571</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5572</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5573</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)                                      </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5575</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1U &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5576</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)                                      </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5578</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5579</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)                                      </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dc65165d65e19f30514bf67a9ccfcac"> 5581</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1U &lt;&lt; SPI_I2SCFGR_ASTRTEN_Pos)          </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37"> 5582</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    </span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)                                       </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5585</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFU &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5586</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)                                       </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5588</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1U &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5589</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)                                       </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5591</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1U &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5592</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                        */</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos                (0U)                          </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga694e0de710bb2fb84325c555e6c678bd"> 5601</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk                (0x3U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae844133af99402c342767b0406cb874d"> 5602</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE                    SYSCFG_CFGR1_MEM_MODE_Msk     </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc84f4abe53c4d2516ab017626477817"> 5603</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0                  (0x1U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 5604</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1                  (0x2U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_UFB_Pos                     (3U)                          </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e807ae185dcf08b780d3ab2d4e05aa7"> 5606</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_UFB_Msk                     (0x1U &lt;&lt; SYSCFG_CFGR1_UFB_Pos) </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeba7f447616aadc7e3addc509d019a21"> 5607</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_UFB                         SYSCFG_CFGR1_UFB_Msk          </span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_Pos               (8U)                          </span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d815ef22a61ea8e2aa9aa56ed90784d"> 5609</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_Msk               (0x3U &lt;&lt; SYSCFG_CFGR1_BOOT_MODE_Pos) </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac23fc5eceb687434386c9240f2c8e56e"> 5610</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE                   SYSCFG_CFGR1_BOOT_MODE_Msk    </span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga154fd75945f2675fb9b188155f4641b3"> 5611</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_0                 (0x1U &lt;&lt; SYSCFG_CFGR1_BOOT_MODE_Pos) </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79fcc16cef5b77de3fbce94a422001cd"> 5612</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_1                 (0x2U &lt;&lt; SYSCFG_CFGR1_BOOT_MODE_Pos) </span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_FWDISEN_Pos                 (0U)                          </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52fe92ec0ac2219020cc969a75b3ac04"> 5616</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_FWDISEN_Msk                 (0x1U &lt;&lt; SYSCFG_CFGR2_FWDISEN_Pos) </span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe6d04990231114ec298086ee67162f9"> 5617</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_FWDISEN                     SYSCFG_CFGR2_FWDISEN_Msk      </span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_Pos                    (1U)                          </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4766819486f5ff6122081e7ab14ddd49"> 5619</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_Msk                    (0x1FU &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa107ed9ea2ac2481654458af46a5d89c"> 5620</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA                        SYSCFG_CFGR2_CAPA_Msk         </span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf530b3e098623b53cc6bb51ade348e27"> 5621</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_0                      (0x01U &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1109f3bee365484eab6832a65fc95165"> 5622</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_1                      (0x02U &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4709b9455f77d3567350aa16189a30e6"> 5623</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_2                      (0x04U &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga609f16bc30ea1e25e8d13753c25d7d8f"> 5624</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_3                      (0x08U &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a4e51d59bb976585f8065c90602c31b"> 5625</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CAPA_4                      (0x10U &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB6_FMP_Pos             (8U)                          </span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga469250f5a51b5435d9d23359cc074b04"> 5627</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB6_FMP_Msk             (0x1U &lt;&lt; SYSCFG_CFGR2_I2C_PB6_FMP_Pos) </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fe2c5ef2e471eb78db30ebb11ea4ece"> 5628</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB6_FMP                 SYSCFG_CFGR2_I2C_PB6_FMP_Msk  </span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB7_FMP_Pos             (9U)                          </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd9492471e910f0974489283323efa64"> 5630</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB7_FMP_Msk             (0x1U &lt;&lt; SYSCFG_CFGR2_I2C_PB7_FMP_Pos) </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bab94853f7a3ec839c4657e955191ef"> 5631</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB7_FMP                 SYSCFG_CFGR2_I2C_PB7_FMP_Msk  </span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB8_FMP_Pos             (10U)                         </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa32366dc80310f3a2a7137b9121d569c"> 5633</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB8_FMP_Msk             (0x1U &lt;&lt; SYSCFG_CFGR2_I2C_PB8_FMP_Pos) </span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22ed3ee3be68eb48b3079a2d5ad81501"> 5634</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB8_FMP                 SYSCFG_CFGR2_I2C_PB8_FMP_Msk  </span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB9_FMP_Pos             (11U)                         </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac70e2e6e579a812f470980a3c0441185"> 5636</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB9_FMP_Msk             (0x1U &lt;&lt; SYSCFG_CFGR2_I2C_PB9_FMP_Pos) </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea4c744061b6d2771b0ed2b0204027b6"> 5637</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB9_FMP                 SYSCFG_CFGR2_I2C_PB9_FMP_Msk  </span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C1_FMP_Pos                (12U)                         </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2db1ccb67d6f176b3961625e6042d38d"> 5639</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C1_FMP_Msk                (0x1U &lt;&lt; SYSCFG_CFGR2_I2C1_FMP_Pos) </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff4f145409e2367b240d295730797ac0"> 5640</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C1_FMP                    SYSCFG_CFGR2_I2C1_FMP_Msk     </span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C2_FMP_Pos                (13U)                         </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6682367461d65eedb83a39e3dfa07209"> 5642</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C2_FMP_Msk                (0x1U &lt;&lt; SYSCFG_CFGR2_I2C2_FMP_Pos) </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdc25fbbc97c91dc2980234ac5850b43"> 5643</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C2_FMP                    SYSCFG_CFGR2_I2C2_FMP_Msk     </span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C3_FMP_Pos                (14U)                         </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00024c28880899f95f1b052aebb08a90"> 5645</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C3_FMP_Msk                (0x1U &lt;&lt; SYSCFG_CFGR2_I2C3_FMP_Pos) </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a18c5cea9477325e68f7253f9b20423"> 5646</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_I2C3_FMP                    SYSCFG_CFGR2_I2C3_FMP_Msk     </span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos                 (0U)                          </span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 5650</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 5651</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                     SYSCFG_EXTICR1_EXTI0_Msk      </span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos                 (4U)                          </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 5653</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 5654</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                     SYSCFG_EXTICR1_EXTI1_Msk      </span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos                 (8U)                          </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1383ce11441c048c62e317e78eff0545"> 5656</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 5657</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                     SYSCFG_EXTICR1_EXTI2_Msk      </span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos                 (12U)                         </span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 5659</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 5660</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                     SYSCFG_EXTICR1_EXTI3_Msk      </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 5665</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 5666</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB                  (0x00000001U)                 </span></div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 5667</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC                  (0x00000002U)                 </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 5668</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD                  (0x00000003U)                 </span></div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 5669</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE                  (0x00000004U)                 </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga766d0bf3501e207b0baa066cf756688f"> 5670</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH                  (0x00000005U)                 </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 5675</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19a11fce288d19546c76257483e0dcb6"> 5676</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB                  (0x00000010U)                 </span></div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae45a8c814b13fa19f157364dc715c08a"> 5677</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC                  (0x00000020U)                 </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 5678</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD                  (0x00000030U)                 </span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 5679</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE                  (0x00000040U)                 </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 5680</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH                  (0x00000050U)                 </span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5685</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5686</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB                  (0x00000100U)                 </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5687</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC                  (0x00000200U)                 </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 5688</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD                  (0x00000300U)                 </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3f2b7465d81745f7a772e7689a29618"> 5689</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE                  (0x00000400U)                 </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5694</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga652183838bb096717551bf8a1917c257"> 5695</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB                  (0x00001000U)                 </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5696</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC                  (0x00002000U)                 </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga205440ffa174509d57c2b6a1814f8202"> 5697</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD                  (0x00003000U)                 </span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 5698</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE                  (0x00004000U)                 </span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos                 (0U)                          </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5702</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2a57b4872977812e60d521268190e1e"> 5703</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                     SYSCFG_EXTICR2_EXTI4_Msk      </span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos                 (4U)                          </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa47b595915b1cd571357a04f31c79656"> 5705</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5706</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                     SYSCFG_EXTICR2_EXTI5_Msk      </span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos                 (8U)                          </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5708</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5709</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                     SYSCFG_EXTICR2_EXTI6_Msk      </span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos                 (12U)                         </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 5711</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga638ea3bb014752813d064d37b3388950"> 5712</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                     SYSCFG_EXTICR2_EXTI7_Msk      </span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5717</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 5718</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB                  (0x00000001U)                 </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14ac312beeb19d3bb34a552546477613"> 5719</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC                  (0x00000002U)                 </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec62164e18d1b525e8272169b1efe642"> 5720</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD                  (0x00000003U)                 </span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 5721</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE                  (0x00000004U)                 </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 5726</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 5727</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB                  (0x00000010U)                 </span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 5728</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC                  (0x00000020U)                 </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 5729</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD                  (0x00000030U)                 </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 5730</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE                  (0x00000040U)                 </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 5735</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 5736</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB                  (0x00000100U)                 </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 5737</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC                  (0x00000200U)                 </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26c97cdece451441e49120e754020cdc"> 5738</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD                  (0x00000300U)                 </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 5739</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE                  (0x00000400U)                 </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 5744</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab18d324986b18858f901febbcc2a57b7"> 5745</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB                  (0x00001000U)                 </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 5746</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC                  (0x00002000U)                 </span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 5747</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD                  (0x00003000U)                 </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 5748</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE                  (0x00004000U)                 </span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos                 (0U)                          </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab693b7e686ba5646959113dd6b408673"> 5752</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 5753</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                     SYSCFG_EXTICR3_EXTI8_Msk      </span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos                 (4U)                          </span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 5755</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk                 (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga002462e4c233adc6dd502de726994575"> 5756</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                     SYSCFG_EXTICR3_EXTI9_Msk      </span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos                (8U)                          </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1803c2719fb53533547496e02c8b07d4"> 5758</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk                (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 5759</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                    SYSCFG_EXTICR3_EXTI10_Msk     </span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos                (12U)                         </span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 5761</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk                (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 5762</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                    SYSCFG_EXTICR3_EXTI11_Msk     </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 5767</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 5768</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB                  (0x00000001U)                 </span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba0d34ff57632d7753981404cef548e2"> 5769</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC                  (0x00000002U)                 </span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa15260ba354dee354f0a71e7913009c3"> 5770</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD                  (0x00000003U)                 </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga185287204b8cead31d3760f65c5ca19d"> 5771</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE                  (0x00000004U)                 </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 5776</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA                  (0x00000000U)                 </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 5777</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB                  (0x00000010U)                 </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cc355176941881870c620c0837cab48"> 5778</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC                  (0x00000020U)                 </span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 5779</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD                  (0x00000030U)                 </span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 5780</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE                  (0x00000040U)                 </span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 5781</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH                  (0x00000050U)                 </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25acdbb9e916c440c41a060d861130ee"> 5786</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA                 (0x00000000U)                 </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 5787</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB                 (0x00000100U)                 </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 5788</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC                 (0x00000200U)                 </span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab3553c540cd836d465824939c2e3b79"> 5789</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD                 (0x00000300U)                 </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 5790</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE                 (0x00000400U)                 </span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga791e7d2bd23ae969540e5509c6718255"> 5791</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH                 (0x00000500U)                 </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 5796</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA                 (0x00000000U)                 </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 5797</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB                 (0x00001000U)                 </span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 5798</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC                 (0x00002000U)                 </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a69d636cda0352da0982c54f582787d"> 5799</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD                 (0x00003000U)                 </span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 5800</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE                 (0x00004000U)                 </span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos                (0U)                          </span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 5804</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk                (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 5805</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                    SYSCFG_EXTICR4_EXTI12_Msk     </span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos                (4U)                          </span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafaf1614a726586aeefae87ca1d803656"> 5807</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk                (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 5808</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                    SYSCFG_EXTICR4_EXTI13_Msk     </span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos                (8U)                          </span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 5810</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk                (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabde06df3ec6e357374820a5a615991aa"> 5811</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                    SYSCFG_EXTICR4_EXTI14_Msk     </span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos                (12U)                         </span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 5813</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk                (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 5814</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                    SYSCFG_EXTICR4_EXTI15_Msk     </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 5819</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA                 (0x00000000U)                 </span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8b00a462533a83c75c588340a2fa710"> 5820</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB                 (0x00000001U)                 </span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 5821</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC                 (0x00000002U)                 </span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 5822</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD                 (0x00000003U)                 </span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga102ee111e27fd67228c169836dd0849e"> 5823</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE                 (0x00000004U)                 </span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 5828</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA                 (0x00000000U)                 </span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 5829</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB                 (0x00000010U)                 </span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 5830</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC                 (0x00000020U)                 </span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 5831</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD                 (0x00000030U)                 </span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dc5424bf39509a989464a81ec0714da"> 5832</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE                 (0x00000040U)                 </span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 5837</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA                 (0x00000000U)                 </span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 5838</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB                 (0x00000100U)                 </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 5839</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC                 (0x00000200U)                 </span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 5840</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD                 (0x00000300U)                 </span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 5841</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE                 (0x00000400U)                 </span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 5846</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA                 (0x00000000U)                 </span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 5847</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB                 (0x00001000U)                 </span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49778592caef3a176ee82c9b83e25148"> 5848</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC                 (0x00002000U)                 </span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 5849</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD                 (0x00003000U)                 </span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 5850</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE                 (0x00004000U)                 </span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR3 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_Pos                (4U)                          </span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf9b4846657f59a1ff0494b194f49202"> 5855</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_Msk                (0x3U &lt;&lt; SYSCFG_CFGR3_VREF_OUT_Pos) </span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga521946452794affe9946afe5b14a79dd"> 5856</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT                    SYSCFG_CFGR3_VREF_OUT_Msk     </span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4872588d32a0ccdc6bfa3367d60e0a2e"> 5857</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_0                  (0x1U &lt;&lt; SYSCFG_CFGR3_VREF_OUT_Pos) </span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga923ec7f103faaf0573bb916f53c368a1"> 5858</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_1                  (0x2U &lt;&lt; SYSCFG_CFGR3_VREF_OUT_Pos) </span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos       (8U)                          </span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdc3bdd0bbdd950ba103c1c5e4f47bb0"> 5860</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk       (0x1U &lt;&lt; SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) </span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ef647f162683ec06541e3426b0b7fc4"> 5861</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC           SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk </span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos        (9U)                          </span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b4d819a39ddc5fa68fb753a9527b211"> 5863</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk        (0x1U &lt;&lt; SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) </span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43aa65cb0fc90e504616262a1e645ac5"> 5864</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC            SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk </span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos    (12U)                         </span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38348ee701e4025c175f92c89519e8cb"> 5866</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk    (0x1U &lt;&lt; SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) </span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7f14e36a0f9b19ca7f878eb7fd17cad"> 5867</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP        SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk </span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENREF_HSI48_Pos             (13U)                         </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4f9fbc38478990386e361f7d1951374"> 5869</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENREF_HSI48_Msk             (0x1U &lt;&lt; SYSCFG_CFGR3_ENREF_HSI48_Pos) </span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2834270628936cc315fd68315679615"> 5870</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENREF_HSI48                 SYSCFG_CFGR3_ENREF_HSI48_Msk  </span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_RDYF_Pos            (30U)                         </span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a04ceb87d463760de4083ff80010e53"> 5872</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_RDYF_Msk            (0x1U &lt;&lt; SYSCFG_CFGR3_VREFINT_RDYF_Pos) </span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52c6a86e352651c91b2f5bddb0c5d483"> 5873</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_RDYF                SYSCFG_CFGR3_VREFINT_RDYF_Msk </span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_REF_LOCK_Pos                (31U)                         </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e29041ad32956595e9dae305d2668f5"> 5875</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_REF_LOCK_Msk                (0x1U &lt;&lt; SYSCFG_CFGR3_REF_LOCK_Pos) </span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga759086565096701e9c38115bd410d49c"> 5876</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_REF_LOCK                    SYSCFG_CFGR3_REF_LOCK_Msk     </span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_BGAP_ADC           SYSCFG_CFGR3_ENBUF_VREFINT_ADC</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_BGAP_COMP        SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ENREF_RC48MHz            SYSCFG_CFGR3_ENREF_HSI48</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_REF_RC48MHz_RDYF         SYSCFG_CFGR3_VREFINT_RDYF</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_REF_HSI48_RDYF           SYSCFG_CFGR3_VREFINT_RDYF</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define SYSCFG_VREFINT_ADC_RDYF               SYSCFG_CFGR3_VREFINT_RDYF</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SENSOR_ADC_RDYF          SYSCFG_CFGR3_VREFINT_RDYF</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_ADC_RDYF         SYSCFG_CFGR3_VREFINT_RDYF</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_COMP_RDYF        SYSCFG_CFGR3_VREFINT_RDYF</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">/*                               Timers (TIM)                                 */</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#if defined (STM32L071xx) || defined (STM32L072xx) || defined (STM32L073xx) \</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">    || defined (STM32L081xx) || defined (STM32L082xx) || defined (STM32L083xx)</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define TIM_TIM2_REMAP_HSI_SUPPORT       </span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define TIM_TIM2_REMAP_HSI48_SUPPORT     </span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9e7dab921f2e0b8deac9e5b2cedea0f"> 5903</a></span>&#160;<span class="preprocessor">#define TIM_TIM2_REMAP_HSI48_SUPPORT     </span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#endif  </span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)                                         </span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 5908</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1U &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 5909</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)                                         </span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab930af301c357d666089faef3fe38982"> 5911</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1U &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 5912</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)                                         </span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 5914</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1U &lt;&lt; TIM_CR1_URS_Pos)                    </span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 5915</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)                                         </span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 5917</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1U &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 5918</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)                                         </span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 5920</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1U &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa"> 5921</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)                                         </span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 5924</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 5925</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 5926</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0             (0x1U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 5927</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1             (0x2U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)                                         </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 5930</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1U &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 5931</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)                                         </span></div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 5934</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 5935</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 5936</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0             (0x1U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 5937</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1             (0x2U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)                                         </span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 5941</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1U &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e"> 5942</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)                                         </span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 5945</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 5946</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 5947</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0             (0x1U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 5948</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1             (0x2U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 5949</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2             (0x4U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)                                         </span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 5952</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1U &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 5953</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)                                         </span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34db507d082a38eb597b9a27bb659ace"> 5957</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 5958</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 5959</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 5960</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 5961</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)                                         </span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf5453c5f4636105b0f1a6820dd57105"> 5964</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)                  </span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 5965</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)                                         </span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 5968</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc"> 5969</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 5970</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0             (0x1U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb82212fcc89166a43ff97542da9182d"> 5971</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1             (0x2U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 5972</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2             (0x4U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)                                         </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 5975</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1U &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 5976</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)                                         </span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 5979</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFU &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 5980</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 5981</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 5982</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb5528381fb64ffbcc719de478391ae2"> 5983</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 5984</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)                                        </span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 5987</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386"> 5988</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 5989</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 5990</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)                                        </span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 5993</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1U &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 5994</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)                                        </span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 5996</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1U &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 5997</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)                                         </span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab47c8f36981860ff345f922f6ba02662"> 6001</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1U &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 6002</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)                                         </span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 6004</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 6005</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)                                         </span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 6007</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6008</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)                                         </span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 6010</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6011</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)                                         </span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 6013</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b"> 6014</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)                                         </span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 6016</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1U &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6017</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)                                         </span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66544291fb58960e9f4018509a4dee09"> 6019</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1U &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811"> 6020</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)                                         </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40247fa7b772b644df2754b599e71e22"> 6022</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6023</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)                                        </span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 6025</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e"> 6026</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)                                        </span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 6028</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6029</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)                                        </span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 6031</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614"> 6032</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)                                        </span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 6034</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1U &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6035</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)                                         </span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a713154f9408c97cd7b193f23affab2"> 6039</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1U &lt;&lt; TIM_SR_UIF_Pos)                     </span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6040</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)                                         </span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 6042</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1U &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9"> 6043</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)                                         </span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac970c8ac8779185ba8f313e280c40902"> 6045</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1U &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6046</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)                                         </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 6048</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1U &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6049</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)                                         </span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 6051</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1U &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6052</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)                                         </span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad9bed9cae745d41a987675821b202a"> 6054</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1U &lt;&lt; TIM_SR_TIF_Pos)                     </span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6055</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)                                         </span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae38020b672e525cf31f3a21a01ee680f"> 6057</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1U &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6058</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)                                        </span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga772886dce929789865cf7053728488d4"> 6060</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1U &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050"> 6061</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)                                        </span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36d466016b806136b3e0251363e7e38d"> 6063</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1U &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6064</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)                                        </span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 6066</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1U &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6067</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)                                         </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 6071</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1U &lt;&lt; TIM_EGR_UG_Pos)                     </span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91"> 6072</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)                                         </span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 6074</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1U &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6075</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)                                         </span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfa4c983163836490441a78e7bf89b67"> 6077</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1U &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055"> 6078</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)                                         </span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 6080</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1U &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6081</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)                                         </span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ae87478438e43366db04ac05db1db0e"> 6083</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1U &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6084</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)                                         </span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb01f674152f674c87c21b6147963d5"> 6086</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1U &lt;&lt; TIM_EGR_TG_Pos)                     </span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585"> 6087</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)                                         </span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae45972a14def2a4e25e20a688e535b80"> 6091</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb"> 6092</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6093</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6094</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)                                         </span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6097</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6098</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)                                         </span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6100</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6101</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)                                         </span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6104</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6105</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6106</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6107</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac024f6b9972b940925ab5786ee38701b"> 6108</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)                                         </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6111</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6112</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)                                         </span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6115</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6116</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6117</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6118</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)                                        </span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6121</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6122</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)                                        </span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6124</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabddbf508732039730125ab3e87e9d370"> 6125</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)                                        </span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6128</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6129</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6130</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb673b7e2c016191579de704eb842e4"> 6131</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6132</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)                                        </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 6135</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6136</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 6141</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6142</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05673358a44aeaa56daefca67341b29d"> 6143</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6144</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)                                         </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade8750e792254e281c4999de3fbf9e13"> 6147</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6148</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6149</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga201491465e6864088210bccb8491be84"> 6150</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6151</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6152</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 6155</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6156</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6157</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae861d74943f3c045421f9fdc8b966841"> 6158</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)                                        </span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b1456053707716ae50feded2a118887"> 6161</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b942752d686c23323880ff576e7dffb"> 6162</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d75acd7072f28844074702683d8493f"> 6163</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6164</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6165</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6166</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)                                         </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac236d456c1635745129611f040e50392"> 6170</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6171</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6172</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6173</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)                                         </span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 6176</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6177</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)                                         </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 6179</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6180</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)                                         </span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 6183</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a"> 6184</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6185</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6186</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6187</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)                                         </span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga040e81b609666fec1f0476346bb8b942"> 6190</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6191</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)                                         </span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 6194</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga294e216b50edd1c2f891143e1f971048"> 6195</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6196</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6386ec77a3a451954325a1512d44f893"> 6197</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)                                        </span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 6200</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6201</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)                                        </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 6203</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6204</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)                                        </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 6207</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6208</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6209</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6210</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6211</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)                                        </span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 6214</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6215</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 6220</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6221</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6222</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6223</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)                                         </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 6226</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6227</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6228</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6229</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6230</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6231</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga289328a0304739b4459fa74978be5aa4"> 6234</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6235</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80f7d206409bc551eab06819e17451e4"> 6236</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6237</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)                                        </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 6240</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad51653fd06a591294d432385e794a19e"> 6241</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6242</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6243</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6244</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6245</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)                                         </span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 6249</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1U &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6250</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)                                         </span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3006ecce72e486321261536ae385732f"> 6252</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1U &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6253</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)                                         </span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 6255</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6256</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)                                         </span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91010bed31fbd01d7013fe9be759b215"> 6258</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1U &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6259</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)                                         </span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 6261</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1U &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6262</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)                                         </span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 6264</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6265</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)                                         </span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 6267</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1U &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6268</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)                                         </span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 6270</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1U &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6271</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)                                        </span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 6273</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6274</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)                                        </span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 6276</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1U &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga940b041ab5975311f42f26d314a4b621"> 6277</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)                                        </span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 6279</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1U &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6280</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)                                        </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 6282</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6283</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)                                         </span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac54bb0107f222981fe8c8416af521fd0"> 6287</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFU &lt;&lt; TIM_CNT_CNT_Pos)                 </span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6288</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)                                         </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacff3a421342fafac2e25421084bd85df"> 6292</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6293</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)                                         </span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga166174bde137aa84aec495eef6907ed3"> 6297</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFU &lt;&lt; TIM_ARR_ARR_Pos)                 </span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6298</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)                                         </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 6302</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6303</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)                                         </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 6307</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6308</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)                                         </span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3983e861f1f4418bf3df69d263550024"> 6312</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6313</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)                                         </span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e2e10599fa35e837f604584c742551f"> 6317</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6318</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)                                         </span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 6322</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FU &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6323</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6324</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0             (0x01U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6325</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1             (0x02U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6326</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2             (0x04U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6327</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3             (0x08U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6328</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4             (0x10U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)                                         </span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 6331</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FU &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6332</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga677195c0b4892bb6717564c0528126a9"> 6333</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0             (0x01U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad427ba987877e491f7a2be60e320dbea"> 6334</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1             (0x02U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6335</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2             (0x04U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6336</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3             (0x08U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6337</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4             (0x10U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)                                         </span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 6341</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6342</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define TIM2_OR_ETR_RMP_Pos      (0U)                                          </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6be09b0e11768ab883003adc79de5053"> 6346</a></span>&#160;<span class="preprocessor">#define TIM2_OR_ETR_RMP_Msk      (0x7U &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4fc0e09857ccb50a0ecebca599b2b37"> 6347</a></span>&#160;<span class="preprocessor">#define TIM2_OR_ETR_RMP          TIM2_OR_ETR_RMP_Msk                           </span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb"> 6348</a></span>&#160;<span class="preprocessor">#define TIM2_OR_ETR_RMP_0        (0x1U &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a26dddb973a996c4ebe85cf0f91e759"> 6349</a></span>&#160;<span class="preprocessor">#define TIM2_OR_ETR_RMP_1        (0x2U &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf80e400e6d0651220a22e5948de5c36f"> 6350</a></span>&#160;<span class="preprocessor">#define TIM2_OR_ETR_RMP_2        (0x4U &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define TIM2_OR_TI4_RMP_Pos      (3U)                                          </span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37ed43dc077f13c11c1443287afc034b"> 6352</a></span>&#160;<span class="preprocessor">#define TIM2_OR_TI4_RMP_Msk      (0x3U &lt;&lt; TIM2_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa63524558c46f34dd892cf6127076e2"> 6353</a></span>&#160;<span class="preprocessor">#define TIM2_OR_TI4_RMP          TIM2_OR_TI4_RMP_Msk                           </span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f71339bf1e5f38316a5fa8e187a477e"> 6354</a></span>&#160;<span class="preprocessor">#define TIM2_OR_TI4_RMP_0        (0x1U &lt;&lt; TIM2_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d3a2928658830c32aeda99f2f32c6a0"> 6355</a></span>&#160;<span class="preprocessor">#define TIM2_OR_TI4_RMP_1        (0x2U &lt;&lt; TIM2_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define TIM21_OR_ETR_RMP_Pos      (0U)                                         </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga217e17b689fb38d978250218fb75aa11"> 6358</a></span>&#160;<span class="preprocessor">#define TIM21_OR_ETR_RMP_Msk      (0x3U &lt;&lt; TIM21_OR_ETR_RMP_Pos)               </span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7846af64a6436f5fc9844fe3f7eec74"> 6359</a></span>&#160;<span class="preprocessor">#define TIM21_OR_ETR_RMP          TIM21_OR_ETR_RMP_Msk                         </span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c278b3bc6773bdb6282a6d3b8941458"> 6360</a></span>&#160;<span class="preprocessor">#define TIM21_OR_ETR_RMP_0        (0x1U &lt;&lt; TIM21_OR_ETR_RMP_Pos)               </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9d6982bc730d1a9218acc1e84a86c0e"> 6361</a></span>&#160;<span class="preprocessor">#define TIM21_OR_ETR_RMP_1        (0x2U &lt;&lt; TIM21_OR_ETR_RMP_Pos)               </span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define TIM21_OR_TI1_RMP_Pos      (2U)                                         </span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8b894bb316439a6ebb0c6c2b2c692d0"> 6363</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI1_RMP_Msk      (0x7U &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae47355d37433be539be0edc989631238"> 6364</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI1_RMP          TIM21_OR_TI1_RMP_Msk                         </span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e390415b3fa3c9e147f6e34a09b875b"> 6365</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI1_RMP_0        (0x1U &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bc768d540e6e0c8654f6e593f3ca340"> 6366</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI1_RMP_1        (0x2U &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df"> 6367</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI1_RMP_2        (0x4U &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define TIM21_OR_TI2_RMP_Pos      (5U)                                         </span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94e28924118b0c4b20514224184acf99"> 6369</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI2_RMP_Msk      (0x1U &lt;&lt; TIM21_OR_TI2_RMP_Pos)               </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga700ddc401a636c68276196cc51166ef5"> 6370</a></span>&#160;<span class="preprocessor">#define TIM21_OR_TI2_RMP          TIM21_OR_TI2_RMP_Msk                         </span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define TIM22_OR_ETR_RMP_Pos      (0U)                                         </span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac523f9e7a70e1c6e89be23d35371666c"> 6373</a></span>&#160;<span class="preprocessor">#define TIM22_OR_ETR_RMP_Msk      (0x3U &lt;&lt; TIM22_OR_ETR_RMP_Pos)               </span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5522252e3c89a0e789a7480cf36e4f54"> 6374</a></span>&#160;<span class="preprocessor">#define TIM22_OR_ETR_RMP          TIM22_OR_ETR_RMP_Msk                         </span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2f44a467c566c26949239f5b38ac5e5"> 6375</a></span>&#160;<span class="preprocessor">#define TIM22_OR_ETR_RMP_0        (0x1U &lt;&lt; TIM22_OR_ETR_RMP_Pos)               </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf89da5c37371ea370234fc27535123f2"> 6376</a></span>&#160;<span class="preprocessor">#define TIM22_OR_ETR_RMP_1        (0x2U &lt;&lt; TIM22_OR_ETR_RMP_Pos)               </span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define TIM22_OR_TI1_RMP_Pos      (2U)                                         </span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4e9b43b27b83366693deed1edfc2f97"> 6378</a></span>&#160;<span class="preprocessor">#define TIM22_OR_TI1_RMP_Msk      (0x3U &lt;&lt; TIM22_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4911b9ecd4fb849499534e44302f8cd"> 6379</a></span>&#160;<span class="preprocessor">#define TIM22_OR_TI1_RMP          TIM22_OR_TI1_RMP_Msk                         </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3496134a1f423c634a98a2af18c36aae"> 6380</a></span>&#160;<span class="preprocessor">#define TIM22_OR_TI1_RMP_0        (0x1U &lt;&lt; TIM22_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bc20e403808a6fa96575dd7a73de851"> 6381</a></span>&#160;<span class="preprocessor">#define TIM22_OR_TI1_RMP_1        (0x2U &lt;&lt; TIM22_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define TIM3_OR_ETR_RMP_Pos      (0U)                                          </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca5915a42c9c7cbf89397449016af9d"> 6384</a></span>&#160;<span class="preprocessor">#define TIM3_OR_ETR_RMP_Msk      (0x3U &lt;&lt; TIM3_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd496108955c8a1875f67a1e80ebf722"> 6385</a></span>&#160;<span class="preprocessor">#define TIM3_OR_ETR_RMP          TIM3_OR_ETR_RMP_Msk                           </span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09fef1ef7b1e37a25e8ed68924a129d1"> 6386</a></span>&#160;<span class="preprocessor">#define TIM3_OR_ETR_RMP_0        (0x1U &lt;&lt; TIM3_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5510a348689b0a7fa336be9c77b6afca"> 6387</a></span>&#160;<span class="preprocessor">#define TIM3_OR_ETR_RMP_1        (0x2U &lt;&lt; TIM3_OR_ETR_RMP_Pos)                 </span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define TIM3_OR_TI1_RMP_Pos      (2U)                                          </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69d6a86c934ce101f21a847359cdc628"> 6389</a></span>&#160;<span class="preprocessor">#define TIM3_OR_TI1_RMP_Msk      (0x1U &lt;&lt; TIM3_OR_TI1_RMP_Pos)                 </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7af79a7e01fdfb50726c40099854f3cf"> 6390</a></span>&#160;<span class="preprocessor">#define TIM3_OR_TI1_RMP          TIM3_OR_TI1_RMP_Msk                           </span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define TIM3_OR_TI2_RMP_Pos      (3U)                                          </span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ae66eb5320491ce04ee6eb5f21e79cf"> 6392</a></span>&#160;<span class="preprocessor">#define TIM3_OR_TI2_RMP_Msk      (0x1U &lt;&lt; TIM3_OR_TI2_RMP_Pos)                 </span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8237f407a09d655f05bc19ca91ed769c"> 6393</a></span>&#160;<span class="preprocessor">#define TIM3_OR_TI2_RMP          TIM3_OR_TI2_RMP_Msk                           </span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define TIM3_OR_TI4_RMP_Pos      (4U)                                          </span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7efd378f1253fb1e039d43ae222580e6"> 6395</a></span>&#160;<span class="preprocessor">#define TIM3_OR_TI4_RMP_Msk      (0x1U &lt;&lt; TIM3_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91f4a10dda36f53a6445a56472392597"> 6396</a></span>&#160;<span class="preprocessor">#define TIM3_OR_TI4_RMP          TIM3_OR_TI4_RMP_Msk                           </span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="comment">/*                          Touch Sensing Controller (TSC)                    */</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="comment">/*******************  Bit definition for TSC_CR register  *********************/</span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define TSC_CR_TSCE_Pos          (0U)                                          </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48ebc5401dd0ab889aad87262c7368af"> 6406</a></span>&#160;<span class="preprocessor">#define TSC_CR_TSCE_Msk          (0x1U &lt;&lt; TSC_CR_TSCE_Pos)                     </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"> 6407</a></span>&#160;<span class="preprocessor">#define TSC_CR_TSCE              TSC_CR_TSCE_Msk                               </span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define TSC_CR_START_Pos         (1U)                                          </span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d6e0b8351215ade6a39b8c98df53d65"> 6409</a></span>&#160;<span class="preprocessor">#define TSC_CR_START_Msk         (0x1U &lt;&lt; TSC_CR_START_Pos)                    </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac07da87c403a4cbafed1f4755a8fde2d"> 6410</a></span>&#160;<span class="preprocessor">#define TSC_CR_START             TSC_CR_START_Msk                              </span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define TSC_CR_AM_Pos            (2U)                                          </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga421a599fd210bd35a872234ced0f59b3"> 6412</a></span>&#160;<span class="preprocessor">#define TSC_CR_AM_Msk            (0x1U &lt;&lt; TSC_CR_AM_Pos)                       </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade0929fc68617e66ccbfacd72dedcf06"> 6413</a></span>&#160;<span class="preprocessor">#define TSC_CR_AM                TSC_CR_AM_Msk                                 </span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL_Pos       (3U)                                          </span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7124e0a0d6e40193ee2700105cbf16e"> 6415</a></span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL_Msk       (0x1U &lt;&lt; TSC_CR_SYNCPOL_Pos)                  </span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad"> 6416</a></span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL           TSC_CR_SYNCPOL_Msk                            </span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define TSC_CR_IODEF_Pos         (4U)                                          </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4eb9a941c8bac7df95f1571a511b02d"> 6418</a></span>&#160;<span class="preprocessor">#define TSC_CR_IODEF_Msk         (0x1U &lt;&lt; TSC_CR_IODEF_Pos)                    </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44583200695245ec9b9ae0ee6a09f3fb"> 6419</a></span>&#160;<span class="preprocessor">#define TSC_CR_IODEF             TSC_CR_IODEF_Msk                              </span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define TSC_CR_MCV_Pos           (5U)                                          </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17037b85b2ee0c7216d128214aaaa927"> 6422</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_Msk           (0x7U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb47d1e1d755553b5c7eb90339a4aea0"> 6423</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV               TSC_CR_MCV_Msk                                </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae35e6d62c7af6a159fcc04a7a524eff5"> 6424</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_0             (0x1U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95311743cb5fe9d1037f57edc3666548"> 6425</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_1             (0x2U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49"> 6426</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_2             (0x4U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_Pos         (12U)                                         </span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a"> 6429</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_Msk         (0x7U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae47718eaf04b8c134760ff95b3b1a2b7"> 6430</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC             TSC_CR_PGPSC_Msk                              </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e"> 6431</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_0           (0x1U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55e2bfd176fe1ca0ed654bf31abac178"> 6432</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_1           (0x2U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c"> 6433</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_2           (0x4U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC_Pos         (15U)                                         </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca"> 6436</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC_Msk         (0x1U &lt;&lt; TSC_CR_SSPSC_Pos)                    </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa60ca84f13e44db29bcf1770e6973ca"> 6437</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC             TSC_CR_SSPSC_Msk                              </span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define TSC_CR_SSE_Pos           (16U)                                         </span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f37283d55c905486044b979105ae678"> 6439</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSE_Msk           (0x1U &lt;&lt; TSC_CR_SSE_Pos)                      </span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40821762cfb92e9fbfc34d327df79339"> 6440</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSE               TSC_CR_SSE_Msk                                </span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define TSC_CR_SSD_Pos           (17U)                                         </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee"> 6443</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_Msk           (0x7FU &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga179977791be9b9b3678d4a018af6a2f4"> 6444</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD               TSC_CR_SSD_Msk                                </span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad25247bd394b2751fa11f7295ab83d10"> 6445</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_0             (0x01U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82bafb551613ef3b76c1bc6faa175115"> 6446</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_1             (0x02U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1017ff4525ec7572ca65a1a15e424990"> 6447</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_2             (0x04U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d0829fda8f696eb7a83436b0381b553"> 6448</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_3             (0x08U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4be757bc87141e2119bc288de6f3c5ad"> 6449</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_4             (0x10U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6"> 6450</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_5             (0x20U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f"> 6451</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_6             (0x40U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_Pos          (24U)                                         </span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ed93043587a900045f03dc7bdb9f100"> 6454</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_Msk          (0xFU &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae51200f6ae20bcbd7032e5b574c272e3"> 6455</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL              TSC_CR_CTPL_Msk                               </span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665"> 6456</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_0            (0x1U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361"> 6457</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_1            (0x2U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8"> 6458</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_2            (0x4U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c"> 6459</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_3            (0x8U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_Pos          (28U)                                         </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf26ab445a22524376d13f0ad96d84d54"> 6462</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_Msk          (0xFU &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga205e829691df257eac92cfcbd52a9234"> 6463</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH              TSC_CR_CTPH_Msk                               </span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dd9e63fcd48bc9a5452938602b038d0"> 6464</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_0            (0x1U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab"> 6465</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_1            (0x2U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c4a6e9a1e320d513b6f790748dda426"> 6466</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_2            (0x4U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5145023ed1e724732390a6019ee10f96"> 6467</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_3            (0x8U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE_Pos        (0U)                                          </span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7"> 6471</a></span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE_Msk        (0x1U &lt;&lt; TSC_IER_EOAIE_Pos)                   </span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98"> 6472</a></span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE            TSC_IER_EOAIE_Msk                             </span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE_Pos        (1U)                                          </span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75a346fba7028395529a2b6b401f3f3b"> 6474</a></span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE_Msk        (0x1U &lt;&lt; TSC_IER_MCEIE_Pos)                   </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41bcb05f4f38c3cc3ee256d70962b503"> 6475</a></span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE            TSC_IER_MCEIE_Msk                             </span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_ICR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC_Pos        (0U)                                          </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98a0614611c87dd6635cae48e2000acc"> 6479</a></span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC_Msk        (0x1U &lt;&lt; TSC_ICR_EOAIC_Pos)                   </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga740bad54c77081c9a7bef94b59275dfb"> 6480</a></span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC            TSC_ICR_EOAIC_Msk                             </span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC_Pos        (1U)                                          </span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeeb228f0002927a29b0abb8a88569f01"> 6482</a></span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC_Msk        (0x1U &lt;&lt; TSC_ICR_MCEIC_Pos)                   </span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68531ebddec02a9850d537e3b301a245"> 6483</a></span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC            TSC_ICR_MCEIC_Msk                             </span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF_Pos         (0U)                                          </span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab62167d0e5acdc7187f94ef017fbf984"> 6487</a></span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF_Msk         (0x1U &lt;&lt; TSC_ISR_EOAF_Pos)                    </span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9af41466f8ec826c6d53585d7e406c94"> 6488</a></span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF             TSC_ISR_EOAF_Msk                              </span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF_Pos         (1U)                                          </span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga949e9e2ce80648d5c80ca97ff62f9f8a"> 6490</a></span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF_Msk         (0x1U &lt;&lt; TSC_ISR_MCEF_Pos)                    </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08fce3de6964b2b9701254ceb90a0c9f"> 6491</a></span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF             TSC_ISR_MCEF_Msk                              </span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOHCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1_Pos     (0U)                                          </span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad914ae8c873cbd6c90a0f85badf108ea"> 6495</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO1_Pos)                </span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8"> 6496</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1         TSC_IOHCR_G1_IO1_Msk                          </span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2_Pos     (1U)                                          </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga962c5fc27318f21d7b4dba7b4797f204"> 6498</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO2_Pos)                </span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4147c9618c6eead6c51b414e94ba7da"> 6499</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2         TSC_IOHCR_G1_IO2_Msk                          </span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3_Pos     (2U)                                          </span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2"> 6501</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO3_Pos)                </span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"> 6502</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3         TSC_IOHCR_G1_IO3_Msk                          </span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4_Pos     (3U)                                          </span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85db0d34a6e1784899b5f503fa447137"> 6504</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO4_Pos)                </span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d"> 6505</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4         TSC_IOHCR_G1_IO4_Msk                          </span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1_Pos     (4U)                                          </span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0368c722120c5fe9bc867c44770dec4"> 6507</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO1_Pos)                </span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8681571606b6796f2cd981635559c56"> 6508</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1         TSC_IOHCR_G2_IO1_Msk                          </span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2_Pos     (5U)                                          </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c"> 6510</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO2_Pos)                </span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga904f727450371d79dd8ac2fd60b56511"> 6511</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2         TSC_IOHCR_G2_IO2_Msk                          </span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3_Pos     (6U)                                          </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa"> 6513</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO3_Pos)                </span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c5d1e914479c16db0ded6f6bce8459a"> 6514</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3         TSC_IOHCR_G2_IO3_Msk                          </span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4_Pos     (7U)                                          </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa851496c60c087f91b6bad50d54ed10"> 6516</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO4_Pos)                </span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19d7880ae8eb9e743e428b6581fc30cf"> 6517</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4         TSC_IOHCR_G2_IO4_Msk                          </span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1_Pos     (8U)                                          </span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31"> 6519</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO1_Pos)                </span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75"> 6520</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1         TSC_IOHCR_G3_IO1_Msk                          </span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2_Pos     (9U)                                          </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94a2279022d718d948cadd9b3384cd27"> 6522</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO2_Pos)                </span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad88991f11f855f6ccfdb134f00dede16"> 6523</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2         TSC_IOHCR_G3_IO2_Msk                          </span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3_Pos     (10U)                                         </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd"> 6525</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO3_Pos)                </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1551f1d9718e48deb700eb4e37f41302"> 6526</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3         TSC_IOHCR_G3_IO3_Msk                          </span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4_Pos     (11U)                                         </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4"> 6528</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO4_Pos)                </span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16"> 6529</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4         TSC_IOHCR_G3_IO4_Msk                          </span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1_Pos     (12U)                                         </span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f0e106831adfd4d26be14e2fcc27f16"> 6531</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO1_Pos)                </span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f"> 6532</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1         TSC_IOHCR_G4_IO1_Msk                          </span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2_Pos     (13U)                                         </span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83ab26ba1317a9233421d5bbbc98c65f"> 6534</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO2_Pos)                </span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72"> 6535</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2         TSC_IOHCR_G4_IO2_Msk                          </span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3_Pos     (14U)                                         </span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7d02a4a8239e984257fad85122f8861"> 6537</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO3_Pos)                </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed99725c69d270e2d63070cffc882e33"> 6538</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3         TSC_IOHCR_G4_IO3_Msk                          </span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4_Pos     (15U)                                         </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga679df472f64e3b84144510c54a6c3488"> 6540</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO4_Pos)                </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47234ba070241ad44d8220e88df6b3f8"> 6541</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4         TSC_IOHCR_G4_IO4_Msk                          </span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1_Pos     (16U)                                         </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85"> 6543</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO1_Pos)                </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga590a418cdb27fd02a4cf121e42e569b2"> 6544</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1         TSC_IOHCR_G5_IO1_Msk                          </span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2_Pos     (17U)                                         </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0945252a4ad54fc2e45c265552f23b1"> 6546</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO2_Pos)                </span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade99d60646e3fa1517f799052a6cd5a6"> 6547</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2         TSC_IOHCR_G5_IO2_Msk                          </span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3_Pos     (18U)                                         </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f8584b8f434a451d286bfc57a580cfa"> 6549</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO3_Pos)                </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa"> 6550</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3         TSC_IOHCR_G5_IO3_Msk                          </span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4_Pos     (19U)                                         </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace2e5851c2873baacdbcc9465e1b143d"> 6552</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO4_Pos)                </span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa38dc0c9e4de280da91030e4546e04bb"> 6553</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4         TSC_IOHCR_G5_IO4_Msk                          </span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1_Pos     (20U)                                         </span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892"> 6555</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO1_Pos)                </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"> 6556</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1         TSC_IOHCR_G6_IO1_Msk                          </span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2_Pos     (21U)                                         </span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae"> 6558</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO2_Pos)                </span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6994edd44c8466c73563ebcecd3c9ab9"> 6559</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2         TSC_IOHCR_G6_IO2_Msk                          </span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3_Pos     (22U)                                         </span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab80b053bb58ca972fb4895848218a36a"> 6561</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO3_Pos)                </span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga508bd77407f2294acef566ec79680f24"> 6562</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3         TSC_IOHCR_G6_IO3_Msk                          </span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4_Pos     (23U)                                         </span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae376d64e0cc9cde21f51f9364b1f558d"> 6564</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO4_Pos)                </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f2dfee7d77600fda369e454119851b7"> 6565</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4         TSC_IOHCR_G6_IO4_Msk                          </span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1_Pos     (24U)                                         </span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fce707381e8493dabfd6ad661bb4e87"> 6567</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO1_Pos)                </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga084806ce2eeaea2e540a8f8eff7359e8"> 6568</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1         TSC_IOHCR_G7_IO1_Msk                          </span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2_Pos     (25U)                                         </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8"> 6570</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO2_Pos)                </span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga904ec89e24c54b8899aa2578c38580ce"> 6571</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2         TSC_IOHCR_G7_IO2_Msk                          </span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3_Pos     (26U)                                         </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c"> 6573</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO3_Pos)                </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga837cd46add4c630f7d1d335564ecd41c"> 6574</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3         TSC_IOHCR_G7_IO3_Msk                          </span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4_Pos     (27U)                                         </span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6470cae5e195d31f1519c59c8903df2c"> 6576</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO4_Pos)                </span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga482cd03a685f379cc1b748f7684ce395"> 6577</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4         TSC_IOHCR_G7_IO4_Msk                          </span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1_Pos     (28U)                                         </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c0ab1f7e0f8078c6e7550d4e51892f8"> 6579</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO1_Pos)                </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf93a44c09f3355e4940679eb7c80a068"> 6580</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1         TSC_IOHCR_G8_IO1_Msk                          </span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2_Pos     (29U)                                         </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9da218e2e8f46e887e3894483df4626"> 6582</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO2_Pos)                </span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga172a21291f2b7b2de95004008721f646"> 6583</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2         TSC_IOHCR_G8_IO2_Msk                          </span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3_Pos     (30U)                                         </span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4d0ae7ad8bd6fb3dfa10354fc2964c3"> 6585</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO3_Pos)                </span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadaa845a5999eb2ede81a9d5c469a05c1"> 6586</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3         TSC_IOHCR_G8_IO3_Msk                          </span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4_Pos     (31U)                                         </span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3e81f525f7d6dbdb4ed7c5e1ca097a3"> 6588</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO4_Pos)                </span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c4a0f449241d88969d59660bbbdac8c"> 6589</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4         TSC_IOHCR_G8_IO4_Msk                          </span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOASCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1_Pos    (0U)                                          </span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa09269d702707c666f40524b19a623e"> 6593</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO1_Pos)               </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd82b6899411d6e78512ed519d2c9a7f"> 6594</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1        TSC_IOASCR_G1_IO1_Msk                         </span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2_Pos    (1U)                                          </span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455"> 6596</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO2_Pos)               </span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fefef6a55f39aa48067a1c2524b4a86"> 6597</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2        TSC_IOASCR_G1_IO2_Msk                         </span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3_Pos    (2U)                                          </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0262b0da8982b3b6d7bf848435f7c664"> 6599</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO3_Pos)               </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d8ed0949d6947d14af3673b8df8bbed"> 6600</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3        TSC_IOASCR_G1_IO3_Msk                         </span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4_Pos    (3U)                                          </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bbe0176b1fedd1f4011715241f5ace0"> 6602</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO4_Pos)               </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga315b64a0b36129c0af07aac7d9a074a1"> 6603</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4        TSC_IOASCR_G1_IO4_Msk                         </span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1_Pos    (4U)                                          </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae16591b29fba47053d84879f23cef06b"> 6605</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO1_Pos)               </span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e"> 6606</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1        TSC_IOASCR_G2_IO1_Msk                         </span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2_Pos    (5U)                                          </span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95cedbb5829e94fa393ce715100ed562"> 6608</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO2_Pos)               </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79e85f60dd56c94d292afe16e94f5c1f"> 6609</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2        TSC_IOASCR_G2_IO2_Msk                         </span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3_Pos    (6U)                                          </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ccee997f10fd98f9ce395c923fb7030"> 6611</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO3_Pos)               </span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8228c36e743309c19108ec1acd6fa2b"> 6612</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3        TSC_IOASCR_G2_IO3_Msk                         </span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4_Pos    (7U)                                          </span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e64760d4ef874523278d5d4005c7769"> 6614</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO4_Pos)               </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a8d38ca46cc18da31ab4251d9600a56"> 6615</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4        TSC_IOASCR_G2_IO4_Msk                         </span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1_Pos    (8U)                                          </span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3f4ffe36024fbdf67d00cae9777047e"> 6617</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO1_Pos)               </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee85c71c1ab007caab03b89054d905e7"> 6618</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1        TSC_IOASCR_G3_IO1_Msk                         </span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2_Pos    (9U)                                          </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83b6b678df5149bb89686879263e65db"> 6620</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO2_Pos)               </span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dabef88c6eefffbfe230d2af841ab1a"> 6621</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2        TSC_IOASCR_G3_IO2_Msk                         </span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3_Pos    (10U)                                         </span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b2d8586f095e4cc5792b56045475311"> 6623</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO3_Pos)               </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1"> 6624</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3        TSC_IOASCR_G3_IO3_Msk                         </span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4_Pos    (11U)                                         </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa87ca7670a4709954c37a71b02b68975"> 6626</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO4_Pos)               </span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc"> 6627</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4        TSC_IOASCR_G3_IO4_Msk                         </span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1_Pos    (12U)                                         </span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6"> 6629</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO1_Pos)               </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf630bc82f376391d7846b34d280abc94"> 6630</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1        TSC_IOASCR_G4_IO1_Msk                         </span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2_Pos    (13U)                                         </span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c0c507ef19330f9cf31b0a5025132d2"> 6632</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO2_Pos)               </span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac784e0da3d24f283c2d466c1ac100ac7"> 6633</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2        TSC_IOASCR_G4_IO2_Msk                         </span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3_Pos    (14U)                                         </span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73e69bb653b51d1861578ba8c73a95b9"> 6635</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO3_Pos)               </span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43060d8fa5382ba390da40a1386b93ff"> 6636</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3        TSC_IOASCR_G4_IO3_Msk                         </span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4_Pos    (15U)                                         </span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84c17e45ef43f63f08bcf41492c70210"> 6638</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO4_Pos)               </span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd55955f843445f11d1c7d75c024ddaf"> 6639</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4        TSC_IOASCR_G4_IO4_Msk                         </span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1_Pos    (16U)                                         </span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad34a714d41af8b7cdc4ec7d5773f246"> 6641</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO1_Pos)               </span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea67e6299dd4afdd1fbddfb9e810400b"> 6642</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1        TSC_IOASCR_G5_IO1_Msk                         </span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2_Pos    (17U)                                         </span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3762f9820146f0f36a8e513e33f7efd"> 6644</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO2_Pos)               </span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac473ea3827fd3b8be7f680e2312c2c7b"> 6645</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2        TSC_IOASCR_G5_IO2_Msk                         </span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3_Pos    (18U)                                         </span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d35a0a520577e30094465abae4821fd"> 6647</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO3_Pos)               </span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe"> 6648</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3        TSC_IOASCR_G5_IO3_Msk                         </span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4_Pos    (19U)                                         </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b"> 6650</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO4_Pos)               </span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf712c84f43d1f00a89d3a351142588cb"> 6651</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4        TSC_IOASCR_G5_IO4_Msk                         </span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1_Pos    (20U)                                         </span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc"> 6653</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO1_Pos)               </span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab57e0cb1a489a65adcece563c1b2b657"> 6654</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1        TSC_IOASCR_G6_IO1_Msk                         </span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2_Pos    (21U)                                         </span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3b7565f413adf8873d3d1c6585c8e75"> 6656</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO2_Pos)               </span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga486fc83799f0b599a86535ac648f1966"> 6657</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2        TSC_IOASCR_G6_IO2_Msk                         </span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3_Pos    (22U)                                         </span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad396c410ad97506ad10e5758b0fd7211"> 6659</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO3_Pos)               </span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13390ab79e7b1b53019e41476648a6cb"> 6660</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3        TSC_IOASCR_G6_IO3_Msk                         </span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4_Pos    (23U)                                         </span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa67124969348e0d0f75f4c737cc7043e"> 6662</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO4_Pos)               </span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc48485735d1d84555a9b0f9a2bbf63c"> 6663</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4        TSC_IOASCR_G6_IO4_Msk                         </span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1_Pos    (24U)                                         </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga139f7858e8d4530a951a83ea11ed0216"> 6665</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO1_Pos)               </span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafa6583c19f4cccd7408c0640d9a527b"> 6666</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1        TSC_IOASCR_G7_IO1_Msk                         </span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2_Pos    (25U)                                         </span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9f1279e16bcf3017f87fed1cf121480"> 6668</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO2_Pos)               </span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f18b8a1325536d2a6b6d4419201a88d"> 6669</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2        TSC_IOASCR_G7_IO2_Msk                         </span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3_Pos    (26U)                                         </span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b"> 6671</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO3_Pos)               </span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e"> 6672</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3        TSC_IOASCR_G7_IO3_Msk                         </span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4_Pos    (27U)                                         </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00f57b238fbda53139212d5abf1021b1"> 6674</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO4_Pos)               </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e"> 6675</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4        TSC_IOASCR_G7_IO4_Msk                         </span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1_Pos    (28U)                                         </span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga683c3aa8078685026f6e1ea60842056b"> 6677</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO1_Pos)               </span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bcfcacd23e4066b94e96123dfe3550f"> 6678</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1        TSC_IOASCR_G8_IO1_Msk                         </span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2_Pos    (29U)                                         </span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0aba7a06cc8e84782422517cf6224619"> 6680</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO2_Pos)               </span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf488334e8d87ba645f797bcf0f52387b"> 6681</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2        TSC_IOASCR_G8_IO2_Msk                         </span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3_Pos    (30U)                                         </span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57559d29e05611e3bb967a2846efcf75"> 6683</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO3_Pos)               </span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe93979868348844bde9664877060414"> 6684</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3        TSC_IOASCR_G8_IO3_Msk                         </span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4_Pos    (31U)                                         </span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf73fadd629ba04109a01bbc9f796cf02"> 6686</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO4_Pos)               </span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab85fdad743c240d1d8d0baaaec875298"> 6687</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4        TSC_IOASCR_G8_IO4_Msk                         </span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOSCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1_Pos     (0U)                                          </span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936"> 6691</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO1_Pos)                </span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee7c90514a2b21ef121eb157ee318ba9"> 6692</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1         TSC_IOSCR_G1_IO1_Msk                          </span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2_Pos     (1U)                                          </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37a2f13637fb1b60c88339cff4b6846d"> 6694</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO2_Pos)                </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07a670311bcc0188d80a2836eb58a573"> 6695</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2         TSC_IOSCR_G1_IO2_Msk                          </span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3_Pos     (2U)                                          </span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62c13e0a928b3bfb225c632c83df17fa"> 6697</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO3_Pos)                </span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75"> 6698</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3         TSC_IOSCR_G1_IO3_Msk                          </span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4_Pos     (3U)                                          </span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8"> 6700</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO4_Pos)                </span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3d7a5de5458401ef7f637ac791bd03e"> 6701</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4         TSC_IOSCR_G1_IO4_Msk                          </span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1_Pos     (4U)                                          </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50cd2e2ec9e78afcccc386072f3c659a"> 6703</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO1_Pos)                </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2642e94fd0535556cb1214b25ab54e82"> 6704</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1         TSC_IOSCR_G2_IO1_Msk                          </span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2_Pos     (5U)                                          </span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa04885cf284fad1f9af14eb4a49820b4"> 6706</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO2_Pos)                </span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1"> 6707</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2         TSC_IOSCR_G2_IO2_Msk                          </span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3_Pos     (6U)                                          </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae40f5012709a3535f8a581d1c8397554"> 6709</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO3_Pos)                </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d07ef55b7a38154430c79df3792ef85"> 6710</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3         TSC_IOSCR_G2_IO3_Msk                          </span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4_Pos     (7U)                                          </span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7955bcf502358391fed1d90388e26b1"> 6712</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO4_Pos)                </span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c5701fea4de413a0446bb50299db78e"> 6713</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4         TSC_IOSCR_G2_IO4_Msk                          </span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1_Pos     (8U)                                          </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7e31b548e3d044006179b16761e9292"> 6715</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO1_Pos)                </span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbd5b56543201db684a3c3cf840fe9b4"> 6716</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1         TSC_IOSCR_G3_IO1_Msk                          </span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2_Pos     (9U)                                          </span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae98e962b11b5b11e8bf38028a95af823"> 6718</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO2_Pos)                </span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga521dd998ded4c56b5ae57a3bc7a73969"> 6719</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2         TSC_IOSCR_G3_IO2_Msk                          </span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3_Pos     (10U)                                         </span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f29c92008db0f471237c00c1e2d2d85"> 6721</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO3_Pos)                </span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8"> 6722</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3         TSC_IOSCR_G3_IO3_Msk                          </span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4_Pos     (11U)                                         </span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a444353be81a4b2b7510f44be736fca"> 6724</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO4_Pos)                </span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8"> 6725</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4         TSC_IOSCR_G3_IO4_Msk                          </span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1_Pos     (12U)                                         </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1"> 6727</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO1_Pos)                </span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8f14899ff5b049f17080ab4ad73a78e"> 6728</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1         TSC_IOSCR_G4_IO1_Msk                          </span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2_Pos     (13U)                                         </span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30bb5c84572928683b1e3726645a47bf"> 6730</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO2_Pos)                </span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0edd6df22a62893fd06d623eed97818f"> 6731</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2         TSC_IOSCR_G4_IO2_Msk                          </span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3_Pos     (14U)                                         </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52af0e483b4c0f16ebd978762f359c79"> 6733</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO3_Pos)                </span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621"> 6734</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3         TSC_IOSCR_G4_IO3_Msk                          </span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4_Pos     (15U)                                         </span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada625217dddcaaa2cbbd23fb0be80a4d"> 6736</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO4_Pos)                </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56f71a21108c7bdf517abe879ef990cd"> 6737</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4         TSC_IOSCR_G4_IO4_Msk                          </span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1_Pos     (16U)                                         </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e95d0f4b101b7bb7e70e48945833612"> 6739</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO1_Pos)                </span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33091ef62bc05b2f348482a75d545593"> 6740</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1         TSC_IOSCR_G5_IO1_Msk                          </span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2_Pos     (17U)                                         </span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0878d85e59ea87465f5f7a565c33cb7"> 6742</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO2_Pos)                </span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa10aec0233213b68740bb80772a1930f"> 6743</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2         TSC_IOSCR_G5_IO2_Msk                          </span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3_Pos     (18U)                                         </span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8d58564c4873af55be6e9aaf7e94b93"> 6745</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO3_Pos)                </span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f"> 6746</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3         TSC_IOSCR_G5_IO3_Msk                          </span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4_Pos     (19U)                                         </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa66167169ade2aecfa807d195f77004f"> 6748</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO4_Pos)                </span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9"> 6749</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4         TSC_IOSCR_G5_IO4_Msk                          </span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1_Pos     (20U)                                         </span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac707ab1cd11f782bc4a90d09fc344c84"> 6751</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO1_Pos)                </span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d"> 6752</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1         TSC_IOSCR_G6_IO1_Msk                          </span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2_Pos     (21U)                                         </span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac10910084daf3742e31d946000a2e08f"> 6754</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO2_Pos)                </span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f210fae3d97341f2d94e753538a5ef1"> 6755</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2         TSC_IOSCR_G6_IO2_Msk                          </span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3_Pos     (22U)                                         </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c"> 6757</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO3_Pos)                </span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd96d6ff53e6ab99a00904cc71117022"> 6758</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3         TSC_IOSCR_G6_IO3_Msk                          </span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4_Pos     (23U)                                         </span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03b53ffcb149360f9af8e16fa1fd5284"> 6760</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO4_Pos)                </span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5"> 6761</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4         TSC_IOSCR_G6_IO4_Msk                          </span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1_Pos     (24U)                                         </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb749eb1546b62e01407c49b533caedd"> 6763</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO1_Pos)                </span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3385f46a99278be65b40c3586ee86c52"> 6764</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1         TSC_IOSCR_G7_IO1_Msk                          </span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2_Pos     (25U)                                         </span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05f0b7faf6608525baf7f8e823928704"> 6766</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO2_Pos)                </span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50b39ba39a76106db42595b8db7c5e4b"> 6767</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2         TSC_IOSCR_G7_IO2_Msk                          </span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3_Pos     (26U)                                         </span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8327b6d4d3003b1df036a8b2d921c538"> 6769</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO3_Pos)                </span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec"> 6770</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3         TSC_IOSCR_G7_IO3_Msk                          </span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4_Pos     (27U)                                         </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d08886637658b11527e3fc2d4a24aef"> 6772</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO4_Pos)                </span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8a494df48044ec17a5963f05dc22757"> 6773</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4         TSC_IOSCR_G7_IO4_Msk                          </span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1_Pos     (28U)                                         </span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1104c6bb629bbb3f8dfce46dc5e9b5"> 6775</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO1_Pos)                </span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69d54f4e80ce860f644918a08577125f"> 6776</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1         TSC_IOSCR_G8_IO1_Msk                          </span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2_Pos     (29U)                                         </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga760772c6d1f913965ec00689e13e8de1"> 6778</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO2_Pos)                </span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c"> 6779</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2         TSC_IOSCR_G8_IO2_Msk                          </span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3_Pos     (30U)                                         </span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5082ac40b6fa0567cdb35dfcec67fc7"> 6781</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO3_Pos)                </span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf54d34d7bb01be0253b7a38f9a00de76"> 6782</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3         TSC_IOSCR_G8_IO3_Msk                          </span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4_Pos     (31U)                                         </span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1328638fe293d6d0d5d4f578d847df0"> 6784</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO4_Pos)                </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga978a6c0ce3c2748fdd73a015512b33ff"> 6785</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4         TSC_IOSCR_G8_IO4_Msk                          </span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOCCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1_Pos     (0U)                                          </span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc766def6bc8b7f38e409fcdda26d3ac"> 6789</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO1_Pos)                </span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab72b81eebb75e5eb63d86e79e0a230db"> 6790</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1         TSC_IOCCR_G1_IO1_Msk                          </span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2_Pos     (1U)                                          </span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a44c8c440d6c806bd80e8190621340c"> 6792</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO2_Pos)                </span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed313819c3f07d83f966a707e71006a3"> 6793</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2         TSC_IOCCR_G1_IO2_Msk                          </span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3_Pos     (2U)                                          </span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33266be848627b8bd7e31919ef105af5"> 6795</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO3_Pos)                </span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd978624dad34d428b0588fa6eda6940"> 6796</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3         TSC_IOCCR_G1_IO3_Msk                          </span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4_Pos     (3U)                                          </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad676b978fd7f34ba827b8b0792c530a0"> 6798</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO4_Pos)                </span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41c929d5e60d13b71ff1d6745e281c4f"> 6799</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4         TSC_IOCCR_G1_IO4_Msk                          </span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1_Pos     (4U)                                          </span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd"> 6801</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO1_Pos)                </span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5754aa934264634361e0dda64c67f72"> 6802</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1         TSC_IOCCR_G2_IO1_Msk                          </span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2_Pos     (5U)                                          </span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4a2dcd8c6f546142aebf9a19c41da60"> 6804</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO2_Pos)                </span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5"> 6805</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2         TSC_IOCCR_G2_IO2_Msk                          </span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3_Pos     (6U)                                          </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab20f493734669ce077066c7bd56231a2"> 6807</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO3_Pos)                </span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66346940b2e277bb02afb360614a0e8a"> 6808</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3         TSC_IOCCR_G2_IO3_Msk                          </span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4_Pos     (7U)                                          </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57"> 6810</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO4_Pos)                </span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4078647a88048212fa079fb24dddbbd4"> 6811</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4         TSC_IOCCR_G2_IO4_Msk                          </span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1_Pos     (8U)                                          </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0d00466c6d53eefd70916d523c3a6c3"> 6813</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO1_Pos)                </span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga753ebf022dcbf06c303d3bf21eb3518f"> 6814</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1         TSC_IOCCR_G3_IO1_Msk                          </span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2_Pos     (9U)                                          </span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb0a21d88b6caa0577a3518aa22fec80"> 6816</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO2_Pos)                </span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8c5c738f9eda3f412821c588fc7ca7d"> 6817</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2         TSC_IOCCR_G3_IO2_Msk                          </span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3_Pos     (10U)                                         </span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab393cf3406cfc3defe5363c42da28bc2"> 6819</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO3_Pos)                </span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ff45a42f7cb42606c71a6e31117e87c"> 6820</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3         TSC_IOCCR_G3_IO3_Msk                          </span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4_Pos     (11U)                                         </span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64616fba6e56d37976d801e100cd484e"> 6822</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO4_Pos)                </span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29"> 6823</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4         TSC_IOCCR_G3_IO4_Msk                          </span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1_Pos     (12U)                                         </span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c"> 6825</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO1_Pos)                </span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga625564916e51f7c314c9697fb846407d"> 6826</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1         TSC_IOCCR_G4_IO1_Msk                          </span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2_Pos     (13U)                                         </span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3a6cfa5ac41df0bdff1781687702f6d"> 6828</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO2_Pos)                </span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3079a52ff10b641604f4a0f6e9feb39"> 6829</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2         TSC_IOCCR_G4_IO2_Msk                          </span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3_Pos     (14U)                                         </span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73353b8af78f6ceb6e5f319adb810d97"> 6831</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO3_Pos)                </span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc53df7e1044fb53600ae195f2ca2d4b"> 6832</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3         TSC_IOCCR_G4_IO3_Msk                          </span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4_Pos     (15U)                                         </span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga393761f1b497329a4dc3be452dc95489"> 6834</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO4_Pos)                </span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261d0ef6bfce853e8b015cb02968365b"> 6835</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4         TSC_IOCCR_G4_IO4_Msk                          </span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1_Pos     (16U)                                         </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa85d976f21fdc89965a46d2e117d1240"> 6837</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO1_Pos)                </span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7282fe34b896af2a10d956b296d6721e"> 6838</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1         TSC_IOCCR_G5_IO1_Msk                          </span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2_Pos     (17U)                                         </span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga220db925a6a897ed29f7693e16c00382"> 6840</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO2_Pos)                </span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdff67a963895adb140a7097a33d9eb7"> 6841</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2         TSC_IOCCR_G5_IO2_Msk                          </span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3_Pos     (18U)                                         </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221"> 6843</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO3_Pos)                </span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b69671302430ce7d25ea62c9db1eb7e"> 6844</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3         TSC_IOCCR_G5_IO3_Msk                          </span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4_Pos     (19U)                                         </span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga499b4fb92bc126b6933648955241c304"> 6846</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO4_Pos)                </span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga246a8e90cd92cdcadbbe9cd6229de582"> 6847</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4         TSC_IOCCR_G5_IO4_Msk                          </span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1_Pos     (20U)                                         </span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe81857d2e901e0974eaa49de013dbf7"> 6849</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO1_Pos)                </span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eadf59ed3695683921fe7de6bf95d12"> 6850</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1         TSC_IOCCR_G6_IO1_Msk                          </span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2_Pos     (21U)                                         </span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dcc75c66b5287af8534c37434fcbb68"> 6852</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO2_Pos)                </span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0"> 6853</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2         TSC_IOCCR_G6_IO2_Msk                          </span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3_Pos     (22U)                                         </span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga886a2c8170bee68546a617cf525b928b"> 6855</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO3_Pos)                </span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeead1322b93830f3d62e940d7240e2f3"> 6856</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3         TSC_IOCCR_G6_IO3_Msk                          </span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4_Pos     (23U)                                         </span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc869043f6068e14c3a6bd3998b0ca34"> 6858</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO4_Pos)                </span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c"> 6859</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4         TSC_IOCCR_G6_IO4_Msk                          </span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1_Pos     (24U)                                         </span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad3f751970b553e2d0ce3061e185093b"> 6861</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO1_Pos)                </span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadf1cc88082b9e690efa07ebf84f86a6"> 6862</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1         TSC_IOCCR_G7_IO1_Msk                          </span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2_Pos     (25U)                                         </span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae89740a411ce7de48719a9538113d85e"> 6864</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO2_Pos)                </span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7c9394233e52ad08b5a331878d5f0b8"> 6865</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2         TSC_IOCCR_G7_IO2_Msk                          </span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3_Pos     (26U)                                         </span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e367b7fed70b4861269a875024aa978"> 6867</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO3_Pos)                </span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab55ddd0d3ee2fdfca995f82982396ba7"> 6868</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3         TSC_IOCCR_G7_IO3_Msk                          </span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4_Pos     (27U)                                         </span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea698982cfe54dd98f9fb1a9910ac53c"> 6870</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO4_Pos)                </span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4"> 6871</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4         TSC_IOCCR_G7_IO4_Msk                          </span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1_Pos     (28U)                                         </span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99285fcff4714b49b2154531c4573d5d"> 6873</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO1_Pos)                </span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga505d18ed8927c2ef746006682f671344"> 6874</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1         TSC_IOCCR_G8_IO1_Msk                          </span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2_Pos     (29U)                                         </span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea719cdd5a40b4bcaccbb2823d23c6e1"> 6876</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO2_Pos)                </span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03064c73fd25c29ead1dd1c361a6b911"> 6877</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2         TSC_IOCCR_G8_IO2_Msk                          </span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3_Pos     (30U)                                         </span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31663888ed7a52678cdf5a70b540a2d8"> 6879</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO3_Pos)                </span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6a8c3cead6d177c759df7f09f2a4152"> 6880</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3         TSC_IOCCR_G8_IO3_Msk                          </span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4_Pos     (31U)                                         </span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf4c0c84830281f611eeabe9a3345800"> 6882</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO4_Pos)                </span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad69b9268364a0c32da12dccc2f33ffac"> 6883</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4         TSC_IOCCR_G8_IO4_Msk                          </span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOGCSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E_Pos       (0U)                                          </span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f21087070fcd6dada1007960035bd33"> 6887</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G1E_Pos)                  </span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491"> 6888</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E           TSC_IOGCSR_G1E_Msk                            </span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E_Pos       (1U)                                          </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f"> 6890</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G2E_Pos)                  </span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10"> 6891</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E           TSC_IOGCSR_G2E_Msk                            </span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E_Pos       (2U)                                          </span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad71ce1fb59a0f35865122534d4b260fa"> 6893</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G3E_Pos)                  </span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fa19847b92a1cf45e004f0567fe867f"> 6894</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E           TSC_IOGCSR_G3E_Msk                            </span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E_Pos       (3U)                                          </span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae"> 6896</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G4E_Pos)                  </span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga486b5c9d1448b68e82321c2a06679157"> 6897</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E           TSC_IOGCSR_G4E_Msk                            </span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E_Pos       (4U)                                          </span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8658c22b99568a8ec9f3b7cae1202d62"> 6899</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G5E_Pos)                  </span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c0350f2951a8932f68644cc46e0768b"> 6900</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E           TSC_IOGCSR_G5E_Msk                            </span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E_Pos       (5U)                                          </span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75285f522404179e701e62721ea23a13"> 6902</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G6E_Pos)                  </span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff"> 6903</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E           TSC_IOGCSR_G6E_Msk                            </span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E_Pos       (6U)                                          </span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff2cdb078ee27ab4337fc41628a70cd9"> 6905</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G7E_Pos)                  </span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15d928b53c999dd82c372e340e369402"> 6906</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E           TSC_IOGCSR_G7E_Msk                            </span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E_Pos       (7U)                                          </span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga943c9ca7a6bf2cdc3346e3749c27a95f"> 6908</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G8E_Pos)                  </span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9736702559c92cf102b195cb85737431"> 6909</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E           TSC_IOGCSR_G8E_Msk                            </span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S_Pos       (16U)                                         </span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf57b3cef584f063a8eac29331102412"> 6911</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G1S_Pos)                  </span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86fdc03c565bec02f1f5e32c5df65459"> 6912</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S           TSC_IOGCSR_G1S_Msk                            </span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S_Pos       (17U)                                         </span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb8e3daceffa8a453f8fef78b4eff74"> 6914</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G2S_Pos)                  </span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaabb77752f29df4122ed3e7d146ecfbd"> 6915</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S           TSC_IOGCSR_G2S_Msk                            </span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S_Pos       (18U)                                         </span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga188040db0594a1afdb879605c0db4df7"> 6917</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G3S_Pos)                  </span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0efba4a5e486fb9085528cebfa27d93"> 6918</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S           TSC_IOGCSR_G3S_Msk                            </span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S_Pos       (19U)                                         </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15112e6e2ba56ad049927272187e5e88"> 6920</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G4S_Pos)                  </span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a"> 6921</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S           TSC_IOGCSR_G4S_Msk                            </span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S_Pos       (20U)                                         </span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga599e152092c66662d0525bcc5cc8f635"> 6923</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G5S_Pos)                  </span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed"> 6924</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S           TSC_IOGCSR_G5S_Msk                            </span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S_Pos       (21U)                                         </span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21020c4a6977314ffbeeaf2b05134170"> 6926</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G6S_Pos)                  </span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf71d10228aa7a2440394403cf31f5519"> 6927</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S           TSC_IOGCSR_G6S_Msk                            </span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S_Pos       (22U)                                         </span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c"> 6929</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G7S_Pos)                  </span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03a59bde1aa432fbae77923c67cd9eb2"> 6930</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S           TSC_IOGCSR_G7S_Msk                            </span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S_Pos       (23U)                                         </span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1449bd63454fcce6742b285748ca3caf"> 6932</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G8S_Pos)                  </span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2291afe0635f467c88e0b364304f159"> 6933</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S           TSC_IOGCSR_G8S_Msk                            </span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOGXCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT_Pos       (0U)                                          </span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga645148609fb21a6bac2b5f3279c907eb"> 6937</a></span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT_Msk       (0x3FFFU &lt;&lt; TSC_IOGXCR_CNT_Pos)               </span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d"> 6938</a></span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT           TSC_IOGXCR_CNT_Msk                            </span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;</div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;</div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos              (0U)                                     </span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 6953</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk              (0x1U &lt;&lt; USART_CR1_UE_Pos)               </span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6954</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define USART_CR1_UESM_Pos            (1U)                                     </span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe"> 6956</a></span>&#160;<span class="preprocessor">#define USART_CR1_UESM_Msk            (0x1U &lt;&lt; USART_CR1_UESM_Pos)             </span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bf035f3a6674183945975fdda9e5d3a"> 6957</a></span>&#160;<span class="preprocessor">#define USART_CR1_UESM                USART_CR1_UESM_Msk                       </span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos              (2U)                                     </span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga625927bbfd40ce911de7183cae92e682"> 6959</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk              (0x1U &lt;&lt; USART_CR1_RE_Pos)               </span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6960</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos              (3U)                                     </span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 6962</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk              (0x1U &lt;&lt; USART_CR1_TE_Pos)               </span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6963</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)                                     </span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 6965</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6966</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)                                     </span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 6968</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91118f867adfdb2e805beea86666de04"> 6969</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)                                     </span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 6971</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1U &lt;&lt; USART_CR1_TCIE_Pos)             </span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6972</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)                                     </span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65436dd25155a36250ee090dd940caa5"> 6974</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1U &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70422871d15f974b464365e7fe1877e9"> 6975</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)                                     </span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 6977</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1U &lt;&lt; USART_CR1_PEIE_Pos)             </span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6978</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos              (9U)                                     </span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08638afebc30caad3337f1faac6d904e"> 6980</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk              (0x1U &lt;&lt; USART_CR1_PS_Pos)               </span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6981</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)                                    </span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 6983</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1U &lt;&lt; USART_CR1_PCE_Pos)              </span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6984</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)                                    </span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0bc41f3a11fced743f19684211eacd6"> 6986</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1U &lt;&lt; USART_CR1_WAKE_Pos)             </span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6987</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos               (12U)                                    </span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 6989</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk               (0x10001U &lt;&lt; USART_CR1_M_Pos)            </span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6990</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor">#define USART_CR1_M0_Pos              (12U)                                    </span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50313a1d273a0fdbeea56839fb97996d"> 6992</a></span>&#160;<span class="preprocessor">#define USART_CR1_M0_Msk              (0x1U &lt;&lt; USART_CR1_M0_Pos)               </span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8"> 6993</a></span>&#160;<span class="preprocessor">#define USART_CR1_M0                  USART_CR1_M0_Msk                         </span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define USART_CR1_MME_Pos             (13U)                                    </span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1337df7835fb7605f567f8c23336510"> 6995</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Msk             (0x1U &lt;&lt; USART_CR1_MME_Pos)              </span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 6996</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME                 USART_CR1_MME_Msk                        </span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Pos            (14U)                                    </span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b5174025558ca07302b4cbd4c3a3c93"> 6998</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Msk            (0x1U &lt;&lt; USART_CR1_CMIE_Pos)             </span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 6999</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       </span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)                                    </span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac009e53008167c20955efe87a147ea02"> 7001</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1U &lt;&lt; USART_CR1_OVER8_Pos)            </span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 7002</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Pos            (16U)                                    </span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9847feffa692f728663f3c612cbf4f2e"> 7004</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Msk            (0x1FU &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2d95af966e08146e1172c4b828bda38"> 7005</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       </span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01b664114104da4e943d96b59ba37142"> 7006</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_0              (0x01U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 7007</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_1              (0x02U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 7008</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_2              (0x04U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 7009</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_3              (0x08U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa005f970098bde194883b57529b0d306"> 7010</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_4              (0x10U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Pos            (21U)                                    </span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf428b58fe78a921cec6d585556253c7"> 7012</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Msk            (0x1FU &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 7013</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       </span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 7014</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_0              (0x01U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga915c67729309721386a3211e7ef9c097"> 7015</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_1              (0x02U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 7016</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_2              (0x04U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad9044f6093b026dae8651416935dd2a"> 7017</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_3              (0x08U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 7018</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_4              (0x10U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Pos           (26U)                                    </span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb1575795973e3e34e3fe4bb420a8d58"> 7020</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Msk           (0x1U &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 7021</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      </span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Pos           (27U)                                    </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6"> 7023</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Msk           (0x1U &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae527749fded038f642974711b1d53ba3"> 7024</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      </span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define USART_CR1_M1_Pos              (28U)                                    </span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93c47c9950e9e8727dfc74abaf4be164"> 7026</a></span>&#160;<span class="preprocessor">#define USART_CR1_M1_Msk              (0x1U &lt;&lt; USART_CR1_M1_Pos)               </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae19a4c9577dfb1569cf6f564fe6c4949"> 7027</a></span>&#160;<span class="preprocessor">#define USART_CR1_M1                  USART_CR1_M1_Msk                         </span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Pos           (4U)                                     </span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d874b6e6c6b5631df3733e355ed295a"> 7030</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Msk           (0x1U &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d8588feb26d8b36054a060d6b691823"> 7031</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      </span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)                                     </span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 7033</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1U &lt;&lt; USART_CR2_LBDL_Pos)             </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 7034</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)                                     </span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 7036</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1U &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 7037</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)                                     </span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 7039</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1U &lt;&lt; USART_CR2_LBCL_Pos)             </span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 7040</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)                                     </span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 7042</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1U &lt;&lt; USART_CR2_CPHA_Pos)             </span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga362976ce813e58310399d113d2cf09cb"> 7043</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)                                    </span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 7045</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1U &lt;&lt; USART_CR2_CPOL_Pos)             </span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 7046</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)                                    </span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 7048</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1U &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 7049</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)                                    </span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 7051</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf993e483318ebcecffd18649de766dc6"> 7052</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 7053</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0              (0x1U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 7054</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1              (0x2U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)                                    </span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 7056</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1U &lt;&lt; USART_CR2_LINEN_Pos)            </span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 7057</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Pos            (15U)                                    </span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f4501114beca5a00c44cd2182a979eb"> 7059</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Msk            (0x1U &lt;&lt; USART_CR2_SWAP_Pos)             </span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4aecba5721df1c1adb6d0264625accad"> 7060</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       </span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Pos           (16U)                                    </span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4be966e1261f1182e90a9727ae00fed8"> 7062</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Msk           (0x1U &lt;&lt; USART_CR2_RXINV_Pos)            </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafff10115e1adb07c00f42627cedf01e5"> 7063</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      </span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Pos           (17U)                                    </span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bdf6d30f688b739455d262344d9145d"> 7065</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Msk           (0x1U &lt;&lt; USART_CR2_TXINV_Pos)            </span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 7066</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      </span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Pos         (18U)                                    </span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded"> 7068</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Msk         (0x1U &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 7069</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    </span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Pos        (19U)                                    </span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f"> 7071</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Msk        (0x1U &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7342ab16574cebf157aa885a79986812"> 7072</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   </span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Pos           (20U)                                    </span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47"> 7074</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Msk           (0x1U &lt;&lt; USART_CR2_ABREN_Pos)            </span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 7075</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      </span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Pos         (21U)                                    </span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07277ae996d117d7ad0dd6039b550bee"> 7077</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Msk         (0x3U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 7078</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    </span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 7079</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_0           (0x1U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac439d0281ee2e6f20261076a50314cff"> 7080</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_1           (0x2U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Pos           (23U)                                    </span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca386418170bcbfd458e6976c29deed3"> 7082</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Msk           (0x1U &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab89524eda63950f55bc47208a66b7dca"> 7083</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      </span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos             (24U)                                    </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 7085</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFFU &lt;&lt; USART_CR2_ADD_Pos)             </span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee77fac25142271ad56d49685e518b3"> 7086</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)                                     </span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 7090</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1U &lt;&lt; USART_CR3_EIE_Pos)              </span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaed1a39c551b1641128f81893ff558d0"> 7091</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)                                     </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3c0575491453dbd478d5a3413ac759c"> 7093</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1U &lt;&lt; USART_CR3_IREN_Pos)             </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 7094</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)                                     </span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67262b96751aebc3a04d3a6d46213633"> 7096</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1U &lt;&lt; USART_CR3_IRLP_Pos)             </span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22af8d399f1adda62e31186f0309af80"> 7097</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)                                     </span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5553c10996ceb918244202407347848d"> 7099</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1U &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac71129810fab0b46d91161a39e3f8d01"> 7100</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)                                     </span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 7102</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1U &lt;&lt; USART_CR3_NACK_Pos)             </span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 7103</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)                                     </span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 7105</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1U &lt;&lt; USART_CR3_SCEN_Pos)             </span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 7106</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)                                     </span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 7108</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1U &lt;&lt; USART_CR3_DMAR_Pos)             </span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff130f15493c765353ec2fd605667c5a"> 7109</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)                                     </span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga114a52251ccd0dae87055bbd336add29"> 7111</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1U &lt;&lt; USART_CR3_DMAT_Pos)             </span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 7112</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)                                     </span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae20cda51a847495ad5f32c5f5c252152"> 7114</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1U &lt;&lt; USART_CR3_RTSE_Pos)             </span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 7115</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)                                     </span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97e4c254d292233d827a898bda170fa4"> 7117</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1U &lt;&lt; USART_CR3_CTSE_Pos)             </span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa125f026b1ca2d76eab48b191baed265"> 7118</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)                                    </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 7120</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1U &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 7121</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)                                    </span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 7123</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 7124</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Pos          (12U)                                    </span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1"> 7126</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Msk          (0x1U &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33d63c7953788124179cd18a8890a91a"> 7127</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     </span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Pos            (13U)                                    </span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga508139f92a04e0324a84c6173b5afbc7"> 7129</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Msk            (0x1U &lt;&lt; USART_CR3_DDRE_Pos)             </span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1f1b53b09336e82958755747853a753"> 7130</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       </span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Pos             (14U)                                    </span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a24555d522b37f1bef42cb08539ff6f"> 7132</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Msk             (0x1U &lt;&lt; USART_CR3_DEM_Pos)              </span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 7133</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        </span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Pos             (15U)                                    </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaf5c087ecc921b7b5c18b5682b12245"> 7135</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Msk             (0x1U &lt;&lt; USART_CR3_DEP_Pos)              </span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2000c42015289291da1c58fe27800d64"> 7136</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        </span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_Pos         (17U)                                    </span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b0f17cc3f0bad54811dd313232e3afc"> 7138</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_Msk         (0x7U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac63401e737dd8c4ac061a67e092fbece"> 7139</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    </span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e"> 7140</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_0           (0x1U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga236904fec78373f4fa02948bbf1db56a"> 7141</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_1           (0x2U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81fd59d184128d73b8b82d249614cb27"> 7142</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_2           (0x4U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define USART_CR3_WUS_Pos             (20U)                                    </span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4b2294e603dc3950aa2615678db8d17"> 7144</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_Msk             (0x3U &lt;&lt; USART_CR3_WUS_Pos)              </span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76d102b464f15cbe18b0d83b61150293"> 7145</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS                 USART_CR3_WUS_Msk                        </span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf"> 7146</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_0               (0x1U &lt;&lt; USART_CR3_WUS_Pos)              </span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3187bcba3c2e213f8a0523aa02837b32"> 7147</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_1               (0x2U &lt;&lt; USART_CR3_WUS_Pos)              </span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE_Pos           (22U)                                    </span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga690139593d7b232c96b0427fcc088d15"> 7149</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE_Msk           (0x1U &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8006ca5d160f9805977f2c77f146a75c"> 7150</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE               USART_CR3_WUFIE_Msk                      </span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define USART_CR3_UCESM_Pos           (23U)                                    </span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga991d97d122d02582264e56427abafe25"> 7152</a></span>&#160;<span class="preprocessor">#define USART_CR3_UCESM_Msk           (0x1U &lt;&lt; USART_CR3_UCESM_Pos)            </span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ef05c9c30c2040e0e9a74526f12641e"> 7153</a></span>&#160;<span class="preprocessor">#define USART_CR3_UCESM               USART_CR3_UCESM_Msk                      </span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos    (0U)                                     </span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27d26e25a2acc22989a0522951e1c406"> 7157</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk    (0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos)     </span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 7158</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               </span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos    (4U)                                     </span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8739f2a9ca35ed93f81353a7a206a0b"> 7160</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)   </span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 7161</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               </span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)                                     </span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga742100366bd139204afb3402a052a588"> 7165</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFU &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 7166</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)                                     </span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddc06fc01cf5031610706007672f2780"> 7168</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFU &lt;&lt; USART_GTPR_GT_Pos)             </span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 7169</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Pos            (0U)                                     </span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab37e9b1afb41db79336ba8c3878df0ac"> 7174</a></span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Msk            (0xFFFFFFU &lt;&lt; USART_RTOR_RTO_Pos)        </span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 7175</a></span>&#160;<span class="preprocessor">#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       </span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Pos           (24U)                                    </span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58"> 7177</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Msk           (0xFFU &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14f65309076ce671d0efac5265eb276d"> 7178</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      </span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Pos           (0U)                                     </span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088"> 7182</a></span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Msk           (0x1U &lt;&lt; USART_RQR_ABRRQ_Pos)            </span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad261e1474dfb5329b5520e22790b026b"> 7183</a></span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      </span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Pos           (1U)                                     </span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70d25e0fe4eee65b95095bfaac60209f"> 7185</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Msk           (0x1U &lt;&lt; USART_RQR_SBKRQ_Pos)            </span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 7186</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      </span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Pos            (2U)                                     </span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d"> 7188</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Msk            (0x1U &lt;&lt; USART_RQR_MMRQ_Pos)             </span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 7189</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       </span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Pos           (3U)                                     </span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3d7f833b412f9dc19d62f39873deae4"> 7191</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Msk           (0x1U &lt;&lt; USART_RQR_RXFRQ_Pos)            </span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b148ee7c697bbcf836648063613612a"> 7192</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      </span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ_Pos           (4U)                                     </span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae86eecea8a18aa3405e5b165c2ab0d83"> 7194</a></span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ_Msk           (0x1U &lt;&lt; USART_RQR_TXFRQ_Pos)            </span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa40d2e52b5955b30c9399eb3dec769e8"> 7195</a></span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      </span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Pos              (0U)                                     </span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7b9eb35da82f39c93d867ef97354973"> 7199</a></span>&#160;<span class="preprocessor">#define USART_ISR_PE_Msk              (0x1U &lt;&lt; USART_ISR_PE_Pos)               </span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 7200</a></span>&#160;<span class="preprocessor">#define USART_ISR_PE                  USART_ISR_PE_Msk                         </span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">#define USART_ISR_FE_Pos              (1U)                                     </span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4"> 7202</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Msk              (0x1U &lt;&lt; USART_ISR_FE_Pos)               </span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 7203</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE                  USART_ISR_FE_Msk                         </span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define USART_ISR_NE_Pos              (2U)                                     </span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga015a59198487b53f88535babb98ae0a3"> 7205</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Msk              (0x1U &lt;&lt; USART_ISR_NE_Pos)               </span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 7206</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE                  USART_ISR_NE_Msk                         </span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Pos             (3U)                                     </span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3251573623cdc120a509cc5bb7a8f542"> 7208</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Msk             (0x1U &lt;&lt; USART_ISR_ORE_Pos)              </span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 7209</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        </span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Pos            (4U)                                     </span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab963ebe456544ea82d31400edd16f1f1"> 7211</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Msk            (0x1U &lt;&lt; USART_ISR_IDLE_Pos)             </span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacee745b19e0a6073280d234fdc96e627"> 7212</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       </span></div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Pos            (5U)                                     </span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee4f6c9b26f5024994031f93cf2b0982"> 7214</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Msk            (0x1U &lt;&lt; USART_ISR_RXNE_Pos)             </span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39da7549976e5a5c91deff40e6044f03"> 7215</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       </span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define USART_ISR_TC_Pos              (6U)                                     </span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga544469a72f23eb8f779ba88a1340b0db"> 7217</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Msk              (0x1U &lt;&lt; USART_ISR_TC_Pos)               </span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 7218</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC                  USART_ISR_TC_Msk                         </span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Pos             (7U)                                     </span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7656f40932ea96165e47eeb35472b5ba"> 7220</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Msk             (0x1U &lt;&lt; USART_ISR_TXE_Pos)              </span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab59be9f02a6e304a82da3e298c6a72ab"> 7221</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        </span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define USART_ISR_LBDF_Pos            (8U)                                     </span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac29c9402e7e831f8133c378ce663801e"> 7223</a></span>&#160;<span class="preprocessor">#define USART_ISR_LBDF_Msk            (0x1U &lt;&lt; USART_ISR_LBDF_Pos)             </span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf00a820cca1d3bb31f9f4f602f070c44"> 7224</a></span>&#160;<span class="preprocessor">#define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       </span></div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Pos           (9U)                                     </span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62f1e26361131f3e1be62de88e1c06d1"> 7226</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Msk           (0x1U &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 7227</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      </span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Pos             (10U)                                    </span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac402a118b5a829c25754df846ab7b492"> 7229</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Msk             (0x1U &lt;&lt; USART_ISR_CTS_Pos)              </span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 7230</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        </span></div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Pos            (11U)                                    </span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa529be006a377dfbafebe935763db981"> 7232</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Msk            (0x1U &lt;&lt; USART_ISR_RTOF_Pos)             </span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 7233</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       </span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor">#define USART_ISR_EOBF_Pos            (12U)                                    </span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac041e9e09aa899892e8173dc61d40c0c"> 7235</a></span>&#160;<span class="preprocessor">#define USART_ISR_EOBF_Msk            (0x1U &lt;&lt; USART_ISR_EOBF_Pos)             </span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904"> 7236</a></span>&#160;<span class="preprocessor">#define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       </span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Pos            (14U)                                    </span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac97cda0ddd3329946d67b46214d96cac"> 7238</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Msk            (0x1U &lt;&lt; USART_ISR_ABRE_Pos)             </span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 7239</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       </span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Pos            (15U)                                    </span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"> 7241</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Msk            (0x1U &lt;&lt; USART_ISR_ABRF_Pos)             </span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbbfac6c1ba908d265572184b02daed2"> 7242</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       </span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Pos            (16U)                                    </span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09"> 7244</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Msk            (0x1U &lt;&lt; USART_ISR_BUSY_Pos)             </span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 7245</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       </span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Pos             (17U)                                    </span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e6c248ec80835fb56ee72dfced7e405"> 7247</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Msk             (0x1U &lt;&lt; USART_ISR_CMF_Pos)              </span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 7248</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        </span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Pos            (18U)                                    </span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9adfc9ed603cc7747ba2613a25429b1c"> 7250</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Msk            (0x1U &lt;&lt; USART_ISR_SBKF_Pos)             </span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 7251</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       </span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Pos             (19U)                                    </span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2"> 7253</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Msk             (0x1U &lt;&lt; USART_ISR_RWU_Pos)              </span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 7254</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        </span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define USART_ISR_WUF_Pos             (20U)                                    </span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad628ee3720d183f191e3c1d677b4bcd4"> 7256</a></span>&#160;<span class="preprocessor">#define USART_ISR_WUF_Msk             (0x1U &lt;&lt; USART_ISR_WUF_Pos)              </span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72"> 7257</a></span>&#160;<span class="preprocessor">#define USART_ISR_WUF                 USART_ISR_WUF_Msk                        </span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Pos           (21U)                                    </span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43418a8f527a186c95e5ceda1768ac59"> 7259</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Msk           (0x1U &lt;&lt; USART_ISR_TEACK_Pos)            </span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1433ae77d20ec6da645117cde536f81"> 7260</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      </span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Pos           (22U)                                    </span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47d1c2dde620b507955a50a0a3c57cda"> 7262</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Msk           (0x1U &lt;&lt; USART_ISR_REACK_Pos)            </span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 7263</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK               USART_ISR_REACK_Msk                      </span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Pos            (0U)                                     </span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ae5c3629d557d5168f585cf9283f87d"> 7267</a></span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Msk            (0x1U &lt;&lt; USART_ICR_PECF_Pos)             </span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga404185136eb68f679e82e0187d66e411"> 7268</a></span>&#160;<span class="preprocessor">#define USART_ICR_PECF                USART_ICR_PECF_Msk                       </span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Pos            (1U)                                     </span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1db0b71d6de4f3f03923402ea0663c"> 7270</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Msk            (0x1U &lt;&lt; USART_ICR_FECF_Pos)             </span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 7271</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF                USART_ICR_FECF_Msk                       </span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Pos             (2U)                                     </span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c2faba1e087606d5678064ed5dac19f"> 7273</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Msk             (0x1U &lt;&lt; USART_ICR_NCF_Pos)              </span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad50b0d2460df1cbddd9576c2f4637312"> 7274</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF                 USART_ICR_NCF_Msk                        </span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Pos           (3U)                                     </span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa973cb1d530a801f5ddbce2bb08f6500"> 7276</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Msk           (0x1U &lt;&lt; USART_ICR_ORECF_Pos)            </span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 7277</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      </span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Pos          (4U)                                     </span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8"> 7279</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Msk          (0x1U &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 7280</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     </span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Pos            (6U)                                     </span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5af980293332522d448518b1b900b410"> 7282</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Msk            (0x1U &lt;&lt; USART_ICR_TCCF_Pos)             </span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf92ea54425a962dde662b10b61d0250"> 7283</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       </span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF_Pos           (8U)                                     </span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1537d0f3d76831a93415c9c8a423240"> 7285</a></span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF_Msk           (0x1U &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae7d1bc407d9e4168d7059043fe8e50f"> 7286</a></span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      </span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Pos           (9U)                                     </span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7"> 7288</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Msk           (0x1U &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 7289</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      </span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Pos           (11U)                                    </span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820"> 7291</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Msk           (0x1U &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 7292</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      </span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF_Pos           (12U)                                    </span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga887888dd86afede52295a519069de826"> 7294</a></span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF_Msk           (0x1U &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42bb71b7141c9fe56a06377a0071b616"> 7295</a></span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      </span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Pos            (17U)                                    </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec57e194646688f2e0c948d9a67746ff"> 7297</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Msk            (0x1U &lt;&lt; USART_ICR_CMCF_Pos)             </span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5478360c2639166c4d645b64cbf371be"> 7298</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       </span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define USART_ICR_WUCF_Pos            (20U)                                    </span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbcdc69e2f8586917570a36557be4483"> 7300</a></span>&#160;<span class="preprocessor">#define USART_ICR_WUCF_Msk            (0x1U &lt;&lt; USART_ICR_WUCF_Pos)             </span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0526db5696016ae784e46b80027044fa"> 7301</a></span>&#160;<span class="preprocessor">#define USART_ICR_WUCF                USART_ICR_WUCF_Msk                       </span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define USART_RDR_RDR_Pos             (0U)                                     </span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d"> 7305</a></span>&#160;<span class="preprocessor">#define USART_RDR_RDR_Msk             (0x1FFU &lt;&lt; USART_RDR_RDR_Pos)            </span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 7306</a></span>&#160;<span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define USART_TDR_TDR_Pos             (0U)                                     </span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada03ee92e9e0d55959dbd64f19c5c43d"> 7310</a></span>&#160;<span class="preprocessor">#define USART_TDR_TDR_Msk             (0x1FFU &lt;&lt; USART_TDR_TDR_Pos)            </span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 7311</a></span>&#160;<span class="preprocessor">#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        </span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="comment">/*                         USB Device General registers                       */</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04"> 7318</a></span>&#160;<span class="preprocessor">#define USB_BASE                              (0x40005C00U)                    </span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define USB_PMAADDR_Pos           (13U)                                        </span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc885bcbe933d79f0e31305f46fd504d"> 7320</a></span>&#160;<span class="preprocessor">#define USB_PMAADDR_Msk           (0x20003U &lt;&lt; USB_PMAADDR_Pos)                </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf992dfdd5707568c5cb5506e2347e808"> 7321</a></span>&#160;<span class="preprocessor">#define USB_PMAADDR               USB_PMAADDR_Msk                              </span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2"> 7323</a></span>&#160;<span class="preprocessor">#define USB_CNTR                             (USB_BASE + 0x40)           </span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga769561ae9ae56710f5162bd0b3a9dae2"> 7324</a></span>&#160;<span class="preprocessor">#define USB_ISTR                             (USB_BASE + 0x44)           </span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1"> 7325</a></span>&#160;<span class="preprocessor">#define USB_FNR                              (USB_BASE + 0x48)           </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6448f82d8b7f71fd9b43943cb3795a62"> 7326</a></span>&#160;<span class="preprocessor">#define USB_DADDR                            (USB_BASE + 0x4C)           </span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45443e042bfc52776584a88f504331be"> 7327</a></span>&#160;<span class="preprocessor">#define USB_BTABLE                           (USB_BASE + 0x50)           </span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4610894bb79650baf51b9d6928290966"> 7328</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR                           (USB_BASE + 0x54)           </span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace8b73896cbe7fa316562c88e4b91384"> 7329</a></span>&#160;<span class="preprocessor">#define USB_BCDR                             (USB_BASE + 0x58)           </span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************  ISTR interrupt events  *************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 7332</a></span>&#160;<span class="preprocessor">#define USB_ISTR_CTR                          ((uint16_t)0x8000U)              </span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 7333</a></span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR                       ((uint16_t)0x4000U)              </span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50875e0075a050305a676eadcf6a5c3a"> 7334</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR                          ((uint16_t)0x2000U)              </span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84e13c7c106d028a20a8af0244f66532"> 7335</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP                         ((uint16_t)0x1000U)              </span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 7336</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP                         ((uint16_t)0x0800U)              </span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 7337</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET                        ((uint16_t)0x0400U)              </span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 7338</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF                          ((uint16_t)0x0200U)              </span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 7339</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF                         ((uint16_t)0x0100U)              </span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d55976b79b67bfec9a3872a038e3fb8"> 7340</a></span>&#160;<span class="preprocessor">#define USB_ISTR_L1REQ                        ((uint16_t)0x0080U)              </span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81c3cbe7072f6821b808037365962a93"> 7341</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR                          ((uint16_t)0x0010U)              </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f"> 7342</a></span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID                        ((uint16_t)0x000FU)              </span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga483446b1b8554ab6f52952e9675bafd5"> 7344</a></span>&#160;<span class="preprocessor">#define USB_CLR_CTR                          (~USB_ISTR_CTR)             </span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee52820a57ed10514256fffc8ee43a0b"> 7345</a></span>&#160;<span class="preprocessor">#define USB_CLR_PMAOVR                       (~USB_ISTR_PMAOVR)          </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga102c85c08687565b646120709c4aba00"> 7346</a></span>&#160;<span class="preprocessor">#define USB_CLR_ERR                          (~USB_ISTR_ERR)             </span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd"> 7347</a></span>&#160;<span class="preprocessor">#define USB_CLR_WKUP                         (~USB_ISTR_WKUP)            </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1"> 7348</a></span>&#160;<span class="preprocessor">#define USB_CLR_SUSP                         (~USB_ISTR_SUSP)            </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2770b092707b0ca34af9a7e13f966d90"> 7349</a></span>&#160;<span class="preprocessor">#define USB_CLR_RESET                        (~USB_ISTR_RESET)           </span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d"> 7350</a></span>&#160;<span class="preprocessor">#define USB_CLR_SOF                          (~USB_ISTR_SOF)             </span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4190548352ae71b0f50cd63545d7b79"> 7351</a></span>&#160;<span class="preprocessor">#define USB_CLR_ESOF                         (~USB_ISTR_ESOF)            </span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a"> 7352</a></span>&#160;<span class="preprocessor">#define USB_CLR_L1REQ                        (~USB_ISTR_L1REQ)           </span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  CNTR control register bits definitions  ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 7354</a></span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM                         ((uint16_t)0x8000U)              </span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 7355</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM                      ((uint16_t)0x4000U)              </span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 7356</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM                         ((uint16_t)0x2000U)              </span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa88ca8d955846272e2541b8e13f29343"> 7357</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM                        ((uint16_t)0x1000U)              </span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 7358</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM                        ((uint16_t)0x0800U)              </span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 7359</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM                       ((uint16_t)0x0400U)              </span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 7360</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM                         ((uint16_t)0x0200U)              </span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 7361</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM                        ((uint16_t)0x0100U)              </span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd"> 7362</a></span>&#160;<span class="preprocessor">#define USB_CNTR_L1REQM                       ((uint16_t)0x0080U)              </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9"> 7363</a></span>&#160;<span class="preprocessor">#define USB_CNTR_L1RESUME                     ((uint16_t)0x0020U)              </span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 7364</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME                       ((uint16_t)0x0010U)              </span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec679add6d4151c3b39e43a33e05466a"> 7365</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP                        ((uint16_t)0x0008U)              </span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa25da382cac21d0c8e552bf2eb8b6777"> 7366</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LPMODE                       ((uint16_t)0x0004U)              </span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 7367</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN                         ((uint16_t)0x0002U)              </span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 7368</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FRES                         ((uint16_t)0x0001U)              </span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  BCDR control register bits definitions  ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170"> 7370</a></span>&#160;<span class="preprocessor">#define USB_BCDR_DPPU                         ((uint16_t)0x8000U)              </span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga408587c27d5beadd2793c418768f845e"> 7371</a></span>&#160;<span class="preprocessor">#define USB_BCDR_PS2DET                       ((uint16_t)0x0080U)              </span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5624b3e0be2076f4141ac78e92c68f1c"> 7372</a></span>&#160;<span class="preprocessor">#define USB_BCDR_SDET                         ((uint16_t)0x0040U)              </span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d3282088559cb25f46e7962ecbdcf2c"> 7373</a></span>&#160;<span class="preprocessor">#define USB_BCDR_PDET                         ((uint16_t)0x0020U)              </span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf6b72056e5b9c320de00a089aa3ecce"> 7374</a></span>&#160;<span class="preprocessor">#define USB_BCDR_DCDET                        ((uint16_t)0x0010U)              </span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24"> 7375</a></span>&#160;<span class="preprocessor">#define USB_BCDR_SDEN                         ((uint16_t)0x0008U)              </span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab043599cc0ebabfa9840522f04cf6092"> 7376</a></span>&#160;<span class="preprocessor">#define USB_BCDR_PDEN                         ((uint16_t)0x0004U)              </span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0fb11e62c9ee1f4e020a250c2a63469"> 7377</a></span>&#160;<span class="preprocessor">#define USB_BCDR_DCDEN                        ((uint16_t)0x0002U)              </span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed8c13f3970a0cdee124029721012ea3"> 7378</a></span>&#160;<span class="preprocessor">#define USB_BCDR_BCDEN                        ((uint16_t)0x0001U)              </span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor"></span><span class="comment">/***************************  LPM register bits definitions  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga898ef87a3f72b4a8809754f0d5180022"> 7380</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR_BESL                       ((uint16_t)0x00F0U)              </span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbc1c8014130ce3b116f0955df4d7839"> 7381</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR_REMWAKE                    ((uint16_t)0x0008U)              </span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32"> 7382</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR_LPMACK                     ((uint16_t)0x0002U)              </span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0189ae280500d7781445c619ea8cf80c"> 7383</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR_LMPEN                      ((uint16_t)0x0001U)              </span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  FNR Frame Number Register bit definitions   ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 7385</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDP                          ((uint16_t)0x8000U)              </span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga111fda8e4479562f1de1891f33e795e2"> 7386</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDM                          ((uint16_t)0x4000U)              </span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 7387</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK                           ((uint16_t)0x2000U)              </span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 7388</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF                          ((uint16_t)0x1800U)              </span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 7389</a></span>&#160;<span class="preprocessor">#define USB_FNR_FN                            ((uint16_t)0x07FFU)              </span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  DADDR Device ADDRess bit definitions    ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 7391</a></span>&#160;<span class="preprocessor">#define USB_DADDR_EF                          ((uint8_t)0x80U)                 </span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabcd696a8caca19577208704a7e42052"> 7392</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD                         ((uint8_t)0x7FU)                 </span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************  Endpoint register    *************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad434eeb02a8823100fa7ba8580cfd952"> 7394</a></span>&#160;<span class="preprocessor">#define USB_EP0R                              USB_BASE                   </span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a96c0e9412e89039136a0b10fa59307"> 7395</a></span>&#160;<span class="preprocessor">#define USB_EP1R                             (USB_BASE + 0x04)           </span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbcc8339607f939322e1300c1e0c0ae4"> 7396</a></span>&#160;<span class="preprocessor">#define USB_EP2R                             (USB_BASE + 0x08)           </span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b32a4853877d93b18882db7af3820e2"> 7397</a></span>&#160;<span class="preprocessor">#define USB_EP3R                             (USB_BASE + 0x0C)           </span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68d67b84647007953ea2a74c988198e2"> 7398</a></span>&#160;<span class="preprocessor">#define USB_EP4R                             (USB_BASE + 0x10)           </span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b"> 7399</a></span>&#160;<span class="preprocessor">#define USB_EP5R                             (USB_BASE + 0x14)           </span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592"> 7400</a></span>&#160;<span class="preprocessor">#define USB_EP6R                             (USB_BASE + 0x18)           </span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga430f6d23a755b5db38f5d8634b7deada"> 7401</a></span>&#160;<span class="preprocessor">#define USB_EP7R                             (USB_BASE + 0x1C)           </span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor"></span><span class="comment">/* bit positions */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d"> 7403</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX                         ((uint16_t)0x8000U)              </span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8"> 7404</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX                        ((uint16_t)0x4000U)              </span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8adf3cd0b3eaca5eb9939769451707e2"> 7405</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT                         ((uint16_t)0x3000U)              </span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873"> 7406</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP                          ((uint16_t)0x0800U)              </span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73dec65ff359fac0e385539a8d7beb66"> 7407</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD                        ((uint16_t)0x0600U)              </span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c"> 7408</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND                           ((uint16_t)0x0100U)              </span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6975fe92ee5c652bc0665b04e2eff07e"> 7409</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX                         ((uint16_t)0x0080U)              </span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08898338fa030d2b0ba781ba718b9e6f"> 7410</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX                        ((uint16_t)0x0040U)              </span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga846f5dd6f595075c0fd9189331fc090e"> 7411</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT                         ((uint16_t)0x0030U)              </span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1"> 7412</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD                      ((uint16_t)0x000FU)              </span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor"></span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156"> 7415</a></span>&#160;<span class="preprocessor">#define USB_EPREG_MASK     (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;</div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f"> 7417</a></span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK                      ((uint16_t)0x0600U)              </span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f"> 7418</a></span>&#160;<span class="preprocessor">#define USB_EP_BULK                           ((uint16_t)0x0000U)              </span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c33c0c20c57a68596e55b00a6302b7"> 7419</a></span>&#160;<span class="preprocessor">#define USB_EP_CONTROL                        ((uint16_t)0x0200U)              </span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b"> 7420</a></span>&#160;<span class="preprocessor">#define USB_EP_ISOCHRONOUS                    ((uint16_t)0x0400U)              </span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352"> 7421</a></span>&#160;<span class="preprocessor">#define USB_EP_INTERRUPT                      ((uint16_t)0x0600U)              </span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">#define USB_EP_T_MASK                        ((uint16_t) ~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;                                                                 </div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30320016064387ec4bbfb359009d528a"> 7424</a></span>&#160;<span class="preprocessor">#define USB_EPKIND_MASK                      ((uint16_t)~USB_EP_KIND &amp; USB_EPREG_MASK) </span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2"> 7426</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_DIS                         ((uint16_t)0x0000U)              </span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab289fb344cf4105d80d942e2816206bc"> 7427</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_STALL                       ((uint16_t)0x0010U)              </span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2329b1b850bdfb41318ddd4bebd4950"> 7428</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_NAK                         ((uint16_t)0x0020U)              </span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70"> 7429</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_VALID                       ((uint16_t)0x0030U)              </span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad667dfa506d6f6378cbcd533ed021464"> 7430</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG1                        ((uint16_t)0x0010U)              </span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037"> 7431</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG2                        ((uint16_t)0x0020U)              </span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76"> 7432</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;</div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c"> 7434</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_DIS                         ((uint16_t)0x0000U)              </span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6"> 7435</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_STALL                       ((uint16_t)0x1000U)              </span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2c3fbf5e0967184721faa13308967d9"> 7436</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_NAK                         ((uint16_t)0x2000U)              </span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad864bbce320889427dd9d96c0efcabf"> 7437</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_VALID                       ((uint16_t)0x3000U)              </span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ae4d9c869227d23681be7248d6b30ce"> 7438</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG1                        ((uint16_t)0x1000U)              </span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86"> 7439</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG2                        ((uint16_t)0x2000U)              </span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#define USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;</div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;</div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos           (0U)                                           </span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 7450</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FU &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 7451</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga305c0da4633020b9696d64a1785fa29c"> 7452</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0             (0x01U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 7453</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1             (0x02U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 7454</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2             (0x04U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64ede5bff80b5b979a44d073205f5930"> 7455</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3             (0x08U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 7456</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4             (0x10U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 7457</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5             (0x20U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 7458</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6             (0x40U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0    WWDG_CR_T_0</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1    WWDG_CR_T_1</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2    WWDG_CR_T_2</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3    WWDG_CR_T_3</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4    WWDG_CR_T_4</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5    WWDG_CR_T_5</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6    WWDG_CR_T_6</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;</div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)                                           </span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06bd586be3859790f803c1275ea52390"> 7470</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1U &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 7471</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)                                           </span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3aed21af49014ce535798f9beead136d"> 7475</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FU &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 7476</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26f4016f9990c2657acdf7521233d16d"> 7477</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0            (0x01U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 7478</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1            (0x02U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3de841283deaea061d977392805211d"> 7479</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2            (0x04U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 7480</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3            (0x08U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 7481</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4            (0x10U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 7482</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5            (0x20U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 7483</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6            (0x40U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0    WWDG_CFR_W_0</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1    WWDG_CFR_W_1</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2    WWDG_CFR_W_2</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3    WWDG_CFR_W_3</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4    WWDG_CFR_W_4</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5    WWDG_CFR_W_5</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6    WWDG_CFR_W_6</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)                                           </span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga627018d443463abccf249b1b848e2b64"> 7495</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga067b1d8238f1d5613481aba71a946638"> 7496</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab94b761166186987f91d342a5f79695"> 7497</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 7498</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0    WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1    WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;</div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)                                           </span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 7505</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1U &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 7506</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)                                           </span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 7510</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1U &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 7511</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************* ADC Instances ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;</div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="comment">/******************************* COMP Instances *******************************/</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == COMP2))</span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;</div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;</div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="comment">/******************************* CRC Instances ********************************/</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;</div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">/******************************* DAC Instances *********************************/</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;</div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">/******************************* DMA Instances *********************************/</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7))</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;</div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;</div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)  (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == I2C3))</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;</div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;</div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI2)</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;</div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="comment">/******************************* RNG Instances ********************************/</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;</div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;</div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">/******************************** SMBUS Instances *****************************/</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor">#define IS_SMBUS_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == I2C3))</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;</div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2))</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;</div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="comment">/****************** LPTIM Instances : All supported instances *****************/</span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor">#define IS_LPTIM_INSTANCE(INSTANCE)       ((INSTANCE) == LPTIM1)</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;</div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM6)   || \</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM7)   || \</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;</div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span> </div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor">                                                             ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">                                                             ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor">                                                             ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;</div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;</div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM21))</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;</div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;</div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)        (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM21))</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;</div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;</div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM21) || \</span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;</div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM21) || \</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;</div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;</div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;</div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;</div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;</div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM6) || \</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM7))</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;</div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;</div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="preprocessor">                                            (INSTANCE) == TIM3))</span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;</div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;</div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM6)  || \</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM7)  || \</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM21) || \</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;</div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM21) || \</span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;</div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;</div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="comment">/***************** TIM Instances : external trigger input availabe ************/</span></div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM21) || \</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;</div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;</div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM21)  || \</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM22))</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;</div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="comment">/******************* TIM Instances : output(s) OCXEC register *****************/</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;                                                       </div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">   (((((INSTANCE) == TIM2) ||                  \</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">      ((INSTANCE) == TIM3))                    \</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">     &amp;&amp;                                        \</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">     ||                                        \</span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">     (((INSTANCE) == TIM21) &amp;&amp;                 \</span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor">      (((CHANNEL) == TIM_CHANNEL_1) ||         \</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor">       ((CHANNEL) == TIM_CHANNEL_2)))          \</span></div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor">     ||                                        \</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="preprocessor">     (((INSTANCE) == TIM22) &amp;&amp;                 \</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">      (((CHANNEL) == TIM_CHANNEL_1) ||         \</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">       ((CHANNEL) == TIM_CHANNEL_2))))</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;</div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART4) || \</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART5) || \</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == LPUART1))</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;</div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART4) || \</span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART5))</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;</div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="comment">/****************** USART Instances : Auto Baud Rate detection ****************/</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;</div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor">                                                            ((INSTANCE) == USART2))</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART4) || \</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART5) || \</span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == LPUART1))</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;</div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)    (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2))</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;</div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART4) || \</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART5) || \</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == LPUART1))</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;</div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2))</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;</div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;</div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="comment">/******************** LPUART Instance *****************************************/</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor">#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;</div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="comment">/****************************** USB Instances ********************************/</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;</div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;</div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="comment">/****************************** LCD Instances ********************************/</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define IS_LCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LCD)</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32L0xx device product       */</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span> </div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="comment">/*  product lines within the same STM32L0 Family                              */</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;</div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;</div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define LPUART1_IRQn                   RNG_LPUART1_IRQn</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define AES_LPUART1_IRQn               RNG_LPUART1_IRQn</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define AES_RNG_LPUART1_IRQn           RNG_LPUART1_IRQn</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define TIM6_IRQn                      TIM6_DAC_IRQn</span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define RCC_IRQn                       RCC_CRS_IRQn</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;</div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define LPUART1_IRQHandler             RNG_LPUART1_IRQHandler</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define AES_LPUART1_IRQHandler         RNG_LPUART1_IRQHandler</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define AES_RNG_LPUART1_IRQHandler     RNG_LPUART1_IRQHandler</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define TIM6_IRQHandler                TIM6_DAC_IRQHandler</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define RCC_IRQHandler                 RCC_CRS_IRQHandler</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;</div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;}</div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;</div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L073xx_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;</div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;</div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;</div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:90</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:126</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="structSPI__TypeDef.html#a02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:514</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a4498c5c5730133fd8f3d032333df1622"><div class="ttname"><a href="structUSB__TypeDef.html#a4498c5c5730133fd8f3d032333df1622">USB_TypeDef::CNTR</a></div><div class="ttdeci">__IO uint16_t CNTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:620</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="structRTC__TypeDef.html#a2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:478</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a1d3fd83d6ed8b2d90b471db4509b0e70"><div class="ttname"><a href="structDAC__TypeDef.html#a1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:232</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ad93017bb0a778a2aad9cd71211fc770a"><div class="ttname"><a href="structRTC__TypeDef.html#ad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:483</div></div>
<div class="ttc" id="structUSB__TypeDef_html_ac9558c2899f9540e56c8cfbca2fb3ff1"><div class="ttname"><a href="structUSB__TypeDef.html#ac9558c2899f9540e56c8cfbca2fb3ff1">USB_TypeDef::EP0R</a></div><div class="ttdeci">__IO uint16_t EP0R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:604</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a6d0c293e1198ffec4802a19328ba73bb"><div class="ttname"><a href="structRCC__TypeDef.html#a6d0c293e1198ffec4802a19328ba73bb">RCC_TypeDef::CIER</a></div><div class="ttdeci">__IO uint32_t CIER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:444</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:97</div></div>
<div class="ttc" id="structDMA__Request__TypeDef_html"><div class="ttname"><a href="structDMA__Request__TypeDef.html">DMA_Request_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:265</div></div>
<div class="ttc" id="structCRC__TypeDef_html"><div class="ttname"><a href="structCRC__TypeDef.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:189</div></div>
<div class="ttc" id="structRTC__TypeDef_html_aefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="structRTC__TypeDef.html#aefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:488</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a4cc338562401a6c35c89bd9ab99156c2"><div class="ttname"><a href="structUSB__TypeDef.html#a4cc338562401a6c35c89bd9ab99156c2">USB_TypeDef::EP2R</a></div><div class="ttdeci">__IO uint16_t EP2R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:608</div></div>
<div class="ttc" id="structTIM__TypeDef_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:531</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:527</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="structFLASH__TypeDef.html#a52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:295</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_ac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="structGPIO__TypeDef.html#ac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:322</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a5e7bbbb02a304e95db0f47927613aecc"><div class="ttname"><a href="structUSB__TypeDef.html#a5e7bbbb02a304e95db0f47927613aecc">USB_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:609</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a46ff092e0d02d59a9cccb770944953c4"><div class="ttname"><a href="structUSB__TypeDef.html#a46ff092e0d02d59a9cccb770944953c4">USB_TypeDef::EP1R</a></div><div class="ttdeci">__IO uint16_t EP1R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:606</div></div>
<div class="ttc" id="structDAC__TypeDef_html_ab1f777540c487c26bf27e6fa37a644cc"><div class="ttname"><a href="structDAC__TypeDef.html#ab1f777540c487c26bf27e6fa37a644cc">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:224</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a58d1ea360d85b8d4f13e4f6bba594ea7"><div class="ttname"><a href="structLPTIM__TypeDef.html#a58d1ea360d85b8d4f13e4f6bba594ea7">LPTIM_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:341</div></div>
<div class="ttc" id="structRTC__TypeDef_html_aea66ea813830c2f3ff207464794397a4"><div class="ttname"><a href="structRTC__TypeDef.html#aea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:493</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_af0bae84b3787d61507114f8628df0095"><div class="ttname"><a href="structFIREWALL__TypeDef.html#af0bae84b3787d61507114f8628df0095">FIREWALL_TypeDef::CSSA</a></div><div class="ttdeci">__IO uint32_t CSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:414</div></div>
<div class="ttc" id="structLCD__TypeDef_html_ad54495b57709dac1909e1f90d147606b"><div class="ttname"><a href="structLCD__TypeDef.html#ad54495b57709dac1909e1f90d147606b">LCD_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:403</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a5b270971af377ca8387e65bb9267dd0e"><div class="ttname"><a href="structLPTIM__TypeDef.html#a5b270971af377ca8387e65bb9267dd0e">LPTIM_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:339</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:105</div></div>
<div class="ttc" id="structUSART__TypeDef_html_ab6d6dd2af5463e9e3df458557e09f6cf"><div class="ttname"><a href="structUSART__TypeDef.html#ab6d6dd2af5463e9e3df458557e09f6cf">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:584</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:528</div></div>
<div class="ttc" id="structUSB__TypeDef_html_aea51e93434766c9507d6a3911a0e7e91"><div class="ttname"><a href="structUSB__TypeDef.html#aea51e93434766c9507d6a3911a0e7e91">USB_TypeDef::FNR</a></div><div class="ttdeci">__IO uint16_t FNR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:624</div></div>
<div class="ttc" id="structUSB__TypeDef_html_adf7c470012f0fff12b497a5a4358da66"><div class="ttname"><a href="structUSB__TypeDef.html#adf7c470012f0fff12b497a5a4358da66">USB_TypeDef::LPMCSR</a></div><div class="ttdeci">__IO uint16_t LPMCSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:630</div></div>
<div class="ttc" id="structTSC__TypeDef_html"><div class="ttname"><a href="structTSC__TypeDef.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC) </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:553</div></div>
<div class="ttc" id="structUSART__TypeDef_html"><div class="ttname"><a href="structUSART__TypeDef.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:574</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:92</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="structI2C__TypeDef.html#a91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:370</div></div>
<div class="ttc" id="structRCC__TypeDef_html_aba4f1c7b7160f5e1364e2a5603204bb6"><div class="ttname"><a href="structRCC__TypeDef.html#aba4f1c7b7160f5e1364e2a5603204bb6">RCC_TypeDef::CCIPR</a></div><div class="ttdeci">__IO uint32_t CCIPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:459</div></div>
<div class="ttc" id="structPWR__TypeDef_html_aeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="structPWR__TypeDef.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:431</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:113</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_ac52493cbf73d2f638b0c984521f9bdd8"><div class="ttname"><a href="structFLASH__TypeDef.html#ac52493cbf73d2f638b0c984521f9bdd8">FLASH_TypeDef::OPTR</a></div><div class="ttdeci">__IO uint32_t OPTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:296</div></div>
<div class="ttc" id="structDBGMCU__TypeDef_html_a011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:244</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="structRCC__TypeDef.html#a619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:453</div></div>
<div class="ttc" id="structADC__TypeDef_html"><div class="ttname"><a href="structADC__TypeDef.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:145</div></div>
<div class="ttc" id="structTSC__TypeDef_html_aa166b00195900a37903238cc8d50ba36"><div class="ttname"><a href="structTSC__TypeDef.html#aa166b00195900a37903238cc8d50ba36">TSC_TypeDef::IOGCSR</a></div><div class="ttdeci">__IO uint32_t IOGCSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:567</div></div>
<div class="ttc" id="structADC__TypeDef_html_af10e238d4a65578cae4a77332d54465a"><div class="ttname"><a href="structADC__TypeDef.html#af10e238d4a65578cae4a77332d54465a">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:157</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_aaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="structFLASH__TypeDef.html#aaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:289</div></div>
<div class="ttc" id="structSYSCFG__TypeDef_html"><div class="ttname"><a href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:353</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a67c8085fd9ff7b534fb6a09ab6205012"><div class="ttname"><a href="structUSB__TypeDef.html#a67c8085fd9ff7b534fb6a09ab6205012">USB_TypeDef::EP3R</a></div><div class="ttdeci">__IO uint16_t EP3R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:610</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="structRTC__TypeDef.html#a1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:490</div></div>
<div class="ttc" id="structUSART__TypeDef_html_aa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="structUSART__TypeDef.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:577</div></div>
<div class="ttc" id="structUSART__TypeDef_html_af2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="structUSART__TypeDef.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:578</div></div>
<div class="ttc" id="structUSART__TypeDef_html_a315ab2fb3869668e7c5c12e8204efe10"><div class="ttname"><a href="structUSART__TypeDef.html#a315ab2fb3869668e7c5c12e8204efe10">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:586</div></div>
<div class="ttc" id="structFLASH__TypeDef_html"><div class="ttname"><a href="structFLASH__TypeDef.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:287</div></div>
<div class="ttc" id="structOB__TypeDef_html_a6db927d69c0fa4753d732278702f5ba1"><div class="ttname"><a href="structOB__TypeDef.html#a6db927d69c0fa4753d732278702f5ba1">OB_TypeDef::WRP01</a></div><div class="ttdeci">__IO uint32_t WRP01</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:310</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a4f1ca99eb41a95117de38bb0c66808f3"><div class="ttname"><a href="structTIM__TypeDef.html#a4f1ca99eb41a95117de38bb0c66808f3">TIM_TypeDef::RESERVED17</a></div><div class="ttdeci">uint32_t RESERVED17</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:544</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a2c075e9cbf8cb3ee0bd66f5a5cac75c8"><div class="ttname"><a href="structRCC__TypeDef.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">RCC_TypeDef::APB2SMENR</a></div><div class="ttdeci">__IO uint32_t APB2SMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:457</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="structRTC__TypeDef.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:492</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a9a81559cab1ddf49b2a028d368ad81c8"><div class="ttname"><a href="structUSB__TypeDef.html#a9a81559cab1ddf49b2a028d368ad81c8">USB_TypeDef::RESERVED6</a></div><div class="ttdeci">__IO uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:617</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a6131b2f2896c122cf223206e4cfd2bd0"><div class="ttname"><a href="structRTC__TypeDef.html#a6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:502</div></div>
<div class="ttc" id="structOB__TypeDef_html_a431dc8b09670085199c380017243c0ea"><div class="ttname"><a href="structOB__TypeDef.html#a431dc8b09670085199c380017243c0ea">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint32_t RDP</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:308</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_a52c4f606198fa54c6cd38aa220f82fbe"><div class="ttname"><a href="structFIREWALL__TypeDef.html#a52c4f606198fa54c6cd38aa220f82fbe">FIREWALL_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:422</div></div>
<div class="ttc" id="structSYSCFG__TypeDef_html_aa643f1162e93489204200a465e11fd86"><div class="ttname"><a href="structSYSCFG__TypeDef.html#aa643f1162e93489204200a465e11fd86">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:356</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:114</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a8c510cd4e483030373cb03eb347d65df"><div class="ttname"><a href="structLPTIM__TypeDef.html#a8c510cd4e483030373cb03eb347d65df">LPTIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:346</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a249009cd672e7bcd52df1a41de4619e1"><div class="ttname"><a href="structRTC__TypeDef.html#a249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:496</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_ac1889c0e17d868ab991f267ceb9dbb4b"><div class="ttname"><a href="structFLASH__TypeDef.html#ac1889c0e17d868ab991f267ceb9dbb4b">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:297</div></div>
<div class="ttc" id="structUSART__TypeDef_html_a8d538b7390289142b70428c5b0af0a18"><div class="ttname"><a href="structUSART__TypeDef.html#a8d538b7390289142b70428c5b0af0a18">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:585</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a282ba03aa55783e70e3cf33ec9702d87"><div class="ttname"><a href="structUSB__TypeDef.html#a282ba03aa55783e70e3cf33ec9702d87">USB_TypeDef::RESERVEDE</a></div><div class="ttdeci">__IO uint16_t RESERVEDE</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:633</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a394324f0b573837ca15a87127b2a37ea"><div class="ttname"><a href="structDAC__TypeDef.html#a394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:219</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:104</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:99</div></div>
<div class="ttc" id="structSPI__TypeDef_html_aff2f386a2566c722f7962377b495f1a2"><div class="ttname"><a href="structSPI__TypeDef.html#aff2f386a2566c722f7962377b495f1a2">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:519</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a7ad4bfc3a492d1cd23aaffc9af72e174"><div class="ttname"><a href="structUSB__TypeDef.html#a7ad4bfc3a492d1cd23aaffc9af72e174">USB_TypeDef::EP5R</a></div><div class="ttdeci">__IO uint16_t EP5R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:614</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_a910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:323</div></div>
<div class="ttc" id="structCRC__TypeDef_html_a50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="structCRC__TypeDef.html#a50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:191</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ac3802c3b17482a0667fb34ddd1863434"><div class="ttname"><a href="structRTC__TypeDef.html#ac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:501</div></div>
<div class="ttc" id="structUSB__TypeDef_html"><div class="ttname"><a href="structUSB__TypeDef.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:602</div></div>
<div class="ttc" id="structADC__TypeDef_html_add06351bbb4cf771125247d62b145d75"><div class="ttname"><a href="structADC__TypeDef.html#add06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:147</div></div>
<div class="ttc" id="structRCC__TypeDef_html_afc99e6e1b1df02dbefbdedda54f87800"><div class="ttname"><a href="structRCC__TypeDef.html#afc99e6e1b1df02dbefbdedda54f87800">RCC_TypeDef::APB1SMENR</a></div><div class="ttdeci">__IO uint32_t APB1SMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:458</div></div>
<div class="ttc" id="structADC__TypeDef_html_a685111833b5ed05fa8199fcac1f404b6"><div class="ttname"><a href="structADC__TypeDef.html#a685111833b5ed05fa8199fcac1f404b6">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:161</div></div>
<div class="ttc" id="structRTC__TypeDef_html"><div class="ttname"><a href="structRTC__TypeDef.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:476</div></div>
<div class="ttc" id="structI2C__TypeDef_html_ad243ba45c86b31cb271ccfc09c920628"><div class="ttname"><a href="structI2C__TypeDef.html#ad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:380</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a790a1957ec69244915a9637f7d925cf7"><div class="ttname"><a href="structI2C__TypeDef.html#a790a1957ec69244915a9637f7d925cf7">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:377</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a2a8eba97668e6960f5c3836bdecbe210"><div class="ttname"><a href="structUSB__TypeDef.html#a2a8eba97668e6960f5c3836bdecbe210">USB_TypeDef::EP6R</a></div><div class="ttdeci">__IO uint16_t EP6R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:616</div></div>
<div class="ttc" id="structDAC__TypeDef_html"><div class="ttname"><a href="structDAC__TypeDef.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:217</div></div>
<div class="ttc" id="structRNG__TypeDef_html"><div class="ttname"><a href="structRNG__TypeDef.html">RNG_TypeDef</a></div><div class="ttdoc">Random numbers generator. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:466</div></div>
<div class="ttc" id="structIWDG__TypeDef_html_a88aff7f1de0043ecf1667bd40b8c99d1"><div class="ttname"><a href="structIWDG__TypeDef.html#a88aff7f1de0043ecf1667bd40b8c99d1">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:393</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">USART4_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:110</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_a0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:324</div></div>
<div class="ttc" id="structUSB__TypeDef_html_aad38b822edd9ae72cf99585aad5b8e7e"><div class="ttname"><a href="structUSB__TypeDef.html#aad38b822edd9ae72cf99585aad5b8e7e">USB_TypeDef::RESERVED5</a></div><div class="ttdeci">__IO uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:615</div></div>
<div class="ttc" id="structPWR__TypeDef_html_ae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="structPWR__TypeDef.html#ae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:432</div></div>
<div class="ttc" id="structWWDG__TypeDef_html_a15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="structWWDG__TypeDef.html#a15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:596</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:93</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="structRCC__TypeDef.html#a7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:460</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a35c555cdc39e12f291f1e96bdf953ec4"><div class="ttname"><a href="structLPTIM__TypeDef.html#a35c555cdc39e12f291f1e96bdf953ec4">LPTIM_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:342</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a0c92b14da7ba0df757ff11ff20e1bc6a"><div class="ttname"><a href="structUSB__TypeDef.html#a0c92b14da7ba0df757ff11ff20e1bc6a">USB_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:611</div></div>
<div class="ttc" id="structCOMP__TypeDef_html_ab894a4f70da24aa3c39b2c9a3790cbf8"><div class="ttname"><a href="structCOMP__TypeDef.html#ab894a4f70da24aa3c39b2c9a3790cbf8">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:176</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:545</div></div>
<div class="ttc" id="structADC__TypeDef_html_a84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="structADC__TypeDef.html#a84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:159</div></div>
<div class="ttc" id="structI2C__TypeDef_html_ae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:372</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a92514ade6721d7c8e35d95c5b5810852"><div class="ttname"><a href="structI2C__TypeDef.html#a92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:374</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a88f013eaee07f62c2138879084332de6"><div class="ttname"><a href="structUSB__TypeDef.html#a88f013eaee07f62c2138879084332de6">USB_TypeDef::RESERVEDC</a></div><div class="ttdeci">__IO uint16_t RESERVEDC</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:629</div></div>
<div class="ttc" id="structSPI__TypeDef_html"><div class="ttname"><a href="structSPI__TypeDef.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:509</div></div>
<div class="ttc" id="structADC__TypeDef_html_a78d24b9deed83e90a2ff96c95ba94934"><div class="ttname"><a href="structADC__TypeDef.html#a78d24b9deed83e90a2ff96c95ba94934">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:148</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="structRTC__TypeDef.html#a5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:481</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a29a2b0fc48938cd5bc79f892546fadf3"><div class="ttname"><a href="structUSB__TypeDef.html#a29a2b0fc48938cd5bc79f892546fadf3">USB_TypeDef::RESERVEDB</a></div><div class="ttdeci">__IO uint16_t RESERVEDB</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:627</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a0fb31d18b68c68b52235c835855cd42b"><div class="ttname"><a href="structUSB__TypeDef.html#a0fb31d18b68c68b52235c835855cd42b">USB_TypeDef::RESERVED4</a></div><div class="ttdeci">__IO uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:613</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:96</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:119</div></div>
<div class="ttc" id="structCRC__TypeDef_html_a0a6a8675609cee77ff162e575cfc74e8"><div class="ttname"><a href="structCRC__TypeDef.html#a0a6a8675609cee77ff162e575cfc74e8">CRC_TypeDef::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:198</div></div>
<div class="ttc" id="structTIM__TypeDef_html_afb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="structTIM__TypeDef.html#afb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:546</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_a6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:327</div></div>
<div class="ttc" id="structDMA__Channel__TypeDef_html_a7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:256</div></div>
<div class="ttc" id="structEXTI__TypeDef_html"><div class="ttname"><a href="structEXTI__TypeDef.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:274</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a5242c0f547b4c65ad619dae5cf670b17"><div class="ttname"><a href="structTSC__TypeDef.html#a5242c0f547b4c65ad619dae5cf670b17">TSC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:555</div></div>
<div class="ttc" id="structDBGMCU__TypeDef_html"><div class="ttname"><a href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:239</div></div>
<div class="ttc" id="structEXTI__TypeDef_html_a133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="structEXTI__TypeDef.html#a133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:281</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a4a1547c0ed26f31108910c35d2876b83"><div class="ttname"><a href="structSPI__TypeDef.html#a4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:518</div></div>
<div class="ttc" id="structIWDG__TypeDef_html_a63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="structIWDG__TypeDef.html#a63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:389</div></div>
<div class="ttc" id="structIWDG__TypeDef_html_a5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="structIWDG__TypeDef.html#a5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:390</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_acc70098604b1a4cbaab9f2f2e9bc0a28"><div class="ttname"><a href="structFIREWALL__TypeDef.html#acc70098604b1a4cbaab9f2f2e9bc0a28">FIREWALL_TypeDef::CSL</a></div><div class="ttdeci">__IO uint32_t CSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:415</div></div>
<div class="ttc" id="structLCD__TypeDef_html_a3caccc4b0b894d7b27ed5a4d508154ea"><div class="ttname"><a href="structLCD__TypeDef.html#a3caccc4b0b894d7b27ed5a4d508154ea">LCD_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:402</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html"><div class="ttname"><a href="structLPTIM__TypeDef.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMIMER. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:337</div></div>
<div class="ttc" id="structSYSCFG__TypeDef_html_a5e0e229c223361eee4278d585787ace1"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a5e0e229c223361eee4278d585787ace1">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:355</div></div>
<div class="ttc" id="structUSART__TypeDef_html_ae23acff49b4ff96fd29093e80fc7d72e"><div class="ttname"><a href="structUSART__TypeDef.html#ae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:580</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a6d83a90d85e3b545cf29e98eac11765e"><div class="ttname"><a href="structTSC__TypeDef.html#a6d83a90d85e3b545cf29e98eac11765e">TSC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:556</div></div>
<div class="ttc" id="structADC__TypeDef_html_a30aca300e6a05f1afa16406770c0dd52"><div class="ttname"><a href="structADC__TypeDef.html#a30aca300e6a05f1afa16406770c0dd52">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:154</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:101</div></div>
<div class="ttc" id="structCRS__TypeDef_html_a20a87b708e338746006cdaa103116293"><div class="ttname"><a href="structCRS__TypeDef.html#a20a87b708e338746006cdaa103116293">CRS_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:209</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ac4ec213226146fa48aa9b29e0e80b3ad"><div class="ttname"><a href="structRTC__TypeDef.html#ac4ec213226146fa48aa9b29e0e80b3ad">RTC_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:497</div></div>
<div class="ttc" id="structCRC__TypeDef_html_ad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="structCRC__TypeDef.html#ad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:192</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:106</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_acf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="structGPIO__TypeDef.html#acf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:326</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a595086949677f98d2cc1900af3f08c1c"><div class="ttname"><a href="structUSB__TypeDef.html#a595086949677f98d2cc1900af3f08c1c">USB_TypeDef::BTABLE</a></div><div class="ttdeci">__IO uint16_t BTABLE</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:628</div></div>
<div class="ttc" id="structSYSCFG__TypeDef_html_a86b9bede392fee8a53b449494d0856ec"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a86b9bede392fee8a53b449494d0856ec">SYSCFG_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:359</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="structRCC__TypeDef.html#a4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:449</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="structSPI__TypeDef.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:515</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="structRTC__TypeDef.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:485</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ab32c76ca1f3bd0f0f46d42c2dfa74524"><div class="ttname"><a href="structRTC__TypeDef.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:498</div></div>
<div class="ttc" id="structCRS__TypeDef_html"><div class="ttname"><a href="structCRS__TypeDef.html">CRS_TypeDef</a></div><div class="ttdoc">Clock Recovery System. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:205</div></div>
<div class="ttc" id="structTIM__TypeDef_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:542</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a865d8a496ae0ff076e2d8794796f48ac"><div class="ttname"><a href="structUSB__TypeDef.html#a865d8a496ae0ff076e2d8794796f48ac">USB_TypeDef::EP4R</a></div><div class="ttdeci">__IO uint16_t EP4R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:612</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="structRTC__TypeDef.html#a8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:479</div></div>
<div class="ttc" id="structUSB__TypeDef_html_ae2905274f4e48e109920f4aa9a31bd01"><div class="ttname"><a href="structUSB__TypeDef.html#ae2905274f4e48e109920f4aa9a31bd01">USB_TypeDef::RESERVEDD</a></div><div class="ttdeci">__IO uint16_t RESERVEDD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:631</div></div>
<div class="ttc" id="structGPIO__TypeDef_html"><div class="ttname"><a href="structGPIO__TypeDef.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose IO. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:320</div></div>
<div class="ttc" id="structTIM__TypeDef_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:537</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a1694a01e1a23db1694288fb3a86e9f18"><div class="ttname"><a href="structRCC__TypeDef.html#a1694a01e1a23db1694288fb3a86e9f18">RCC_TypeDef::CRRCR</a></div><div class="ttdeci">__IO uint32_t CRRCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:442</div></div>
<div class="ttc" id="structADC__TypeDef_html_a6126350919b341bfb13c0b24b30dc22a"><div class="ttname"><a href="structADC__TypeDef.html#a6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:149</div></div>
<div class="ttc" id="structUSB__TypeDef_html_aefd02bb2a6dcb3fd77d3bc4c418fcdc4"><div class="ttname"><a href="structUSB__TypeDef.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4">USB_TypeDef::RESERVED9</a></div><div class="ttdeci">__IO uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:623</div></div>
<div class="ttc" id="structEXTI__TypeDef_html_a17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="structEXTI__TypeDef.html#a17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:276</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:536</div></div>
<div class="ttc" id="structCRC__TypeDef_html_a8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="structCRC__TypeDef.html#a8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:194</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a4d2d3515b92eb74072bb91990542dcb3"><div class="ttname"><a href="structUSB__TypeDef.html#a4d2d3515b92eb74072bb91990542dcb3">USB_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:607</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_a2c49b8cc15240d51446e553dd9e89bdc"><div class="ttname"><a href="structFIREWALL__TypeDef.html#a2c49b8cc15240d51446e553dd9e89bdc">FIREWALL_TypeDef::NVDSL</a></div><div class="ttdeci">__IO uint32_t NVDSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:417</div></div>
<div class="ttc" id="structUSB__TypeDef_html_ad194a2a46a47f8717de03a470c6c029f"><div class="ttname"><a href="structUSB__TypeDef.html#ad194a2a46a47f8717de03a470c6c029f">USB_TypeDef::BCDR</a></div><div class="ttdeci">__IO uint16_t BCDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:632</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="structI2C__TypeDef.html#a29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:371</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a28e7b1071afa5b6c98f8050890159b05"><div class="ttname"><a href="structRCC__TypeDef.html#a28e7b1071afa5b6c98f8050890159b05">RCC_TypeDef::CICR</a></div><div class="ttdeci">__IO uint32_t CICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:446</div></div>
<div class="ttc" id="structWWDG__TypeDef_html_adcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="structWWDG__TypeDef.html#adcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:595</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_a44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="structGPIO__TypeDef.html#a44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:325</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a6131bef13a19b3b27895f3bc61789416"><div class="ttname"><a href="structRCC__TypeDef.html#a6131bef13a19b3b27895f3bc61789416">RCC_TypeDef::AHBSMENR</a></div><div class="ttdeci">__IO uint32_t AHBSMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:456</div></div>
<div class="ttc" id="structUSART__TypeDef_html_a79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="structUSART__TypeDef.html#a79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:583</div></div>
<div class="ttc" id="structADC__TypeDef_html_aaeb1a6623bedc6fc8a2b48bbfd82bbb8"><div class="ttname"><a href="structADC__TypeDef.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:150</div></div>
<div class="ttc" id="structRNG__TypeDef_html_ab422a7aeea33d29d0f8b841bb461e3a8"><div class="ttname"><a href="structRNG__TypeDef.html#ab422a7aeea33d29d0f8b841bb461e3a8">RNG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:468</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a0aa430eedacf1806e078057cd5e6970c"><div class="ttname"><a href="structLPTIM__TypeDef.html#a0aa430eedacf1806e078057cd5e6970c">LPTIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:345</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a4ccb66068a1ebee1179574dda20206b6"><div class="ttname"><a href="structDAC__TypeDef.html#a4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:220</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:108</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a0d47873260f8f0c16b8ec77e1edc8789"><div class="ttname"><a href="structTSC__TypeDef.html#a0d47873260f8f0c16b8ec77e1edc8789">TSC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:564</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:532</div></div>
<div class="ttc" id="core__cm0plus_8h_html"><div class="ttname"><a href="core__cm0plus_8h.html">core_cm0plus.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="structRTC__TypeDef_html_a5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="structRTC__TypeDef.html#a5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:482</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a75a37e293ded1627c94cf521df950e31"><div class="ttname"><a href="structTSC__TypeDef.html#a75a37e293ded1627c94cf521df950e31">TSC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:566</div></div>
<div class="ttc" id="structEXTI__TypeDef_html_a5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="structEXTI__TypeDef.html#a5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:280</div></div>
<div class="ttc" id="structADC__TypeDef_html_ad4ffd02fea1594fdd917132e217e466a"><div class="ttname"><a href="structADC__TypeDef.html#ad4ffd02fea1594fdd917132e217e466a">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:156</div></div>
<div class="ttc" id="structTIM__TypeDef_html_aa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="structTIM__TypeDef.html#aa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:534</div></div>
<div class="ttc" id="structADC__Common__TypeDef_html"><div class="ttname"><a href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:164</div></div>
<div class="ttc" id="structUSB__TypeDef_html_abaadc15d64249004eafbed98f8d9236c"><div class="ttname"><a href="structUSB__TypeDef.html#abaadc15d64249004eafbed98f8d9236c">USB_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:605</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a95191a7f002c8738f835ffbb356e28c6"><div class="ttname"><a href="structTSC__TypeDef.html#a95191a7f002c8738f835ffbb356e28c6">TSC_TypeDef::IOSCR</a></div><div class="ttdeci">__IO uint32_t IOSCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:563</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:120</div></div>
<div class="ttc" id="structCRC__TypeDef_html_a70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="structCRC__TypeDef.html#a70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:193</div></div>
<div class="ttc" id="structIWDG__TypeDef_html"><div class="ttname"><a href="structIWDG__TypeDef.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:387</div></div>
<div class="ttc" id="structTIM__TypeDef_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:547</div></div>
<div class="ttc" id="structRCC__TypeDef_html_abaebc9204bbc1708356435a5a01e70eb"><div class="ttname"><a href="structRCC__TypeDef.html#abaebc9204bbc1708356435a5a01e70eb">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:452</div></div>
<div class="ttc" id="structTIM__TypeDef_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:535</div></div>
<div class="ttc" id="structIWDG__TypeDef_html_a9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="structIWDG__TypeDef.html#a9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:392</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">stm32l073xx Interrupt Number Definition, according to the selected device in Library_configuration_se...</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:86</div></div>
<div class="ttc" id="structWWDG__TypeDef_html"><div class="ttname"><a href="structWWDG__TypeDef.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:592</div></div>
<div class="ttc" id="structUSART__TypeDef_html_add7a9e13a3281f6bea133b3693ce68f8"><div class="ttname"><a href="structUSART__TypeDef.html#add7a9e13a3281f6bea133b3693ce68f8">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:582</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a5439bfca3708c6b8be6a74626f06111f"><div class="ttname"><a href="structRTC__TypeDef.html#a5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:499</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="structRCC__TypeDef.html#a600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:450</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a9816616e1f00955c8982469d0dd9c953"><div class="ttname"><a href="structRTC__TypeDef.html#a9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:486</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:533</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a2b9ef7debd928ed814c6349452a6453b"><div class="ttname"><a href="structUSB__TypeDef.html#a2b9ef7debd928ed814c6349452a6453b">USB_TypeDef::EP7R</a></div><div class="ttdeci">__IO uint16_t EP7R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:618</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html"><div class="ttname"><a href="structFIREWALL__TypeDef.html">FIREWALL_TypeDef</a></div><div class="ttdoc">MIFARE Firewall. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:412</div></div>
<div class="ttc" id="structOB__TypeDef_html_a7e9fb00f640fdadfa2142c85b562467e"><div class="ttname"><a href="structOB__TypeDef.html#a7e9fb00f640fdadfa2142c85b562467e">OB_TypeDef::WRP45</a></div><div class="ttdeci">__IO uint32_t WRP45</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:312</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a345a18bbd483ef44e3c2530a5c7cccfb"><div class="ttname"><a href="structUSB__TypeDef.html#a345a18bbd483ef44e3c2530a5c7cccfb">USB_TypeDef::ISTR</a></div><div class="ttdeci">__IO uint16_t ISTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:622</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a58afa3377dd5f4ffa93eb3da4c653cba"><div class="ttname"><a href="structFLASH__TypeDef.html#a58afa3377dd5f4ffa93eb3da4c653cba">FLASH_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:290</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a0f22edd659052ecb52c692e507a8ebdc"><div class="ttname"><a href="structLPTIM__TypeDef.html#a0f22edd659052ecb52c692e507a8ebdc">LPTIM_TypeDef::CMP</a></div><div class="ttdeci">__IO uint32_t CMP</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:344</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_a1735c661266ae1fa2b9a4afd77bf809f"><div class="ttname"><a href="structFIREWALL__TypeDef.html#a1735c661266ae1fa2b9a4afd77bf809f">FIREWALL_TypeDef::NVDSSA</a></div><div class="ttdeci">__IO uint32_t NVDSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:416</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:103</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:373</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="structRTC__TypeDef.html#a731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:480</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="structSPI__TypeDef.html#a33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:513</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a7d65e605788d739a9b23a9b4a45fd10b"><div class="ttname"><a href="structTSC__TypeDef.html#a7d65e605788d739a9b23a9b4a45fd10b">TSC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:558</div></div>
<div class="ttc" id="structADC__TypeDef_html_a0a4c0d337b0e546e549678b77ea63246"><div class="ttname"><a href="structADC__TypeDef.html#a0a4c0d337b0e546e549678b77ea63246">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:151</div></div>
<div class="ttc" id="structTIM__TypeDef_html_aebbca147242a5ef58c8d5fe097df2ca5"><div class="ttname"><a href="structTIM__TypeDef.html#aebbca147242a5ef58c8d5fe097df2ca5">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint32_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:539</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_a09774178fdd5412dd8f4539f431b15c9"><div class="ttname"><a href="structLPTIM__TypeDef.html#a09774178fdd5412dd8f4539f431b15c9">LPTIM_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:340</div></div>
<div class="ttc" id="structRNG__TypeDef_html_a89f3352fb11cca430aaecc0c9b49c6d3"><div class="ttname"><a href="structRNG__TypeDef.html#a89f3352fb11cca430aaecc0c9b49c6d3">RNG_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:470</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_a3e6c2cca70b6d16c8582a354630992b5"><div class="ttname"><a href="structFIREWALL__TypeDef.html#a3e6c2cca70b6d16c8582a354630992b5">FIREWALL_TypeDef::LSSA</a></div><div class="ttdeci">__IO uint32_t LSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:420</div></div>
<div class="ttc" id="core__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:223</div></div>
<div class="ttc" id="structDBGMCU__TypeDef_html_a0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:241</div></div>
<div class="ttc" id="structUSART__TypeDef_html_a6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="structUSART__TypeDef.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:576</div></div>
<div class="ttc" id="structTSC__TypeDef_html_ad468fece7d1f454e0f8967edc9068c73"><div class="ttname"><a href="structTSC__TypeDef.html#ad468fece7d1f454e0f8967edc9068c73">TSC_TypeDef::IOCCR</a></div><div class="ttdeci">__IO uint32_t IOCCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:565</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_a8e32a1b3749cc4f41a404f80e64888e9"><div class="ttname"><a href="structFIREWALL__TypeDef.html#a8e32a1b3749cc4f41a404f80e64888e9">FIREWALL_TypeDef::LSL</a></div><div class="ttdeci">__IO uint32_t LSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:421</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a447b91de2a50d7ebde5716a8e7eda3ee"><div class="ttname"><a href="structTSC__TypeDef.html#a447b91de2a50d7ebde5716a8e7eda3ee">TSC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:557</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a3c470f54858e246365f56e5fe4d2a618"><div class="ttname"><a href="structFLASH__TypeDef.html#a3c470f54858e246365f56e5fe4d2a618">FLASH_TypeDef::PEKEYR</a></div><div class="ttdeci">__IO uint32_t PEKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:292</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a98a43d6cc0dfca44214d5e78115e8c51"><div class="ttname"><a href="structFLASH__TypeDef.html#a98a43d6cc0dfca44214d5e78115e8c51">FLASH_TypeDef::PRGKEYR</a></div><div class="ttdeci">__IO uint32_t PRGKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:293</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">I2C3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:116</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a0f73f2b049d95841c54313f0cc949afe"><div class="ttname"><a href="structI2C__TypeDef.html#a0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:376</div></div>
<div class="ttc" id="structDAC__TypeDef_html_aea4d055e3697999b44cdcf2702d79d40"><div class="ttname"><a href="structDAC__TypeDef.html#aea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:228</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">TIM22_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:117</div></div>
<div class="ttc" id="structCRS__TypeDef_html_a8f1000451ee16f2da1ba6cc3411dd36a"><div class="ttname"><a href="structCRS__TypeDef.html#a8f1000451ee16f2da1ba6cc3411dd36a">CRS_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:207</div></div>
<div class="ttc" id="structTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:525</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:124</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ac0647909891aa2c3abd2bc54300ceb9b"><div class="ttname"><a href="structRTC__TypeDef.html#ac0647909891aa2c3abd2bc54300ceb9b">RTC_TypeDef::TAMPCR</a></div><div class="ttdeci">__IO uint32_t TAMPCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:494</div></div>
<div class="ttc" id="structCOMP__Common__TypeDef_html"><div class="ttname"><a href="structCOMP__Common__TypeDef.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:179</div></div>
<div class="ttc" id="structLCD__TypeDef_html_a10f3d5e534f8a6f59a2dcf9d897fba22"><div class="ttname"><a href="structLCD__TypeDef.html#a10f3d5e534f8a6f59a2dcf9d897fba22">LCD_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:401</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:123</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a7ff59eaa0f8c9e69e6736dddc514a037"><div class="ttname"><a href="structTSC__TypeDef.html#a7ff59eaa0f8c9e69e6736dddc514a037">TSC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:562</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="structRTC__TypeDef.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:495</div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:259</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:100</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:107</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a37afe665222962031d111527b7fd406b"><div class="ttname"><a href="structRTC__TypeDef.html#a37afe665222962031d111527b7fd406b">RTC_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:484</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:530</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a0b5a7f6383eb478bbcc22a36c5e95ae6"><div class="ttname"><a href="structSPI__TypeDef.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:517</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:102</div></div>
<div class="ttc" id="structCOMP__TypeDef_html"><div class="ttname"><a href="structCOMP__TypeDef.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:174</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a27f20ff0eccdc070477448b973ca8df7"><div class="ttname"><a href="structTSC__TypeDef.html#a27f20ff0eccdc070477448b973ca8df7">TSC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:560</div></div>
<div class="ttc" id="structADC__TypeDef_html_ab38d345f173abcb914c40d04a06ab468"><div class="ttname"><a href="structADC__TypeDef.html#ab38d345f173abcb914c40d04a06ab468">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:155</div></div>
<div class="ttc" id="structPWR__TypeDef_html"><div class="ttname"><a href="structPWR__TypeDef.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:429</div></div>
<div class="ttc" id="structCRS__TypeDef_html_a7caf1bbdc605d9bbd79577470c2f531b"><div class="ttname"><a href="structCRS__TypeDef.html#a7caf1bbdc605d9bbd79577470c2f531b">CRS_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:210</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a9f612b6b3e065e810e5a2fb254d6a40b"><div class="ttname"><a href="structDAC__TypeDef.html#a9f612b6b3e065e810e5a2fb254d6a40b">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:225</div></div>
<div class="ttc" id="structRCC__TypeDef_html"><div class="ttname"><a href="structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:438</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="structSPI__TypeDef.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:512</div></div>
<div class="ttc" id="structRTC__TypeDef_html_ad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="structRTC__TypeDef.html#ad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:487</div></div>
<div class="ttc" id="structDMA__Channel__TypeDef_html"><div class="ttname"><a href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:251</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:541</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a0721b1b729c313211126709559fad371"><div class="ttname"><a href="structRCC__TypeDef.html#a0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:443</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a3b096b71656f8fb32cd18b4c8b1d2334"><div class="ttname"><a href="structDAC__TypeDef.html#a3b096b71656f8fb32cd18b4c8b1d2334">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:226</div></div>
<div class="ttc" id="structRCC__TypeDef_html_abcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="structRCC__TypeDef.html#abcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:440</div></div>
<div class="ttc" id="structUSART__TypeDef_html_a6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="structUSART__TypeDef.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:579</div></div>
<div class="ttc" id="structRCC__TypeDef_html_af51a17223f07087552a3f7d6ee380d5a"><div class="ttname"><a href="structRCC__TypeDef.html#af51a17223f07087552a3f7d6ee380d5a">RCC_TypeDef::IOPENR</a></div><div class="ttdeci">__IO uint32_t IOPENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:451</div></div>
<div class="ttc" id="structUSB__TypeDef_html_ace8692e7bd4ee1a79268313bed47b4ba"><div class="ttname"><a href="structUSB__TypeDef.html#ace8692e7bd4ee1a79268313bed47b4ba">USB_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:621</div></div>
<div class="ttc" id="structOB__TypeDef_html_acaba2c9c4bd8bebe7b72f8ffc0bee63d"><div class="ttname"><a href="structOB__TypeDef.html#acaba2c9c4bd8bebe7b72f8ffc0bee63d">OB_TypeDef::WRP23</a></div><div class="ttdeci">__IO uint32_t WRP23</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:311</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a03f8d95bbf0ce3a53cb79506d5bf995a"><div class="ttname"><a href="structDAC__TypeDef.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:229</div></div>
<div class="ttc" id="structDBGMCU__TypeDef_html_a15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:242</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:118</div></div>
<div class="ttc" id="structDMA__Channel__TypeDef_html_a8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:255</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a43d30d8efd8e4606663c7cb8d2565e12"><div class="ttname"><a href="structI2C__TypeDef.html#a43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:379</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:112</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a60f1f0e77c52e89cfd738999bee5c9d0"><div class="ttname"><a href="structSPI__TypeDef.html#a60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:516</div></div>
<div class="ttc" id="structIWDG__TypeDef_html_aa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="structIWDG__TypeDef.html#aa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:391</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:543</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_a95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="structGPIO__TypeDef.html#a95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:329</div></div>
<div class="ttc" id="structCRC__TypeDef_html_a4dd260a7d589d62975619a42f9a6abe4"><div class="ttname"><a href="structCRC__TypeDef.html#a4dd260a7d589d62975619a42f9a6abe4">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:196</div></div>
<div class="ttc" id="structUSART__TypeDef_html_a5732c379e1ce532552e80392db4eabf8"><div class="ttname"><a href="structUSART__TypeDef.html#a5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:581</div></div>
<div class="ttc" id="structDAC__TypeDef_html_afbfd2855cdb81939b4efc58e08aaf3e5"><div class="ttname"><a href="structDAC__TypeDef.html#afbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:221</div></div>
<div class="ttc" id="structLCD__TypeDef_html"><div class="ttname"><a href="structLCD__TypeDef.html">LCD_TypeDef</a></div><div class="ttdoc">LCD. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:399</div></div>
<div class="ttc" id="structDMA__Channel__TypeDef_html_aa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#aa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:253</div></div>
<div class="ttc" id="structRTC__TypeDef_html_aa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="structRTC__TypeDef.html#aa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:491</div></div>
<div class="ttc" id="structRNG__TypeDef_html_a4e4c38cd6a078fea5f9fa5e31bc0d326"><div class="ttname"><a href="structRNG__TypeDef.html#a4e4c38cd6a078fea5f9fa5e31bc0d326">RNG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:469</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:529</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:125</div></div>
<div class="ttc" id="structI2C__TypeDef_html"><div class="ttname"><a href="structI2C__TypeDef.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:368</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a3a382d341fb608a04390bacb8c00b0f0"><div class="ttname"><a href="structDAC__TypeDef.html#a3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:223</div></div>
<div class="ttc" id="structTSC__TypeDef_html_a715fd9205b604d1dda5046a31996296a"><div class="ttname"><a href="structTSC__TypeDef.html#a715fd9205b604d1dda5046a31996296a">TSC_TypeDef::IOHCR</a></div><div class="ttdeci">__IO uint32_t IOHCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:559</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:121</div></div>
<div class="ttc" id="structEXTI__TypeDef_html_ac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="structEXTI__TypeDef.html#ac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:278</div></div>
<div class="ttc" id="structDBGMCU__TypeDef_html_aac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="structDBGMCU__TypeDef.html#aac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:243</div></div>
<div class="ttc" id="structCRC__TypeDef_html_a13639f272f5093e184d726ed5a8945a3"><div class="ttname"><a href="structCRC__TypeDef.html#a13639f272f5093e184d726ed5a8945a3">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:197</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">TIM21_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:115</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a95f1607b6254092066a3b6e35146e28a"><div class="ttname"><a href="structI2C__TypeDef.html#a95f1607b6254092066a3b6e35146e28a">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:375</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_acf3b205a6bc3ca42716927867db3ee2a"><div class="ttname"><a href="structFIREWALL__TypeDef.html#acf3b205a6bc3ca42716927867db3ee2a">FIREWALL_TypeDef::VDSL</a></div><div class="ttdeci">__IO uint32_t VDSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:419</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:98</div></div>
<div class="ttc" id="structDMA__Channel__TypeDef_html_af1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#af1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:254</div></div>
<div class="ttc" id="structCRS__TypeDef_html_ad51dab454cab135414e565504d776a30"><div class="ttname"><a href="structCRS__TypeDef.html#ad51dab454cab135414e565504d776a30">CRS_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:208</div></div>
<div class="ttc" id="structRCC__TypeDef_html_aec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="structRCC__TypeDef.html#aec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:454</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_acd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="structGPIO__TypeDef.html#acd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:328</div></div>
<div class="ttc" id="structSPI__TypeDef_html_a6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="structSPI__TypeDef.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:511</div></div>
<div class="ttc" id="structWWDG__TypeDef_html_a4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="structWWDG__TypeDef.html#a4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:594</div></div>
<div class="ttc" id="structLPTIM__TypeDef_html_aa4900090e51a693ed07d4a90eb45ddf8"><div class="ttname"><a href="structLPTIM__TypeDef.html#aa4900090e51a693ed07d4a90eb45ddf8">LPTIM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:343</div></div>
<div class="ttc" id="structADC__TypeDef_html_acc2ee020956d58aa315d6b8a8bc0b60e"><div class="ttname"><a href="structADC__TypeDef.html#acc2ee020956d58aa315d6b8a8bc0b60e">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:152</div></div>
<div class="ttc" id="structGPIO__TypeDef_html_aab918bfbfae459789db1fd0b220c7f21"><div class="ttname"><a href="structGPIO__TypeDef.html#aab918bfbfae459789db1fd0b220c7f21">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:331</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:89</div></div>
<div class="ttc" id="structADC__TypeDef_html_a54d49ecc780f3fd305613ecf4f817f80"><div class="ttname"><a href="structADC__TypeDef.html#a54d49ecc780f3fd305613ecf4f817f80">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:153</div></div>
<div class="ttc" id="structDMA__TypeDef_html_aa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:261</div></div>
<div class="ttc" id="structCRC__TypeDef_html_af33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="structCRC__TypeDef.html#af33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:195</div></div>
<div class="ttc" id="structI2C__TypeDef_html_a64c9036c1b58778cda97efa2e8a4be97"><div class="ttname"><a href="structI2C__TypeDef.html#a64c9036c1b58778cda97efa2e8a4be97">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:378</div></div>
<div class="ttc" id="structDAC__TypeDef_html_affa5cc9fe0cc9eb594d703bdc9d9abd9"><div class="ttname"><a href="structDAC__TypeDef.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:227</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a1bde8391647d6422b39ab5ba4f13848b"><div class="ttname"><a href="structDAC__TypeDef.html#a1bde8391647d6422b39ab5ba4f13848b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:231</div></div>
<div class="ttc" id="structFIREWALL__TypeDef_html_a32f6d9786dd0a03417d73ec86a688d79"><div class="ttname"><a href="structFIREWALL__TypeDef.html#a32f6d9786dd0a03417d73ec86a688d79">FIREWALL_TypeDef::VDSSA</a></div><div class="ttdeci">__IO uint32_t VDSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:418</div></div>
<div class="ttc" id="structUSB__TypeDef_html_a3a8069bbd10ce243a750f5e18346ce2e"><div class="ttname"><a href="structUSB__TypeDef.html#a3a8069bbd10ce243a750f5e18346ce2e">USB_TypeDef::DADDR</a></div><div class="ttdeci">__IO uint16_t DADDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:626</div></div>
<div class="ttc" id="structDAC__TypeDef_html_a5eb63912e39085e3e13d64bdb0cf38bd"><div class="ttname"><a href="structDAC__TypeDef.html#a5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:222</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:294</div></div>
<div class="ttc" id="structRTC__TypeDef_html_a6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="structRTC__TypeDef.html#a6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:489</div></div>
<div class="ttc" id="structLCD__TypeDef_html_a556dfa8484476079c2ab593766754d02"><div class="ttname"><a href="structLCD__TypeDef.html#a556dfa8484476079c2ab593766754d02">LCD_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:405</div></div>
<div class="ttc" id="structCOMP__Common__TypeDef_html_ab5d98b35671e3c035bdf64e8b4a0528c"><div class="ttname"><a href="structCOMP__Common__TypeDef.html#ab5d98b35671e3c035bdf64e8b4a0528c">COMP_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:181</div></div>
<div class="ttc" id="structUSB__TypeDef_html_ac729616a1792efd2891f8d938692071e"><div class="ttname"><a href="structUSB__TypeDef.html#ac729616a1792efd2891f8d938692071e">USB_TypeDef::RESERVEDA</a></div><div class="ttdeci">__IO uint16_t RESERVEDA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:625</div></div>
<div class="ttc" id="structLCD__TypeDef_html_a426998a4ef847067fbc78606e2464e4b"><div class="ttname"><a href="structLCD__TypeDef.html#a426998a4ef847067fbc78606e2464e4b">LCD_TypeDef::CLR</a></div><div class="ttdeci">__IO uint32_t CLR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:404</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a17d6fcde53db4cb932b3fbfe08235b31"><div class="ttname"><a href="structFLASH__TypeDef.html#a17d6fcde53db4cb932b3fbfe08235b31">FLASH_TypeDef::PDKEYR</a></div><div class="ttdeci">__IO uint32_t PDKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:291</div></div>
<div class="ttc" id="system__stm32l0xx_8h_html"><div class="ttname"><a href="system__stm32l0xx_8h.html">system_stm32l0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Device Peripheral Access Layer System Header File. </div></div>
<div class="ttc" id="structDAC__TypeDef_html_a50b4f0b0d2a376f729c8d7acf47864c3"><div class="ttname"><a href="structDAC__TypeDef.html#a50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:230</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:540</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:122</div></div>
<div class="ttc" id="structOB__TypeDef_html_a21dbc215f1bc3a7b2d26538a7a5fdfdd"><div class="ttname"><a href="structOB__TypeDef.html#a21dbc215f1bc3a7b2d26538a7a5fdfdd">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint32_t USER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:309</div></div>
<div class="ttc" id="structTSC__TypeDef_html_af8a7f56b952ec2aba979eb8301e5800c"><div class="ttname"><a href="structTSC__TypeDef.html#af8a7f56b952ec2aba979eb8301e5800c">TSC_TypeDef::IOASCR</a></div><div class="ttdeci">__IO uint32_t IOASCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:561</div></div>
<div class="ttc" id="structOB__TypeDef_html"><div class="ttname"><a href="structOB__TypeDef.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:306</div></div>
<div class="ttc" id="structEXTI__TypeDef_html_aee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="structEXTI__TypeDef.html#aee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:279</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a8d610812a8c66579f4a86481fa0147db"><div class="ttname"><a href="structRCC__TypeDef.html#a8d610812a8c66579f4a86481fa0147db">RCC_TypeDef::IOPRSTR</a></div><div class="ttdeci">__IO uint32_t IOPRSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:447</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:91</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a46a098b026c5e85770e7a7f05a35d49c"><div class="ttname"><a href="structRCC__TypeDef.html#a46a098b026c5e85770e7a7f05a35d49c">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:448</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:111</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a43a66da2620f68f5b645af1e280da4b1"><div class="ttname"><a href="structRCC__TypeDef.html#a43a66da2620f68f5b645af1e280da4b1">RCC_TypeDef::IOPSMENR</a></div><div class="ttdeci">__IO uint32_t IOPSMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:455</div></div>
<div class="ttc" id="structDMA__TypeDef_html_a30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:262</div></div>
<div class="ttc" id="structRCC__TypeDef_html_a5aa77c68f2409fff241e949f3d6129b5"><div class="ttname"><a href="structRCC__TypeDef.html#a5aa77c68f2409fff241e949f3d6129b5">RCC_TypeDef::ICSCR</a></div><div class="ttdeci">__IO uint32_t ICSCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:441</div></div>
<div class="ttc" id="structRTC__TypeDef_html_aa845c401b24d2ef1049f489f26d35626"><div class="ttname"><a href="structRTC__TypeDef.html#aa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:500</div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:109</div></div>
<div class="ttc" id="structEXTI__TypeDef_html_a9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="structEXTI__TypeDef.html#a9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:277</div></div>
<div class="ttc" id="structTIM__TypeDef_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:538</div></div>
<div class="ttc" id="structFLASH__TypeDef_html_a79b0e64b11e40d304573f0b501355aab"><div class="ttname"><a href="structFLASH__TypeDef.html#a79b0e64b11e40d304573f0b501355aab">FLASH_TypeDef::WRPR2</a></div><div class="ttdeci">__IO uint32_t WRPR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:299</div></div>
<div class="ttc" id="structDMA__Request__TypeDef_html_addf0f5bf5ca3b6a0e4c511c7ccf045c7"><div class="ttname"><a href="structDMA__Request__TypeDef.html#addf0f5bf5ca3b6a0e4c511c7ccf045c7">DMA_Request_TypeDef::CSELR</a></div><div class="ttdeci">__IO uint32_t CSELR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:267</div></div>
<div class="ttc" id="structRCC__TypeDef_html_afee6ba7ba2583577492d14f08a1a5e74"><div class="ttname"><a href="structRCC__TypeDef.html#afee6ba7ba2583577492d14f08a1a5e74">RCC_TypeDef::CIFR</a></div><div class="ttdeci">__IO uint32_t CIFR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:445</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
