{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "tb_get_ins": {
            "GLQFB_d": {
                "bytes": 135144,
                "mod": "tb_get_ins",
                "out": "GLQFB_d.o",
                "archive": "archive.16/_22899_archive_1.a",
                "mode": 4,
                "checksum": 0
            }
        },
        "ClkDiv": {
            "PJbHW_d": {
                "bytes": 19803,
                "mod": "ClkDiv",
                "archive": "archive.16/_prev_archive_1.a",
                "mode": 4,
                "checksum": 0,
                "out": "PJbHW_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 41566,
                "mod": "std",
                "archive": "archive.16/_prev_archive_1.a",
                "mode": 4,
                "checksum": 0,
                "out": "reYIK_d.o"
            }
        },
        "ALEGen": {
            "x91G7_d": {
                "bytes": 10634,
                "mod": "ALEGen",
                "archive": "archive.16/_prev_archive_1.a",
                "mode": 4,
                "checksum": 0,
                "out": "x91G7_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8270,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "Process": {
            "TNeKF_d": {
                "bytes": 21441,
                "mod": "Process",
                "archive": "archive.16/_prev_archive_1.a",
                "mode": 4,
                "checksum": 0,
                "out": "TNeKF_d.o"
            }
        }
    },
    "CurCompileUdps": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_minflt": 8864,
            "ru_utime_sec": 0.131295,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 107892,
            "ru_nvcsw": 240,
            "ru_majflt": 1,
            "ru_nivcsw": 1
        },
        "nMops": 12983,
        "mop/quad": 2.4042592592592591,
        "ru_childs_cgstart": {
            "ru_minflt": 749,
            "ru_utime_sec": 0.0027369999999999998,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 93224,
            "ru_nvcsw": 2,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 191382.41103806123,
        "nQuads": 5400,
        "ru_childs_end": {
            "ru_minflt": 974,
            "ru_utime_sec": 0.0047520000000000001,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 107892,
            "ru_nvcsw": 3,
            "ru_majflt": 0,
            "ru_nivcsw": 1
        },
        "totalObjSize": 227245,
        "Frontend(%)": 65.933320946302217,
        "ru_self_end": {
            "ru_minflt": 10541,
            "ru_utime_sec": 0.199133,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 117104,
            "ru_nvcsw": 242,
            "ru_majflt": 1,
            "ru_nivcsw": 4
        },
        "outputSizePerQuad": 42.0,
        "quadSpeed": 79601.403343258935,
        "CodeGen(%)": 34.066679053697783
    },
    "CompileProcesses": [
        "cgproc.22899.json"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ClkDiv": [
            "ClkDiv",
            "PJbHW",
            "module"
        ],
        "tb_get_ins": [
            "tb_get_ins",
            "GLQFB",
            "module"
        ],
        "ALEGen": [
            "ALEGen",
            "x91G7",
            "module"
        ],
        "Process": [
            "Process",
            "TNeKF",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "PEModules": [],
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91762
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "tb_get_ins",
        "tb_get_ins",
        "ALEGen",
        "ClkDiv",
        "Process"
    ],
    "LVLData": [
        "SIM"
    ],
    "Misc": {
        "archive_dir": "archive.16",
        "cwd": "/home/milo/ICCodes/mcu51",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/milo/ICCodes/mcu51/csrc",
        "daidir_abs": "/home/milo/ICCodes/mcu51/simv.daidir",
        "daidir": "simv.daidir"
    },
    "CompileStatus": "Successful"
}