// Seed: 3282502380
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_6 = id_1;
  reg id_6 = 1;
  always @(1) begin
    #1;
    id_6 <= 1 - 1;
    id_5 <= id_5;
  end
endmodule
