--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NewVgaController.twx NewVgaController.ncd -o
NewVgaController.twr NewVgaController.pcf -ucf NewVgaController.ucf

Design file:              NewVgaController.ncd
Physical constraint file: NewVgaController.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
HS          |         7.515(R)|      SLOW  |         3.947(R)|      FAST  |clk_BUFGP         |   0.000|
VS          |         7.456(R)|      SLOW  |         3.895(R)|      FAST  |clk_BUFGP         |   0.000|
blue<0>     |         8.842(R)|      SLOW  |         4.517(R)|      FAST  |clk_BUFGP         |   0.000|
blue<1>     |         8.637(R)|      SLOW  |         4.409(R)|      FAST  |clk_BUFGP         |   0.000|
green<0>    |         8.388(R)|      SLOW  |         4.245(R)|      FAST  |clk_BUFGP         |   0.000|
green<1>    |         8.412(R)|      SLOW  |         4.266(R)|      FAST  |clk_BUFGP         |   0.000|
green<2>    |         8.252(R)|      SLOW  |         4.180(R)|      FAST  |clk_BUFGP         |   0.000|
red<0>      |         7.422(R)|      SLOW  |         3.872(R)|      FAST  |clk_BUFGP         |   0.000|
red<1>      |         7.580(R)|      SLOW  |         3.992(R)|      FAST  |clk_BUFGP         |   0.000|
red<2>      |         7.579(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.568|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 29 14:31:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



