LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY cont IS
	PORT(clockcont, clock1,enable,reset,modo : IN STD_LOGIC;
			salida: Buffer STD_LOGIC_VECTOR (11 downto 0)
		 max, min : Buffer STD_LOGIC_VECTOR (11 downto 0));
END cont;

ARCHITECTURE sol OF cont IS
SIGNAL temp, rpm, rps: STD_LOGIC_vector(11 downto 0));
BEGIN

	PROCESS(clockcont,reset)
	BEGIN
	if reset='0' then temp<="000000000000";
  		elsif (clockcont'event and clockcont='1') then
			temp <= temp +1;
			end if;
			
	END PROCESS;
			
	PROCESS(clock1,reset)
	BEGIN
	if reset='0' then max<="000000000000";min<="000000000000";salida<="000000000000";
		rpm<="000000000000";rps<="000000000000";
	elsif (clock1'event and clock1='1') then
		if modo='1' then
			salida<= temp;
		else 
			salida<= (60/(2*3.1416))*temp;
		temp<=0;
		end if;
	end if;
end process;

	