

================================================================
== Vivado HLS Report for 'zero_mean_1chan50'
================================================================
* Date:           Tue Dec  3 11:06:20 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.643|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2409|  2409|  2409|  2409|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col    |    84|    84|         3|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     116|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      79|
|Register         |        -|      -|     117|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     117|     195|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_185_p2          |     +    |      0|  0|  15|           5|           1|
    |j_fu_227_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_3_fu_237_p2      |     +    |      0|  0|  18|          11|          11|
    |p_Val2_2_fu_260_p2   |     -    |      0|  0|  26|          19|          19|
    |tmp_2_fu_215_p2      |     -    |      0|  0|  18|          11|          11|
    |tmp_2_i_i_fu_221_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_i_i_fu_179_p2    |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 116|          62|          52|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_V_out_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                 |  25|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |b_V_out_blk_n             |   9|          2|    1|          2|
    |conv_bias_L1_V_out_blk_n  |   9|          2|    1|          2|
    |i_i_i_reg_157             |   9|          2|    5|         10|
    |j_i_i_reg_168             |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  79|         18|   15|         34|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_i_i_reg_157       |   5|   0|    5|          0|
    |i_reg_279           |   5|   0|    5|          0|
    |j_i_i_reg_168       |   5|   0|    5|          0|
    |j_reg_292           |   5|   0|    5|          0|
    |tmp_2_reg_284       |   9|   0|   11|          2|
    |tmp_3_cast_reg_297  |  64|   0|   64|          0|
    |tmp_i_i_19_reg_312  |  18|   0|   18|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 117|   0|  119|          2|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  zero_mean_1chan50 | return value |
|in_image_V_address0        | out |   10|  ap_memory |     in_image_V     |     array    |
|in_image_V_ce0             | out |    1|  ap_memory |     in_image_V     |     array    |
|in_image_V_q0              |  in |   18|  ap_memory |     in_image_V     |     array    |
|out_image_V_address0       | out |   10|  ap_memory |     out_image_V    |     array    |
|out_image_V_ce0            | out |    1|  ap_memory |     out_image_V    |     array    |
|out_image_V_we0            | out |    1|  ap_memory |     out_image_V    |     array    |
|out_image_V_d0             | out |   18|  ap_memory |     out_image_V    |     array    |
|means_V_address0           | out |   10|  ap_memory |       means_V      |     array    |
|means_V_ce0                | out |    1|  ap_memory |       means_V      |     array    |
|means_V_q0                 |  in |   18|  ap_memory |       means_V      |     array    |
|conv_bias_L1_V             |  in |   48|   ap_none  |   conv_bias_L1_V   |    scalar    |
|a_V                        |  in |   18|   ap_none  |         a_V        |    scalar    |
|b_V                        |  in |   18|   ap_none  |         b_V        |    scalar    |
|conv_bias_L1_V_out_din     | out |   48|   ap_fifo  | conv_bias_L1_V_out |    pointer   |
|conv_bias_L1_V_out_full_n  |  in |    1|   ap_fifo  | conv_bias_L1_V_out |    pointer   |
|conv_bias_L1_V_out_write   | out |    1|   ap_fifo  | conv_bias_L1_V_out |    pointer   |
|a_V_out_din                | out |   18|   ap_fifo  |       a_V_out      |    pointer   |
|a_V_out_full_n             |  in |    1|   ap_fifo  |       a_V_out      |    pointer   |
|a_V_out_write              | out |    1|   ap_fifo  |       a_V_out      |    pointer   |
|b_V_out_din                | out |   18|   ap_fifo  |       b_V_out      |    pointer   |
|b_V_out_full_n             |  in |    1|   ap_fifo  |       b_V_out      |    pointer   |
|b_V_out_write              | out |    1|   ap_fifo  |       b_V_out      |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i_i)
3 --> 
	4  / (!tmp_2_i_i)
	2  / (tmp_2_i_i)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)"   --->   Operation 7 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)"   --->   Operation 8 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_bias_L1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %conv_bias_L1_V)"   --->   Operation 9 'read' 'conv_bias_L1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %conv_bias_L1_V_out, i48 %conv_bias_L1_V_read)"   --->   Operation 10 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %a_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %a_V_out, i18 %a_V_read)"   --->   Operation 12 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %b_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %b_V_out, i18 %b_V_read)"   --->   Operation 14 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "br label %0" [../src/CNN_final.cpp:40]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_i_i = phi i5 [ 0, %entry ], [ %i, %4 ]"   --->   Operation 16 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%tmp_i_i = icmp eq i5 %i_i_i, -4" [../src/CNN_final.cpp:40]   --->   Operation 17 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 18 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.10ns)   --->   "%i = add i5 %i_i_i, 1" [../src/CNN_final.cpp:40]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %.exit, label %1" [../src/CNN_final.cpp:40]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:41]   --->   Operation 21 'specloopname' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str131)" [../src/CNN_final.cpp:41]   --->   Operation 22 'specregionbegin' 'tmp_3_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_i_i, i5 0)" [../src/CNN_final.cpp:40]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [../src/CNN_final.cpp:40]   --->   Operation 24 'zext' 'p_shl_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_i_i, i2 0)" [../src/CNN_final.cpp:40]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_1 to i11" [../src/CNN_final.cpp:44]   --->   Operation 26 'zext' 'p_shl1_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_2 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:44]   --->   Operation 27 'sub' 'tmp_2' <Predicate = (!tmp_i_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "br label %2" [../src/CNN_final.cpp:42]   --->   Operation 28 'br' <Predicate = (!tmp_i_i)> <Delay = 0.87>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_i_i = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 30 'phi' 'j_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%tmp_2_i_i = icmp eq i5 %j_i_i, -4" [../src/CNN_final.cpp:42]   --->   Operation 31 'icmp' 'tmp_2_i_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 32 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.10ns)   --->   "%j = add i5 %j_i_i, 1" [../src/CNN_final.cpp:42]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i_i, label %4, label %3" [../src/CNN_final.cpp:42]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4_i_i_cast = zext i5 %j_i_i to i11" [../src/CNN_final.cpp:44]   --->   Operation 35 'zext' 'tmp_4_i_i_cast' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.35ns)   --->   "%tmp_3 = add i11 %tmp_4_i_i_cast, %tmp_2" [../src/CNN_final.cpp:44]   --->   Operation 36 'add' 'tmp_3' <Predicate = (!tmp_2_i_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i11 %tmp_3 to i64" [../src/CNN_final.cpp:44]   --->   Operation 37 'sext' 'tmp_3_cast' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i18]* %in_image_V, i64 0, i64 %tmp_3_cast" [../src/CNN_final.cpp:44]   --->   Operation 38 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%means_V_addr = getelementptr [784 x i18]* %means_V, i64 0, i64 %tmp_3_cast" [../src/CNN_final.cpp:44]   --->   Operation 39 'getelementptr' 'means_V_addr' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.26ns)   --->   "%p_Val2_s = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 40 'load' 'p_Val2_s' <Predicate = (!tmp_2_i_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_3 : Operation 41 [2/2] (2.26ns)   --->   "%p_Val2_1 = load i18* %means_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 41 'load' 'p_Val2_1' <Predicate = (!tmp_2_i_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str131, i32 %tmp_3_i_i)" [../src/CNN_final.cpp:46]   --->   Operation 42 'specregionend' 'empty_20' <Predicate = (tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [../src/CNN_final.cpp:40]   --->   Operation 43 'br' <Predicate = (tmp_2_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 44 [1/2] (2.26ns)   --->   "%p_Val2_s = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 44 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Val2_s, i1 false)" [../src/CNN_final.cpp:44]   --->   Operation 45 'bitconcatenate' 'tmp_6_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (2.26ns)   --->   "%p_Val2_1 = load i18* %means_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 46 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_cast_i_i = sext i18 %p_Val2_1 to i19" [../src/CNN_final.cpp:44]   --->   Operation 47 'sext' 'tmp_7_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.37ns)   --->   "%p_Val2_2 = sub i19 %tmp_6_i_i, %tmp_7_cast_i_i" [../src/CNN_final.cpp:44]   --->   Operation 48 'sub' 'p_Val2_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i_i_19 = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %p_Val2_2, i32 1, i32 18)" [../src/CNN_final.cpp:44]   --->   Operation 49 'partselect' 'tmp_i_i_19' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str232) nounwind" [../src/CNN_final.cpp:43]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [784 x i18]* %out_image_V, i64 0, i64 %tmp_3_cast" [../src/CNN_final.cpp:44]   --->   Operation 51 'getelementptr' 'out_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.26ns)   --->   "store i18 %tmp_i_i_19, i18* %out_image_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [../src/CNN_final.cpp:42]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ means_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_bias_L1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L1_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 000000]
b_V_read            (read             ) [ 000000]
a_V_read            (read             ) [ 000000]
conv_bias_L1_V_read (read             ) [ 000000]
StgValue_10         (write            ) [ 000000]
empty_15            (specinterface    ) [ 000000]
StgValue_12         (write            ) [ 000000]
empty_16            (specinterface    ) [ 000000]
StgValue_14         (write            ) [ 000000]
StgValue_15         (br               ) [ 011111]
i_i_i               (phi              ) [ 001000]
tmp_i_i             (icmp             ) [ 001111]
empty_17            (speclooptripcount) [ 000000]
i                   (add              ) [ 011111]
StgValue_20         (br               ) [ 000000]
StgValue_21         (specloopname     ) [ 000000]
tmp_3_i_i           (specregionbegin  ) [ 000111]
tmp                 (bitconcatenate   ) [ 000000]
p_shl_cast          (zext             ) [ 000000]
tmp_1               (bitconcatenate   ) [ 000000]
p_shl1_cast         (zext             ) [ 000000]
tmp_2               (sub              ) [ 000111]
StgValue_28         (br               ) [ 001111]
StgValue_29         (ret              ) [ 000000]
j_i_i               (phi              ) [ 000100]
tmp_2_i_i           (icmp             ) [ 001111]
empty_18            (speclooptripcount) [ 000000]
j                   (add              ) [ 001111]
StgValue_34         (br               ) [ 000000]
tmp_4_i_i_cast      (zext             ) [ 000000]
tmp_3               (add              ) [ 000000]
tmp_3_cast          (sext             ) [ 000011]
in_image_V_addr     (getelementptr    ) [ 000010]
means_V_addr        (getelementptr    ) [ 000010]
empty_20            (specregionend    ) [ 000000]
StgValue_43         (br               ) [ 011111]
p_Val2_s            (load             ) [ 000000]
tmp_6_i_i           (bitconcatenate   ) [ 000000]
p_Val2_1            (load             ) [ 000000]
tmp_7_cast_i_i      (sext             ) [ 000000]
p_Val2_2            (sub              ) [ 000000]
tmp_i_i_19          (partselect       ) [ 000001]
StgValue_50         (specloopname     ) [ 000000]
out_image_V_addr    (getelementptr    ) [ 000000]
StgValue_52         (store            ) [ 000000]
StgValue_53         (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="means_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_bias_L1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_bias_L1_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L1_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_V_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="b_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="18" slack="0"/>
<pin id="79" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv_bias_L1_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="48" slack="0"/>
<pin id="90" dir="0" index="1" bw="48" slack="0"/>
<pin id="91" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L1_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_10_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="48" slack="0"/>
<pin id="97" dir="0" index="2" bw="48" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_12_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="18" slack="0"/>
<pin id="105" dir="0" index="2" bw="18" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_14_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="0"/>
<pin id="113" dir="0" index="2" bw="18" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_image_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="means_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="18" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="means_V_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="out_image_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="2"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="StgValue_52_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="18" slack="1"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_i_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_i_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="j_i_i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i_i (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_i_i_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i_i/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_i_i_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_shl_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_shl1_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_2_i_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_i/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_4_i_i_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i_cast/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="1"/>
<pin id="240" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_3_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_6_i_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="19" slack="0"/>
<pin id="250" dir="0" index="1" bw="18" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i_i/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_7_cast_i_i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast_i_i/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Val2_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="19" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="0"/>
<pin id="263" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_i_i_19_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="19" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_i_19/4 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_3_cast_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2"/>
<pin id="299" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="302" class="1005" name="in_image_V_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="means_V_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="1"/>
<pin id="309" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="means_V_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_i_i_19_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="18" slack="1"/>
<pin id="314" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="82" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="76" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="125" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="161" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="161" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="161" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="161" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="199" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="172" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="172" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="172" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="132" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="138" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="185" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="287"><net_src comp="215" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="295"><net_src comp="227" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="300"><net_src comp="242" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="305"><net_src comp="118" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="310"><net_src comp="125" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="315"><net_src comp="266" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_image_V | {}
	Port: out_image_V | {5 }
	Port: means_V | {}
	Port: conv_bias_L1_V_out | {1 }
	Port: a_V_out | {1 }
	Port: b_V_out | {1 }
 - Input state : 
	Port: zero_mean_1chan50 : in_image_V | {3 4 }
	Port: zero_mean_1chan50 : means_V | {3 4 }
	Port: zero_mean_1chan50 : conv_bias_L1_V | {1 }
	Port: zero_mean_1chan50 : a_V | {1 }
	Port: zero_mean_1chan50 : b_V | {1 }
  - Chain level:
	State 1
	State 2
		tmp_i_i : 1
		i : 1
		StgValue_20 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_1 : 1
		p_shl1_cast : 2
		tmp_2 : 3
	State 3
		tmp_2_i_i : 1
		j : 1
		StgValue_34 : 2
		tmp_4_i_i_cast : 1
		tmp_3 : 2
		tmp_3_cast : 3
		in_image_V_addr : 4
		means_V_addr : 4
		p_Val2_s : 5
		p_Val2_1 : 5
	State 4
		tmp_6_i_i : 1
		tmp_7_cast_i_i : 1
		p_Val2_2 : 2
		tmp_i_i_19 : 3
	State 5
		StgValue_52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_185            |    0    |    15   |
|    add   |            j_fu_227            |    0    |    15   |
|          |          tmp_3_fu_237          |    0    |    18   |
|----------|--------------------------------|---------|---------|
|    sub   |          tmp_2_fu_215          |    0    |    17   |
|          |         p_Val2_2_fu_260        |    0    |    26   |
|----------|--------------------------------|---------|---------|
|   icmp   |         tmp_i_i_fu_179         |    0    |    11   |
|          |        tmp_2_i_i_fu_221        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |       b_V_read_read_fu_76      |    0    |    0    |
|   read   |       a_V_read_read_fu_82      |    0    |    0    |
|          | conv_bias_L1_V_read_read_fu_88 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     StgValue_10_write_fu_94    |    0    |    0    |
|   write  |    StgValue_12_write_fu_102    |    0    |    0    |
|          |    StgValue_14_write_fu_110    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_191           |    0    |    0    |
|bitconcatenate|          tmp_1_fu_203          |    0    |    0    |
|          |        tmp_6_i_i_fu_248        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        p_shl_cast_fu_199       |    0    |    0    |
|   zext   |       p_shl1_cast_fu_211       |    0    |    0    |
|          |      tmp_4_i_i_cast_fu_233     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        tmp_3_cast_fu_242       |    0    |    0    |
|          |      tmp_7_cast_i_i_fu_256     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|        tmp_i_i_19_fu_266       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   113   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     i_i_i_reg_157     |    5   |
|       i_reg_279       |    5   |
|in_image_V_addr_reg_302|   10   |
|     j_i_i_reg_168     |    5   |
|       j_reg_292       |    5   |
|  means_V_addr_reg_307 |   10   |
|     tmp_2_reg_284     |   11   |
|   tmp_3_cast_reg_297  |   64   |
|   tmp_i_i_19_reg_312  |   18   |
+-----------------------+--------+
|         Total         |   133  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  1.744  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   133  |   131  |
+-----------+--------+--------+--------+
