<html><head><title>Icestorm: LDP (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple M1 Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

Firestorm: <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
Icestorm:  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch ld/st (58)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op ld/st (7d)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>2005</td><td>725</td><td>1021</td><td>1</td><td>1020</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>555</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7290</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>554</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>554</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>5314</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp w0, w1, [x6]
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0049</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50205</td><td>70153</td><td>40108</td><td>30107</td><td>10001</td><td>30130</td><td>10003</td><td>1855835</td><td>709975</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10016</td><td>1858930</td><td>711187</td><td>40151</td><td>30249</td><td>20035</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50205</td><td>70116</td><td>40111</td><td>30109</td><td>10002</td><td>30137</td><td>10003</td><td>1858559</td><td>711053</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70049</td><td>40103</td><td>30103</td><td>10000</td><td>30103</td><td>10003</td><td>1858532</td><td>711041</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0047</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>~map lookup fp/simd (81)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>? fp/simd (ee)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50025</td><td>70159</td><td>40018</td><td>30017</td><td>10001</td><td>30040</td><td>10028</td><td>1864273</td><td>714054</td><td>40105</td><td>30107</td><td>20061</td><td>73135</td><td>28916</td><td>7</td><td>35886</td><td>14403</td><td>11</td><td>47341</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30013</td><td>10000</td><td>1858797</td><td>711779</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70052</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10052</td><td>1867380</td><td>715336</td><td>40196</td><td>30175</td><td>20104</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1859057</td><td>712019</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1859003</td><td>711998</td><td>40010</td><td>30020</td><td>20000</td><td>60324</td><td>20104</td><td>0</td><td>30040</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1858949</td><td>711975</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1858949</td><td>711975</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70127</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10003</td><td>1859562</td><td>712236</td><td>40016</td><td>30032</td><td>20008</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1858949</td><td>711975</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1858949</td><td>711975</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>0</td><td>30003</td><td>10000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp w0, w1, [x6]
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0040</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50206</td><td>70325</td><td>40116</td><td>30113</td><td>10003</td><td>30164</td><td>10003</td><td>1857703</td><td>710734</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30003</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50206</td><td>70120</td><td>40110</td><td>30108</td><td>10002</td><td>30135</td><td>10003</td><td>1858478</td><td>711028</td><td>40106</td><td>30212</td><td>20008</td><td>60298</td><td>20034</td><td>30009</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1858343</td><td>710971</td><td>40106</td><td>30212</td><td>20008</td><td>60224</td><td>20008</td><td>30002</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0040</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50025</td><td>70151</td><td>40018</td><td>30017</td><td>10001</td><td>30040</td><td>10003</td><td>1859635</td><td>712138</td><td>40016</td><td>30032</td><td>20008</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70042</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1858814</td><td>711925</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70042</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1858814</td><td>711925</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70042</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1858814</td><td>711925</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70042</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10012</td><td>1858782</td><td>711953</td><td>40054</td><td>30059</td><td>20026</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70042</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1858814</td><td>711925</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70042</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10015</td><td>1861533</td><td>713019</td><td>40060</td><td>30070</td><td>20034</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70176</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1859300</td><td>712123</td><td>40010</td><td>30020</td><td>20000</td><td>60044</td><td>20008</td><td>30003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70040</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1858760</td><td>711905</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70040</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1858760</td><td>711905</td><td>40010</td><td>30020</td><td>20000</td><td>60020</td><td>20000</td><td>30002</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp w0, w1, [x6]
  ldp w0, w1, [x6]
  ldp w0, w1, [x6]
  ldp w0, w1, [x6]
  ldp w0, w1, [x6]
  ldp w0, w1, [x6]
  ldp w0, w1, [x6]
  ldp w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5012</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160205</td><td>40257</td><td>80129</td><td>101</td><td>80028</td><td>100</td><td>80012</td><td>300</td><td>244350</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40103</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>271934</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40098</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>244224</td><td>80112</td><td>200</td><td>160024</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5006</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160025</td><td>40500</td><td>80044</td><td>11</td><td>80033</td><td>10</td><td>80012</td><td>30</td><td>241104</td><td>80022</td><td>20</td><td>160024</td><td>20</td><td>160112</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40071</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80012</td><td>30</td><td>240844</td><td>80022</td><td>20</td><td>160024</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>40048</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>384164</td><td>80010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>80010</td></tr></table></div></div></div></div></body></html>