From 7be685fb2c088852a032bd5582ceaf008c98ef99 Mon Sep 17 00:00:00 2001
From: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Date: Thu, 12 Nov 2020 14:37:34 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3568: modify sata0-sata2 registers
 address

Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I4d704200ef596118a308e03542dae089a3d43dfa
---
 arch/arm64/boot/dts/rockchip/rk3568.dtsi | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 599fc6d77383..c90f8c2423c8 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -177,7 +177,7 @@
 
 	sata0: sata@fc000000 {
 		compatible = "snps,dwc-ahci";
-		reg = <0 0xfc300000 0 0x1000>;
+		reg = <0 0xfc000000 0 0x1000>;
 		clocks = <&cru ACLK_SATA0>, <&cru CLK_SATA0_PMALIVE>,
 			 <&cru CLK_SATA0_RXOOB>;
 		clock-names = "sata", "pmalive", "rxoob";
@@ -192,7 +192,7 @@
 
 	sata1: sata@fc400000 {
 		compatible = "snps,dwc-ahci";
-		reg = <0 0xfc340000 0 0x1000>;
+		reg = <0 0xfc400000 0 0x1000>;
 		clocks = <&cru ACLK_SATA1>, <&cru CLK_SATA1_PMALIVE>,
 			 <&cru CLK_SATA1_RXOOB>;
 		clock-names = "sata", "pmalive", "rxoob";
@@ -207,7 +207,7 @@
 
 	sata2: sata@fc800000 {
 		compatible = "snps,dwc-ahci";
-		reg = <0 0xfc380000 0 0x1000>;
+		reg = <0 0xfc800000 0 0x1000>;
 		clocks = <&cru ACLK_SATA2>, <&cru CLK_SATA2_PMALIVE>,
 			 <&cru CLK_SATA2_RXOOB>;
 		clock-names = "sata", "pmalive", "rxoob";
-- 
2.35.3

