Timing Analyzer report for TestIOP16B
Tue Jul 06 11:42:34 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.4%      ;
;     Processors 3-4         ;   1.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.57 MHz ; 88.57 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; i_clk ; -10.291 ; -1267.295         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -256.017                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.291 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 11.290     ;
; -10.173 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 11.172     ;
; -10.024 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.992     ;
; -10.020 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 11.036     ;
; -9.923  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.901     ;
; -9.889  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.905     ;
; -9.797  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.765     ;
; -9.758  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.736     ;
; -9.721  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.737     ;
; -9.703  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 10.666     ;
; -9.700  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.699     ;
; -9.671  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.649     ;
; -9.629  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.597     ;
; -9.628  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.596     ;
; -9.621  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.589     ;
; -9.613  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.591     ;
; -9.596  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.612     ;
; -9.596  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.574     ;
; -9.587  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.598     ;
; -9.582  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.593     ;
; -9.580  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.548     ;
; -9.571  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.587     ;
; -9.570  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.569     ;
; -9.568  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.567     ;
; -9.557  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.573     ;
; -9.546  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.557     ;
; -9.538  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.537     ;
; -9.533  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.501     ;
; -9.530  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 10.492     ;
; -9.516  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.484     ;
; -9.485  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.453     ;
; -9.485  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.496     ;
; -9.478  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.456     ;
; -9.442  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.458     ;
; -9.421  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.946      ;
; -9.418  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.417     ;
; -9.417  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[4]           ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 10.420     ;
; -9.386  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 10.360     ;
; -9.380  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.382     ;
; -9.375  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.386     ;
; -9.373  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 10.374     ;
; -9.366  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.334     ;
; -9.349  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.327     ;
; -9.347  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.011      ; 10.359     ;
; -9.328  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.327     ;
; -9.320  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.331     ;
; -9.316  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 10.351     ;
; -9.308  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.324     ;
; -9.307  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.318     ;
; -9.267  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 10.230     ;
; -9.262  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 10.230     ;
; -9.233  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.244     ;
; -9.229  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 10.230     ;
; -9.223  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.006      ; 10.230     ;
; -9.221  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.223     ;
; -9.180  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 10.172     ;
; -9.157  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 10.162     ;
; -9.151  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 10.147     ;
; -9.147  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 10.140     ;
; -9.112  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.637      ;
; -9.006  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.531      ;
; -8.933  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.929      ;
; -8.924  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.449      ;
; -8.904  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[0]           ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.907      ;
; -8.873  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 9.836      ;
; -8.871  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 9.834      ;
; -8.830  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[2]           ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.833      ;
; -8.829  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[3]           ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.832      ;
; -8.825  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[4]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.347      ;
; -8.810  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 9.815      ;
; -8.788  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.472     ; 9.317      ;
; -8.784  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[6]           ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.787      ;
; -8.764  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.760      ;
; -8.753  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 9.758      ;
; -8.729  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 9.253      ;
; -8.689  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[3]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.211      ;
; -8.670  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_Sec               ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.190      ;
; -8.667  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.663      ;
; -8.665  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[4]       ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.185      ;
; -8.665  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[0]       ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.185      ;
; -8.665  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[1]       ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.185      ;
; -8.665  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[2]       ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.185      ;
; -8.665  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[3]       ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.185      ;
; -8.665  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[5]       ; i_clk        ; i_clk       ; 1.000        ; -0.481     ; 9.185      ;
; -8.655  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.472     ; 9.184      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.650  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.607      ;
; -8.631  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[2]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.153      ;
; -8.631  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[0]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.153      ;
; -8.631  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.153      ;
; -8.631  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[5]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.153      ;
; -8.631  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[7]            ; i_clk        ; i_clk       ; 1.000        ; -0.479     ; 9.153      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|clockRunning                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|secTick                  ; TimerUnit:timerUnit|secTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; TimerUnit:timerUnit|w_countSecs[7]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.802      ;
; 0.517 ; TimerUnit:timerUnit|w_countuSecs[9]          ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.809      ;
; 0.524 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.816      ;
; 0.674 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.966      ;
; 0.745 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.062      ;
; 0.752 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.062      ;
; 0.753 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.063      ;
; 0.755 ; TimerUnit:timerUnit|w_countmSecs[2]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.065      ;
; 0.755 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.065      ;
; 0.755 ; TimerUnit:timerUnit|w_countmSecs[6]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.065      ;
; 0.756 ; TimerUnit:timerUnit|w_countmSecs[4]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.066      ;
; 0.758 ; TimerUnit:timerUnit|w_countmSecs[8]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.068      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; TimerUnit:timerUnit|w_countuSecs[7]          ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.771 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; TimerUnit:timerUnit|w_countuSecs[3]          ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.063      ;
; 0.773 ; TimerUnit:timerUnit|w_countuSecs[8]          ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; TimerUnit:timerUnit|w_countuSecs[1]          ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; TimerUnit:timerUnit|w_countuSecs[2]          ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; TimerUnit:timerUnit|w_countuSecs[5]          ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; TimerUnit:timerUnit|w_countuSecs[4]          ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; TimerUnit:timerUnit|w_countuSecs[6]          ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.067      ;
; 0.777 ; TimerUnit:timerUnit|w_countmSecs[0]          ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.087      ;
; 0.782 ; TimerUnit:timerUnit|w_countuSecs[0]          ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.074      ;
; 0.867 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.159      ;
; 0.867 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.159      ;
; 0.867 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.159      ;
; 0.867 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.159      ;
; 0.867 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.159      ;
; 0.867 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.159      ;
; 0.873 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.165      ;
; 0.952 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|secTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.243      ;
; 0.960 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.005      ; 1.219      ;
; 0.973 ; TimerUnit:timerUnit|w_countmSecs[9]          ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.283      ;
; 1.049 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.341      ;
; 1.067 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.359      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.106 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.416      ;
; 1.107 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.417      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.418      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.419      ;
; 1.109 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 94.06 MHz ; 94.06 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.631 ; -1165.855         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -256.017                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.631 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 10.664     ;
; -9.481 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 10.514     ;
; -9.385 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 10.383     ;
; -9.345 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 10.388     ;
; -9.285 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 10.286     ;
; -9.247 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 10.290     ;
; -9.165 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 10.163     ;
; -9.086 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 10.087     ;
; -9.044 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 10.087     ;
; -9.024 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 10.012     ;
; -9.019 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 10.052     ;
; -9.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 10.001     ;
; -8.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.992      ;
; -8.989 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.980      ;
; -8.973 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 9.974      ;
; -8.966 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.957      ;
; -8.950 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 9.951      ;
; -8.945 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.982      ;
; -8.936 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.934      ;
; -8.931 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.974      ;
; -8.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.970      ;
; -8.924 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.961      ;
; -8.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.914      ;
; -8.915 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.952      ;
; -8.913 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 9.946      ;
; -8.907 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.950      ;
; -8.887 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 9.920      ;
; -8.884 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 9.917      ;
; -8.872 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.909      ;
; -8.855 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.853      ;
; -8.850 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 9.851      ;
; -8.847 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.838      ;
; -8.844 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.842      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.853      ;
; -8.802 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[4]           ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.830      ;
; -8.779 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 9.812      ;
; -8.754 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.791      ;
; -8.747 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.738      ;
; -8.736 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.765      ;
; -8.733 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.420     ; 9.315      ;
; -8.733 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.730      ;
; -8.728 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.758      ;
; -8.703 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 9.704      ;
; -8.698 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.735      ;
; -8.693 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.060      ; 9.755      ;
; -8.690 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 9.729      ;
; -8.672 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 9.705      ;
; -8.663 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.700      ;
; -8.658 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.701      ;
; -8.654 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.642      ;
; -8.629 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.627      ;
; -8.618 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.647      ;
; -8.608 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.645      ;
; -8.589 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 9.628      ;
; -8.579 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.611      ;
; -8.562 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[4]           ; i_clk        ; i_clk       ; 1.000        ; 0.024      ; 9.588      ;
; -8.525 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.559      ;
; -8.515 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.543      ;
; -8.504 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.420     ; 9.086      ;
; -8.422 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.452      ;
; -8.371 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.420     ; 8.953      ;
; -8.314 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 9.301      ;
; -8.276 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.420     ; 8.858      ;
; -8.275 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 9.262      ;
; -8.269 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[3]           ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.297      ;
; -8.265 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[0]           ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.293      ;
; -8.233 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[2]           ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.261      ;
; -8.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[4]            ; i_clk        ; i_clk       ; 1.000        ; -0.423     ; 8.804      ;
; -8.202 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.232      ;
; -8.201 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[6]           ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.229      ;
; -8.190 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.224      ;
; -8.176 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.416     ; 8.762      ;
; -8.117 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.151      ;
; -8.115 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.421     ; 8.696      ;
; -8.114 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[3]            ; i_clk        ; i_clk       ; 1.000        ; -0.423     ; 8.693      ;
; -8.055 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.416     ; 8.641      ;
; -8.046 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.076      ;
; -7.988 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.018      ;
; -7.983 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.416     ; 8.569      ;
; -7.953 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[6]           ; i_clk        ; i_clk       ; 1.000        ; 0.024      ; 8.979      ;
; -7.906 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[2]            ; i_clk        ; i_clk       ; 1.000        ; -0.423     ; 8.485      ;
; -7.871 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_Sec               ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.448      ;
; -7.869 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 8.899      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.851      ;
; -7.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[4]       ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.417      ;
; -7.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[0]       ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.417      ;
; -7.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[1]       ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.417      ;
; -7.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[2]       ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.417      ;
; -7.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[3]       ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.417      ;
; -7.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[5]       ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.417      ;
; -7.835 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 8.865      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|clockRunning                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|secTick                  ; TimerUnit:timerUnit|secTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.684      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; TimerUnit:timerUnit|w_countSecs[7]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.724      ;
; 0.472 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.739      ;
; 0.477 ; TimerUnit:timerUnit|w_countuSecs[9]          ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.743      ;
; 0.480 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.746      ;
; 0.483 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.750      ;
; 0.633 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.898      ;
; 0.692 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.958      ;
; 0.694 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.980      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.981      ;
; 0.698 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.982      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; TimerUnit:timerUnit|w_countmSecs[2]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.985      ;
; 0.701 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.985      ;
; 0.701 ; TimerUnit:timerUnit|w_countmSecs[6]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.985      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; TimerUnit:timerUnit|w_countmSecs[4]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.986      ;
; 0.703 ; TimerUnit:timerUnit|w_countmSecs[8]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.987      ;
; 0.708 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; TimerUnit:timerUnit|w_countuSecs[7]          ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.977      ;
; 0.717 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; TimerUnit:timerUnit|w_countuSecs[8]          ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; TimerUnit:timerUnit|w_countuSecs[2]          ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; TimerUnit:timerUnit|w_countuSecs[3]          ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; TimerUnit:timerUnit|w_countuSecs[1]          ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; TimerUnit:timerUnit|w_countuSecs[5]          ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.722 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.988      ;
; 0.722 ; TimerUnit:timerUnit|w_countuSecs[4]          ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.988      ;
; 0.722 ; TimerUnit:timerUnit|w_countuSecs[6]          ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.988      ;
; 0.724 ; TimerUnit:timerUnit|w_countmSecs[0]          ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.008      ;
; 0.725 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.991      ;
; 0.730 ; TimerUnit:timerUnit|w_countuSecs[0]          ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.996      ;
; 0.801 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.067      ;
; 0.824 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.091      ;
; 0.824 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.091      ;
; 0.824 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.091      ;
; 0.824 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.091      ;
; 0.824 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.091      ;
; 0.824 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.091      ;
; 0.857 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|secTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.122      ;
; 0.904 ; TimerUnit:timerUnit|w_countmSecs[9]          ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.188      ;
; 0.908 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.028     ; 1.110      ;
; 0.948 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.215      ;
; 0.962 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.228      ;
; 1.014 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.302      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.693 ; -429.156          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -222.822                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.693 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.652      ;
; -3.636 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.595      ;
; -3.587 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.534      ;
; -3.568 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.533      ;
; -3.538 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.488      ;
; -3.528 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.493      ;
; -3.475 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.425      ;
; -3.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.419      ;
; -3.461 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.426      ;
; -3.456 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.406      ;
; -3.453 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.418      ;
; -3.450 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.409      ;
; -3.423 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.366      ;
; -3.422 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.363      ;
; -3.420 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.370      ;
; -3.417 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.360      ;
; -3.409 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.368      ;
; -3.409 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.356      ;
; -3.407 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.366      ;
; -3.406 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.365      ;
; -3.400 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.365      ;
; -3.384 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.331      ;
; -3.382 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.341      ;
; -3.382 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.341      ;
; -3.378 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.325      ;
; -3.374 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.317      ;
; -3.373 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.320      ;
; -3.370 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.320      ;
; -3.363 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.307      ;
; -3.357 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.316      ;
; -3.354 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.319      ;
; -3.353 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.312      ;
; -3.346 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.292      ;
; -3.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.299      ;
; -3.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.294      ;
; -3.337 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.292      ;
; -3.331 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.291      ;
; -3.314 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 4.079      ;
; -3.300 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.243      ;
; -3.293 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.252      ;
; -3.292 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.251      ;
; -3.284 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.239      ;
; -3.282 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.232      ;
; -3.281 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.240      ;
; -3.277 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.242      ;
; -3.271 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.230      ;
; -3.269 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.234      ;
; -3.265 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.206      ;
; -3.264 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.214      ;
; -3.259 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.218      ;
; -3.259 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.218      ;
; -3.249 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.196      ;
; -3.246 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.211      ;
; -3.242 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.194      ;
; -3.236 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 4.197      ;
; -3.228 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.182      ;
; -3.184 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.137      ;
; -3.181 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.946      ;
; -3.164 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.123      ;
; -3.154 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.109      ;
; -3.141 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.906      ;
; -3.114 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.879      ;
; -3.110 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[4]            ; i_clk        ; i_clk       ; 1.000        ; -0.225     ; 3.872      ;
; -3.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 4.040      ;
; -3.089 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.044      ;
; -3.083 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.038      ;
; -3.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 4.018      ;
; -3.076 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.031      ;
; -3.059 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.014      ;
; -3.045 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|usecValue[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.000      ;
; -3.035 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.994      ;
; -3.035 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.994      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.787      ;
; -3.019 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.788      ;
; -3.001 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[3]            ; i_clk        ; i_clk       ; 1.000        ; -0.225     ; 3.763      ;
; -2.963 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.732      ;
; -2.960 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.912      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.894      ;
; -2.957 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|msecValue[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.909      ;
; -2.954 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|secValue[2]            ; i_clk        ; i_clk       ; 1.000        ; -0.225     ; 3.716      ;
; -2.948 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_Sec               ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.708      ;
; -2.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[4]       ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.707      ;
; -2.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[0]       ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.707      ;
; -2.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[1]       ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.707      ;
; -2.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[2]       ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.707      ;
; -2.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[3]       ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.707      ;
; -2.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[5]       ; i_clk        ; i_clk       ; 1.000        ; -0.227     ; 3.707      ;
; -2.946 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.715      ;
; -2.931 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.692      ;
; -2.931 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.692      ;
; -2.931 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.692      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|clockRunning                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|secTick                  ; TimerUnit:timerUnit|secTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; TimerUnit:timerUnit|w_countSecs[7]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.208 ; TimerUnit:timerUnit|w_countuSecs[9]          ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.328      ;
; 0.212 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.332      ;
; 0.262 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.381      ;
; 0.297 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.429      ;
; 0.302 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; TimerUnit:timerUnit|w_countmSecs[8]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; TimerUnit:timerUnit|w_countmSecs[2]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; TimerUnit:timerUnit|w_countmSecs[6]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; TimerUnit:timerUnit|w_countmSecs[4]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; TimerUnit:timerUnit|w_countuSecs[7]          ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; TimerUnit:timerUnit|w_countuSecs[2]          ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TimerUnit:timerUnit|w_countuSecs[3]          ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TimerUnit:timerUnit|w_countuSecs[5]          ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[8]          ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[1]          ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; TimerUnit:timerUnit|w_countuSecs[4]          ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; TimerUnit:timerUnit|w_countuSecs[6]          ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; TimerUnit:timerUnit|w_countmSecs[0]          ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.440      ;
; 0.315 ; TimerUnit:timerUnit|w_countuSecs[0]          ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.435      ;
; 0.337 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.354 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.490      ;
; 0.369 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.489      ;
; 0.369 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|secTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.489      ;
; 0.384 ; TimerUnit:timerUnit|w_countmSecs[9]          ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.511      ;
; 0.425 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.545      ;
; 0.436 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.572      ;
; 0.437 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.557      ;
; 0.446 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.584      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.578      ;
; 0.452 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.579      ;
; 0.453 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.580      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.590 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.291   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -10.291   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -1267.295 ; 0.0   ; 0.0      ; 0.0     ; -256.017            ;
;  i_clk           ; -1267.295 ; 0.000 ; N/A      ; N/A     ; -256.017            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 10164    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 10164    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 06 11:42:30 2021
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.291           -1267.295 i_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -256.017 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.631           -1165.855 i_clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -256.017 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.693            -429.156 i_clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -222.822 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.590 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4771 megabytes
    Info: Processing ended: Tue Jul 06 11:42:34 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


