// Seed: 617081532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_1[1] = id_4 ? 1 : 1 + 1 ? id_3 : (id_3);
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
