m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/8_divider_six/quartus_prj/simulation/modelsim
T_opt
!s110 1672148845
V8MnFYJ7INZk@5=X1IY37B3
04 14 4 work tb_divider_six fast 0
=3-f80dac57e236-63aaf76d-13-2f54
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
R0
vdivider_six
!s110 1672148649
!i10b 1
!s100 eHijdGG0hWW^0TI6UhSKm2
IO6:eeRO=hC==i0h>Wji`b0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1672147387
8D:/FPGA/FPGA_text/8_divider_six/rtl/divider_six.v
FD:/FPGA/FPGA_text/8_divider_six/rtl/divider_six.v
L0 1
Z3 OL;L;10.5;63
r1
!s85 0
31
!s108 1672148649.000000
!s107 D:/FPGA/FPGA_text/8_divider_six/rtl/divider_six.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/8_divider_six/rtl|D:/FPGA/FPGA_text/8_divider_six/rtl/divider_six.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/8_divider_six/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_divider_six
!s110 1672148851
!i10b 1
!s100 60`]Uo07nz7PSZlQ8zUR;2
IRGHeQ>gYXXc;<l8CjI4De2
R2
R0
w1672148621
8D:/FPGA/FPGA_text/8_divider_six/sim/tb_divider_six.v
FD:/FPGA/FPGA_text/8_divider_six/sim/tb_divider_six.v
L0 2
R3
r1
!s85 0
31
!s108 1672148851.000000
!s107 D:/FPGA/FPGA_text/8_divider_six/sim/tb_divider_six.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/8_divider_six/quartus_prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/FPGA/FPGA_text/8_divider_six/sim/tb_divider_six.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/8_divider_six/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
