<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4865" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4865{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4865{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4865{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4865{left:70px;bottom:921px;letter-spacing:0.13px;}
#t5_4865{left:152px;bottom:921px;letter-spacing:0.15px;}
#t6_4865{left:152px;bottom:899px;letter-spacing:0.15px;}
#t7_4865{left:70px;bottom:875px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t8_4865{left:235px;bottom:882px;}
#t9_4865{left:250px;bottom:875px;letter-spacing:-0.28px;}
#ta_4865{left:284px;bottom:882px;}
#tb_4865{left:299px;bottom:875px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tc_4865{left:70px;bottom:859px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#td_4865{left:190px;bottom:979px;letter-spacing:-0.14px;}
#te_4865{left:529px;bottom:979px;letter-spacing:-0.14px;}
#tf_4865{left:70px;bottom:814px;letter-spacing:0.12px;word-spacing:-0.35px;}
#tg_4865{left:155px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.35px;}
#th_4865{left:265px;bottom:796px;letter-spacing:0.14px;word-spacing:-0.03px;}
#ti_4865{left:101px;bottom:773px;letter-spacing:-0.12px;}
#tj_4865{left:102px;bottom:756px;letter-spacing:-0.14px;}
#tk_4865{left:226px;bottom:756px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tl_4865{left:458px;bottom:756px;letter-spacing:-0.15px;}
#tm_4865{left:642px;bottom:756px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tn_4865{left:88px;bottom:732px;letter-spacing:-0.17px;}
#to_4865{left:144px;bottom:732px;letter-spacing:-0.16px;}
#tp_4865{left:82px;bottom:707px;letter-spacing:-0.16px;}
#tq_4865{left:139px;bottom:707px;letter-spacing:-0.16px;}
#tr_4865{left:190px;bottom:707px;letter-spacing:-0.15px;}
#ts_4865{left:436px;bottom:707px;letter-spacing:-0.13px;}
#tt_4865{left:529px;bottom:707px;letter-spacing:-0.12px;}
#tu_4865{left:190px;bottom:683px;letter-spacing:-0.14px;}
#tv_4865{left:529px;bottom:683px;letter-spacing:-0.12px;}
#tw_4865{left:190px;bottom:658px;letter-spacing:-0.13px;}
#tx_4865{left:530px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#ty_4865{left:529px;bottom:642px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tz_4865{left:529px;bottom:625px;letter-spacing:-0.11px;}
#t10_4865{left:82px;bottom:600px;letter-spacing:-0.17px;}
#t11_4865{left:139px;bottom:600px;letter-spacing:-0.17px;}
#t12_4865{left:190px;bottom:600px;letter-spacing:-0.15px;}
#t13_4865{left:436px;bottom:600px;letter-spacing:-0.14px;}
#t14_4865{left:529px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4865{left:529px;bottom:584px;letter-spacing:-0.12px;}
#t16_4865{left:529px;bottom:567px;letter-spacing:-0.1px;}
#t17_4865{left:190px;bottom:542px;letter-spacing:-0.13px;}
#t18_4865{left:530px;bottom:542px;letter-spacing:-0.15px;}
#t19_4865{left:529px;bottom:521px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t1a_4865{left:529px;bottom:504px;letter-spacing:-0.12px;}
#t1b_4865{left:190px;bottom:480px;letter-spacing:-0.19px;}
#t1c_4865{left:529px;bottom:480px;letter-spacing:-0.14px;}
#t1d_4865{left:529px;bottom:458px;letter-spacing:-0.12px;}
#t1e_4865{left:190px;bottom:434px;letter-spacing:-0.2px;}
#t1f_4865{left:529px;bottom:434px;letter-spacing:-0.14px;}
#t1g_4865{left:190px;bottom:409px;letter-spacing:-0.14px;}
#t1h_4865{left:529px;bottom:409px;letter-spacing:-0.14px;}
#t1i_4865{left:529px;bottom:388px;letter-spacing:-0.12px;}
#t1j_4865{left:529px;bottom:371px;letter-spacing:-0.12px;}
#t1k_4865{left:529px;bottom:350px;letter-spacing:-0.12px;}
#t1l_4865{left:190px;bottom:325px;letter-spacing:-0.14px;}
#t1m_4865{left:529px;bottom:325px;letter-spacing:-0.14px;}
#t1n_4865{left:190px;bottom:301px;letter-spacing:-0.16px;}
#t1o_4865{left:530px;bottom:301px;letter-spacing:-0.15px;}
#t1p_4865{left:529px;bottom:279px;letter-spacing:-0.11px;}
#t1q_4865{left:529px;bottom:263px;letter-spacing:-0.11px;}
#t1r_4865{left:82px;bottom:238px;letter-spacing:-0.17px;}
#t1s_4865{left:139px;bottom:238px;letter-spacing:-0.17px;}
#t1t_4865{left:190px;bottom:238px;letter-spacing:-0.15px;}
#t1u_4865{left:436px;bottom:238px;letter-spacing:-0.16px;}
#t1v_4865{left:529px;bottom:238px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4865{left:529px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1x_4865{left:190px;bottom:192px;letter-spacing:-0.14px;}
#t1y_4865{left:529px;bottom:192px;letter-spacing:-0.11px;}
#t1z_4865{left:529px;bottom:176px;letter-spacing:-0.12px;}
#t20_4865{left:529px;bottom:159px;letter-spacing:-0.12px;}
#t21_4865{left:190px;bottom:134px;letter-spacing:-0.14px;}
#t22_4865{left:529px;bottom:134px;letter-spacing:-0.14px;}
#t23_4865{left:123px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t24_4865{left:209px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_4865{left:273px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t26_4865{left:596px;bottom:1068px;letter-spacing:0.11px;}
#t27_4865{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t28_4865{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t29_4865{left:226px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2a_4865{left:245px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2b_4865{left:458px;bottom:1028px;letter-spacing:-0.16px;}
#t2c_4865{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2d_4865{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2e_4865{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4865{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4865{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4865{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4865{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4865{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4865{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4865{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4865{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4865" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4865Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4865" style="-webkit-user-select: none;"><object width="935" height="1210" data="4865/4865.svg" type="image/svg+xml" id="pdf4865" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4865" class="t s1_4865">Vol. 4 </span><span id="t2_4865" class="t s1_4865">2-343 </span>
<span id="t3_4865" class="t s2_4865">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4865" class="t s3_4865">2.17.7 </span><span id="t5_4865" class="t s3_4865">MSRs Specific to 3rd Generation Intel® Xeon® Scalable Processor Family Based on Ice </span>
<span id="t6_4865" class="t s3_4865">Lake Microarchitecture </span>
<span id="t7_4865" class="t s4_4865">The 3rd generation Intel </span>
<span id="t8_4865" class="t s5_4865">® </span>
<span id="t9_4865" class="t s4_4865">Xeon </span>
<span id="ta_4865" class="t s5_4865">® </span>
<span id="tb_4865" class="t s4_4865">Scalable Processor Family based on Ice Lake microarchitecture (CPUID Signature </span>
<span id="tc_4865" class="t s4_4865">DisplayFamily_DisplayModel value of 06_6AH or 06_6CH) support the MSRs listed in Table 2-51. </span>
<span id="td_4865" class="t s6_4865">63:20 </span><span id="te_4865" class="t s6_4865">Reserved </span>
<span id="tf_4865" class="t s7_4865">Table 2-51. </span><span id="tg_4865" class="t s7_4865">MSRs Supported by the 3rd Generation Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="th_4865" class="t s7_4865">DisplayFamily_DisplayModel Value of 06_6AH or 06_6CH </span>
<span id="ti_4865" class="t s8_4865">Register </span>
<span id="tj_4865" class="t s8_4865">Address </span><span id="tk_4865" class="t s8_4865">Register Name / Bit Fields </span><span id="tl_4865" class="t s8_4865">Scope </span><span id="tm_4865" class="t s8_4865">Bit Description </span>
<span id="tn_4865" class="t s8_4865">Hex </span><span id="to_4865" class="t s8_4865">Dec </span>
<span id="tp_4865" class="t s6_4865">612H </span><span id="tq_4865" class="t s6_4865">1554 </span><span id="tr_4865" class="t s6_4865">MSR_PACKAGE_ENERGY_TIME_STATUS </span><span id="ts_4865" class="t s6_4865">Package </span><span id="tt_4865" class="t s6_4865">Package energy consumed by the entire CPU (R/W) </span>
<span id="tu_4865" class="t s6_4865">31:0 </span><span id="tv_4865" class="t s6_4865">Total amount of energy consumed since last reset. </span>
<span id="tw_4865" class="t s6_4865">63:32 </span><span id="tx_4865" class="t s6_4865">Total time elapsed when the energy was last updated. </span>
<span id="ty_4865" class="t s6_4865">This is a monotonic increment counter with auto wrap </span>
<span id="tz_4865" class="t s6_4865">back to zero after overflow. Unit is 10ns. </span>
<span id="t10_4865" class="t s6_4865">618H </span><span id="t11_4865" class="t s6_4865">1560 </span><span id="t12_4865" class="t s6_4865">MSR_DRAM_POWER_LIMIT </span><span id="t13_4865" class="t s6_4865">Package </span><span id="t14_4865" class="t s6_4865">Allows software to set power limits for the DRAM </span>
<span id="t15_4865" class="t s6_4865">domain and measurement attributes associated with </span>
<span id="t16_4865" class="t s6_4865">each limit. </span>
<span id="t17_4865" class="t s6_4865">14:0 </span><span id="t18_4865" class="t s6_4865">DRAM_PP_PWR_LIM: </span>
<span id="t19_4865" class="t s6_4865">Power Limit[0] for DDR domain. Units = Watts, Format </span>
<span id="t1a_4865" class="t s6_4865">= 11.3, Resolution = 0.125W, Range = 0-2047.875W. </span>
<span id="t1b_4865" class="t s6_4865">15 </span><span id="t1c_4865" class="t s6_4865">PWR_LIM_CTRL_EN: </span>
<span id="t1d_4865" class="t s6_4865">Power Limit[0] enable bit for DDR domain. </span>
<span id="t1e_4865" class="t s6_4865">16 </span><span id="t1f_4865" class="t s6_4865">Reserved </span>
<span id="t1g_4865" class="t s6_4865">23:17 </span><span id="t1h_4865" class="t s6_4865">CTRL_TIME_WIN: </span>
<span id="t1i_4865" class="t s6_4865">Power Limit[0] time window Y value, for DDR domain. </span>
<span id="t1j_4865" class="t s6_4865">Actual time_window for RAPL is: </span>
<span id="t1k_4865" class="t s6_4865">(1/1024 seconds) * (1+(x/4)) * (2^y) </span>
<span id="t1l_4865" class="t s6_4865">62:24 </span><span id="t1m_4865" class="t s6_4865">Reserved </span>
<span id="t1n_4865" class="t s6_4865">63 </span><span id="t1o_4865" class="t s6_4865">PP_PWR_LIM_LOCK: </span>
<span id="t1p_4865" class="t s6_4865">When set, this entire register becomes read-only. This </span>
<span id="t1q_4865" class="t s6_4865">bit will typically be set by BIOS during boot. </span>
<span id="t1r_4865" class="t s6_4865">619H </span><span id="t1s_4865" class="t s6_4865">1561 </span><span id="t1t_4865" class="t s6_4865">MSR_DRAM_ENERGY_STATUS </span><span id="t1u_4865" class="t s6_4865">Package </span><span id="t1v_4865" class="t s6_4865">DRAM Energy Status (R/O) </span>
<span id="t1w_4865" class="t s6_4865">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1x_4865" class="t s6_4865">31:0 </span><span id="t1y_4865" class="t s6_4865">Energy in 15.3 micro-joules. Requires BIOS </span>
<span id="t1z_4865" class="t s6_4865">configuration to enable DRAM RAPL mode 0 (Direct </span>
<span id="t20_4865" class="t s6_4865">VR). </span>
<span id="t21_4865" class="t s6_4865">63:32 </span><span id="t22_4865" class="t s6_4865">Reserved </span>
<span id="t23_4865" class="t s7_4865">Table 2-50. </span><span id="t24_4865" class="t s7_4865">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t25_4865" class="t s7_4865">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t26_4865" class="t s7_4865">(Contd.) </span>
<span id="t27_4865" class="t s8_4865">Register </span>
<span id="t28_4865" class="t s8_4865">Address </span><span id="t29_4865" class="t s8_4865">Register Name / Bit Fields </span>
<span id="t2a_4865" class="t s8_4865">(Former MSR Name) </span>
<span id="t2b_4865" class="t s8_4865">Scope </span><span id="t2c_4865" class="t s8_4865">Bit Description </span>
<span id="t2d_4865" class="t s8_4865">Hex </span><span id="t2e_4865" class="t s8_4865">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
