# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do regrun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:20 on Jun 06,2018
# vlog -reportprogress 300 ./RegegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_testbench
# 
# Top level modules:
# 	RegisterFile_testbench
# End time: 15:47:20 on Jun 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:20 on Jun 06,2018
# vlog -reportprogress 300 ./GenericDecoder2.v 
# -- Compiling module GenericDecoder
# 
# Top level modules:
# 	GenericDecoder
# End time: 15:47:20 on Jun 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:20 on Jun 06,2018
# vlog -reportprogress 300 ./RegisterDualOE.v 
# -- Compiling module RegisterDualOE
# 
# Top level modules:
# 	RegisterDualOE
# End time: 15:47:20 on Jun 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work RegisterFile_testbench 
# Start time: 15:47:20 on Jun 06,2018
# Loading sv_std.std
# Loading work.RegisterFile_testbench
# Loading work.RegisterFile
# Loading work.GenericDecoder
# Loading work.RegisterDualOE
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/RegisterFile_testbench/W_d'.
# Executing ONERROR command at macro ./RegisterFile_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 15:51:04 on Jun 06,2018, Elapsed time: 0:03:44
# Errors: 3, Warnings: 1
