Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 06:16:40 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: nolabel_line49/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line49/tx/sent_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.556        0.000                      0                  317        0.118        0.000                      0                  317        4.020        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.556        0.000                      0                  222        0.118        0.000                      0                  222        4.020        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.549        0.000                      0                   95        0.377        0.000                      0                   95  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.167ns (29.931%)  route 5.073ns (70.069%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.665     8.265    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  nolabel_line62/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.330     8.719    nolabel_line62/x_delta_next3_carry_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.104 r  nolabel_line62/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.104    nolabel_line62/x_delta_next3_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.375 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.646    10.021    nolabel_line62/x_delta_next312_in
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.373    10.394 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.666    11.060    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.184 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.453    11.636    nolabel_line76/E[0]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.552    12.312    nolabel_line76/p1_dig1_next
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    nolabel_line76/r_p1_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.167ns (29.931%)  route 5.073ns (70.069%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.665     8.265    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  nolabel_line62/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.330     8.719    nolabel_line62/x_delta_next3_carry_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.104 r  nolabel_line62/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.104    nolabel_line62/x_delta_next3_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.375 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.646    10.021    nolabel_line62/x_delta_next312_in
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.373    10.394 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.666    11.060    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.184 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.453    11.636    nolabel_line76/E[0]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.552    12.312    nolabel_line76/p1_dig1_next
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    nolabel_line76/r_p1_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.167ns (29.931%)  route 5.073ns (70.069%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.665     8.265    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  nolabel_line62/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.330     8.719    nolabel_line62/x_delta_next3_carry_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.104 r  nolabel_line62/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.104    nolabel_line62/x_delta_next3_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.375 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.646    10.021    nolabel_line62/x_delta_next312_in
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.373    10.394 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.666    11.060    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.184 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.453    11.636    nolabel_line76/E[0]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.552    12.312    nolabel_line76/p1_dig1_next
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    nolabel_line76/r_p1_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.167ns (29.931%)  route 5.073ns (70.069%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.665     8.265    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  nolabel_line62/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.330     8.719    nolabel_line62/x_delta_next3_carry_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.104 r  nolabel_line62/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.104    nolabel_line62/x_delta_next3_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.375 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.646    10.021    nolabel_line62/x_delta_next312_in
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.373    10.394 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.666    11.060    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.184 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.453    11.636    nolabel_line76/E[0]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.552    12.312    nolabel_line76/p1_dig1_next
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X7Y31          FDCE                                         r  nolabel_line76/r_p1_dig1_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    nolabel_line76/r_p1_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 2.167ns (29.507%)  route 5.177ns (70.493%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.480     8.081    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.205 r  nolabel_line62/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.520     8.725    nolabel_line62/sq_ball_on0_carry_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.110 r  nolabel_line62/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line62/sq_ball_on0_carry_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.381 r  nolabel_line62/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.620    10.002    vga_unit/rgb_reg_reg[11]_0[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.373    10.375 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.522    10.897    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.021 f  vga_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.423    11.444    vga_unit/rgb_reg[10]_i_2_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124    11.568 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.849    12.416    rgb_next[10]
    SLICE_X0Y34          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.067    15.012    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.160ns (30.341%)  route 4.959ns (69.659%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.480     8.081    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.205 r  nolabel_line62/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.520     8.725    nolabel_line62/sq_ball_on0_carry_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.110 r  nolabel_line62/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line62/sq_ball_on0_carry_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.381 r  nolabel_line62/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.620    10.002    vga_unit/rgb_reg_reg[11]_0[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.373    10.375 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.522    10.897    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.021 f  vga_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.423    11.444    vga_unit/rgb_reg[10]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117    11.561 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.630    12.191    rgb_next[9]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.288    14.789    rgb_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.160ns (30.290%)  route 4.971ns (69.710%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.480     8.081    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.205 r  nolabel_line62/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.520     8.725    nolabel_line62/sq_ball_on0_carry_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.110 r  nolabel_line62/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line62/sq_ball_on0_carry_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.381 r  nolabel_line62/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.620    10.002    vga_unit/rgb_reg_reg[11]_0[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.373    10.375 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.522    10.897    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.021 f  vga_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.423    11.444    vga_unit/rgb_reg[10]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117    11.561 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.643    12.203    rgb_next[9]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_2/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.268    14.809    rgb_reg_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 2.160ns (30.277%)  route 4.974ns (69.723%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.480     8.081    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.205 r  nolabel_line62/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.520     8.725    nolabel_line62/sq_ball_on0_carry_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.110 r  nolabel_line62/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line62/sq_ball_on0_carry_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.381 r  nolabel_line62/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.620    10.002    vga_unit/rgb_reg_reg[11]_0[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.373    10.375 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.522    10.897    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.021 f  vga_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.423    11.444    vga_unit/rgb_reg[10]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117    11.561 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.646    12.206    rgb_next[9]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_3/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.265    14.812    rgb_reg_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 2.160ns (30.317%)  route 4.965ns (69.683%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.480     8.081    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.205 r  nolabel_line62/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.520     8.725    nolabel_line62/sq_ball_on0_carry_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.110 r  nolabel_line62/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line62/sq_ball_on0_carry_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.381 r  nolabel_line62/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.620    10.002    vga_unit/rgb_reg_reg[11]_0[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.373    10.375 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.522    10.897    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.021 f  vga_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.423    11.444    vga_unit/rgb_reg[10]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.117    11.561 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.636    12.197    rgb_next[9]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.274    14.803    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.167ns (29.577%)  route 5.160ns (70.423%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.551     5.072    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y26          FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  nolabel_line62/y_ball_reg_reg[3]/Q
                         net (fo=18, routed)          1.087     6.677    nolabel_line62/y_ball_reg_reg[9]_0[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.676     7.477    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  nolabel_line62/sq_ball_on0_carry_i_10/O
                         net (fo=8, routed)           0.480     8.081    nolabel_line62/sq_ball_on0_carry_i_10_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.205 r  nolabel_line62/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.520     8.725    nolabel_line62/sq_ball_on0_carry_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.110 r  nolabel_line62/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line62/sq_ball_on0_carry_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.381 r  nolabel_line62/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.620    10.002    vga_unit/rgb_reg_reg[11]_0[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.373    10.375 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.522    10.897    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.021 f  vga_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.423    11.444    vga_unit/rgb_reg[10]_i_2_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124    11.568 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.831    12.399    rgb_next[10]
    SLICE_X1Y34          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDCE (Setup_fdce_C_D)       -0.067    15.012    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    start_btn/deb_inst/r3_reg_1
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  start_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.066     1.646    start_btn/deb_inst/debounced_btn
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.691 r  start_btn/deb_inst/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.691    start_btn/pulser_inst/btn_out_reg_0
    SLICE_X10Y27         FDRE                                         r  start_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.823     1.950    start_btn/pulser_inst/btn_out_reg_1
    SLICE_X10Y27         FDRE                                         r  start_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.121     1.573    start_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 start2_btn/pulser_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start2_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.553     1.436    start2_btn/pulser_inst/btn_out_reg_1
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  start2_btn/pulser_inst/state_reg/Q
                         net (fo=1, routed)           0.059     1.643    start2_btn/deb_inst/p_0_in[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.098     1.741 r  start2_btn/deb_inst/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.741    start2_btn/pulser_inst/btn_out_reg_0
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.820     1.947    start2_btn/pulser_inst/btn_out_reg_1
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.120     1.556    start2_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.142%)  route 0.178ns (48.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.468    vga_unit/h_sync_reg_reg_0
    SLICE_X3Y28          FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=14, routed)          0.178     1.787    vga_unit/Q[8]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  vga_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_unit/h_sync_next
    SLICE_X2Y29          FDCE                                         r  vga_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    vga_unit/h_sync_reg_reg_0
    SLICE_X2Y29          FDCE                                         r  vga_unit/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120     1.603    vga_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line62/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.256ns (65.701%)  route 0.134ns (34.299%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X9Y27          FDCE                                         r  nolabel_line62/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  nolabel_line62/y_delta_reg_reg[9]/Q
                         net (fo=16, routed)          0.134     1.714    nolabel_line62/in[9]
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.045     1.759 r  nolabel_line62/y_ball_next_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.759    nolabel_line62/y_ball_next_carry__0_i_8_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.829 r  nolabel_line62/y_ball_next_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.829    nolabel_line62/y_ball_next_carry__0_n_7
    SLICE_X8Y27          FDCE                                         r  nolabel_line62/y_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.823     1.950    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y27          FDCE                                         r  nolabel_line62/y_ball_reg_reg[5]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.134     1.586    nolabel_line62/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line62/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.674%)  route 0.138ns (35.326%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X9Y27          FDCE                                         r  nolabel_line62/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  nolabel_line62/y_delta_reg_reg[9]/Q
                         net (fo=16, routed)          0.138     1.718    nolabel_line62/in[9]
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.045     1.763 r  nolabel_line62/y_ball_next_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/y_ball_next_carry__0_i_7_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.829 r  nolabel_line62/y_ball_next_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.829    nolabel_line62/y_ball_next_carry__0_n_6
    SLICE_X8Y27          FDCE                                         r  nolabel_line62/y_ball_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.823     1.950    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X8Y27          FDCE                                         r  nolabel_line62/y_ball_reg_reg[6]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.134     1.586    nolabel_line62/y_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    start_btn/deb_inst/r3_reg_1
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  start_btn/deb_inst/r1_reg/Q
                         net (fo=1, routed)           0.170     1.750    start_btn/deb_inst/r1_reg_n_0
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.823     1.950    start_btn/deb_inst/r3_reg_1
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r2_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.066     1.505    start_btn/deb_inst/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    start_btn/deb_inst/r3_reg_1
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  start_btn/deb_inst/r2_reg/Q
                         net (fo=1, routed)           0.176     1.757    start_btn/deb_inst/r2_reg_n_0
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.823     1.950    start_btn/deb_inst/r3_reg_1
    SLICE_X11Y27         FDRE                                         r  start_btn/deb_inst/r3_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.070     1.509    start_btn/deb_inst/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 start2_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start2_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.549%)  route 0.151ns (50.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.553     1.436    start2_btn/deb_inst/r3_reg_1
    SLICE_X10Y24         FDRE                                         r  start2_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  start2_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.151     1.735    start2_btn/pulser_inst/debounced_btn
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.820     1.947    start2_btn/pulser_inst/btn_out_reg_1
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.007     1.476    start2_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X33Y45         FDRE                                         r  nolabel_line49/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line49/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.168     1.755    nolabel_line49/baudrate_gen/baud
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  nolabel_line49/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.800    nolabel_line49/baudrate_gen/baud_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  nolabel_line49/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     1.959    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X33Y45         FDRE                                         r  nolabel_line49/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    nolabel_line49/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/deb_inst/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.649%)  route 0.206ns (59.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/deb_inst/r3_reg_1
    SLICE_X1Y18          FDRE                                         r  reset_btn/deb_inst/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  reset_btn/deb_inst/r1_reg/Q
                         net (fo=1, routed)           0.206     1.818    reset_btn/deb_inst/r1
    SLICE_X0Y18          FDRE                                         r  reset_btn/deb_inst/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.984    reset_btn/deb_inst/r3_reg_1
    SLICE_X0Y18          FDRE                                         r  reset_btn/deb_inst/r2_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.070     1.554    reset_btn/deb_inst/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y34    genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   nolabel_line49/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   nolabel_line49/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line49/baudrate_gen/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line49/baudrate_gen/counter_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line49/baudrate_gen/counter_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line49/baudrate_gen/counter_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y42   nolabel_line49/baudrate_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line49/baudrate_gen/counter_reg[20]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y24   start2_btn/deb_inst/r2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y24   start2_btn/deb_inst/r2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y45   nolabel_line49/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y34    genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line49/baudrate_gen/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line49/baudrate_gen/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line49/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line49/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line49/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line49/baudrate_gen/counter_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y24   start2_btn/deb_inst/r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y24   start2_btn/deb_inst/r2_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y34    genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y31    nolabel_line76/r_p1_dig0_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y31    nolabel_line76/r_p1_dig0_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y31    nolabel_line76/r_p1_dig0_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y31    nolabel_line76/r_p1_dig0_reg[3]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[9]_lopt_replica/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[9]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.341%)  route 3.565ns (88.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.565     9.169    vga_unit/AR[0]
    SLICE_X2Y34          FDCE                                         f  vga_unit/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    vga_unit/h_sync_reg_reg_0
    SLICE_X2Y34          FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.361    14.718    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.341%)  route 3.565ns (88.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.565     9.169    vga_unit/AR[0]
    SLICE_X2Y34          FDCE                                         f  vga_unit/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    vga_unit/h_sync_reg_reg_0
    SLICE_X2Y34          FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    vga_unit/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.456ns (12.308%)  route 3.249ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.249     8.853    reset
    SLICE_X0Y34          FDCE                                         f  rgb_reg_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.456ns (12.308%)  route 3.249ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.249     8.853    reset
    SLICE_X0Y34          FDCE                                         f  rgb_reg_reg[10]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.456ns (12.308%)  route 3.249ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.249     8.853    reset
    SLICE_X0Y34          FDCE                                         f  rgb_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.456ns (12.308%)  route 3.249ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.249     8.853    reset
    SLICE_X0Y34          FDCE                                         f  rgb_reg_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.456ns (12.323%)  route 3.244ns (87.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.244     8.849    reset
    SLICE_X1Y34          FDCE                                         f  rgb_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.456ns (12.708%)  route 3.132ns (87.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.132     8.736    reset
    SLICE_X1Y29          FDCE                                         f  rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.456ns (12.862%)  route 3.089ns (87.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.089     8.694    reset
    SLICE_X0Y32          FDCE                                         f  rgb_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.456ns (12.862%)  route 3.089ns (87.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.089     8.694    reset
    SLICE_X0Y32          FDCE                                         f  rgb_reg_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    rgb_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.941%)  route 0.173ns (55.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.173     1.785    nolabel_line62/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.851     1.978    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X4Y22          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line62/y_pad2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.941%)  route 0.173ns (55.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.173     1.785    nolabel_line62/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.851     1.978    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X4Y22          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[8]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line62/y_pad2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.941%)  route 0.173ns (55.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.173     1.785    nolabel_line62/AR[0]
    SLICE_X4Y22          FDPE                                         f  nolabel_line62/y_pad2_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.851     1.978    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X4Y22          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[6]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    nolabel_line62/y_pad2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.941%)  route 0.173ns (55.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.173     1.785    nolabel_line62/AR[0]
    SLICE_X4Y22          FDPE                                         f  nolabel_line62/y_pad2_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.851     1.978    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X4Y22          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[7]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    nolabel_line62/y_pad2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.926%)  route 0.287ns (67.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.287     1.899    nolabel_line62/AR[0]
    SLICE_X4Y23          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.849     1.976    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X4Y23          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[9]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X4Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.406    nolabel_line62/y_pad2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.368%)  route 0.323ns (69.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.323     1.935    vga_unit/AR[0]
    SLICE_X3Y22          FDCE                                         f  vga_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.853     1.980    vga_unit/h_sync_reg_reg_0
    SLICE_X3Y22          FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    vga_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.368%)  route 0.323ns (69.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.323     1.935    vga_unit/AR[0]
    SLICE_X3Y22          FDCE                                         f  vga_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.853     1.980    vga_unit/h_sync_reg_reg_0
    SLICE_X3Y22          FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    vga_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.368%)  route 0.323ns (69.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.323     1.935    vga_unit/AR[0]
    SLICE_X3Y22          FDCE                                         f  vga_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.853     1.980    vga_unit/h_sync_reg_reg_0
    SLICE_X3Y22          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    vga_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.368%)  route 0.323ns (69.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.323     1.935    vga_unit/AR[0]
    SLICE_X3Y22          FDCE                                         f  vga_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.853     1.980    vga_unit/h_sync_reg_reg_0
    SLICE_X3Y22          FDCE                                         r  vga_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    vga_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.496%)  route 0.435ns (75.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.435     2.047    nolabel_line62/AR[0]
    SLICE_X5Y21          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.852     1.979    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y21          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[0]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.409    nolabel_line62/y_pad2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.638    





