INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_processing_system7_0_1/sim/zsys_processing_system7_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zsys_processing_system7_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synch_2
INFO: [VRFC 10-311] analyzing module synch_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_brams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_bram_block_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_link
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_link.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_mgr
WARNING: [VRFC 10-756] identifier sel_rd_sd is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:113]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:114]
WARNING: [VRFC 10-756] identifier buf_rd_a_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:116]
WARNING: [VRFC 10-756] identifier buf_rd_b_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:117]
WARNING: [VRFC 10-756] identifier sel_rd_sd is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:145]
WARNING: [VRFC 10-756] identifier buf_rd_a_block is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:146]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:150]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:160]
WARNING: [VRFC 10-756] identifier buf_rd_a_block is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:161]
WARNING: [VRFC 10-756] identifier buf_rd_b_block is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:162]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:172]
WARNING: [VRFC 10-756] identifier buf_rd_a_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:173]
WARNING: [VRFC 10-756] identifier buf_rd_b_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:174]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:177]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:190]
WARNING: [VRFC 10-756] identifier buf_rd_a_block is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:191]
WARNING: [VRFC 10-756] identifier buf_rd_b_block is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:192]
WARNING: [VRFC 10-756] identifier sel_rd_ext is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:202]
WARNING: [VRFC 10-756] identifier buf_rd_a_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:203]
WARNING: [VRFC 10-756] identifier buf_rd_b_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:204]
WARNING: [VRFC 10-756] identifier sel_rd_sd is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:219]
WARNING: [VRFC 10-756] identifier buf_rd_a_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:220]
WARNING: [VRFC 10-756] identifier buf_rd_b_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:221]
WARNING: [VRFC 10-756] identifier sel_rd_sd is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:226]
WARNING: [VRFC 10-756] identifier buf_rd_a_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:267]
WARNING: [VRFC 10-756] identifier buf_rd_b_full is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_phy
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_phy.v:101]
WARNING: [VRFC 10-756] identifier card_state_s is used before its declaration [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_phy.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_top
INFO: [VRFC 10-2458] undeclared symbol odc, assumed default net type wire [/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_top.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_wishbone
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/7e68/src/wb2axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb2axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_wb2axi_0_0/sim/zsys_wb2axi_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zsys_wb2axi_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_protocol_converter_0_0/sim/zsys_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zsys_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_1/bd_f448_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f448_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f448_slot_1_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_1_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f448_slot_1_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_1_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f448_slot_1_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_1_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f448_slot_1_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_1_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f448_slot_1_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_1_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f448_slot_2_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_2_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f448_slot_2_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_2_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f448_slot_2_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_2_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f448_slot_2_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_2_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f448_slot_2_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_2_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f448_slot_3_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_3_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f448_slot_3_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_3_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f448_slot_3_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_3_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f448_slot_3_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_3_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f448_slot_3_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f448_slot_3_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axis_data_fifo_0_0/sim/zsys_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zsys_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_bram_ctrl_0_bram_0/sim/zsys_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zsys_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_auto_pc_0/sim/zsys_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zsys_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.srcs/sources_1/new/clock_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_detector
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/emio_sdemu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emio_sdemu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_emio_sdemu_0_0/sim/zsys_emio_sdemu_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_emio_sdemu_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_proc_sys_reset_0_0/sim/zsys_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/0714/hdl/src/SDIP_CMD_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SDIP_CMD_RX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/0714/hdl/src/SDIP_RX_CRC7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SDIP_RX_CRC7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/0714/hdl/src/sdio_to_axis_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sdio_to_axis_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_sdio_monitor_axis_v1_0_0_0/sim/zsys_sdio_monitor_axis_v1_0_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_sdio_monitor_axis_v1_0_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/sim/bd_f448.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_f448
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f448_ila_lib_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_f448_ila_lib_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/sim/zsys_system_ila_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_system_ila_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_clock_detector_0_0/sim/zsys_clock_detector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_clock_detector_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_bram_ctrl_0_0/sim/zsys_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_vio_0_0/sim/zsys_vio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_vio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_bram_ctrl_1_0/sim/zsys_axi_bram_ctrl_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_axi_bram_ctrl_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/sim/zsys.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_19HK85L
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_L9H7L4
INFO: [VRFC 10-307] analyzing entity zsys_axi_interconnect_0_0
INFO: [VRFC 10-307] analyzing entity zsys_axi_interconnect_1_0
INFO: [VRFC 10-307] analyzing entity zsys
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd" into library util_ds_buf_v2_01_a
INFO: [VRFC 10-307] analyzing entity util_ds_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_util_ds_buf_0_0/sim/zsys_util_ds_buf_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_util_ds_buf_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/torbjorn/Downloads/stuff_from_anti/arty_z7_20_foc.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zsys_wrapper
