// Seed: 2533716972
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    input uwire id_0,
    input wire id_1,
    output logic id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5[-1 : 1],
    input wire _id_6,
    input wor id_7
);
  always id_2 = id_6;
  assign id_2 = -1;
  logic id_9;
  wire [-1 : id_6] id_10;
  logic id_11;
  wire id_12;
  assign id_2 = -1'b0 - -1;
  module_0 modCall_1 ();
  assign id_12 = id_3;
endmodule
