
---------- Begin Simulation Statistics ----------
final_tick                               191310664500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 834585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669516                       # Number of bytes of host memory used
host_op_rate                                  1079563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   119.82                       # Real time elapsed on the host
host_tick_rate                             1596647279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191311                       # Number of seconds simulated
sim_ticks                                191310664500                       # Number of ticks simulated
system.cpu.Branches                           5555718                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353490                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        382621329                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  382621329                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536336                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077182                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078798                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734498                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734498                       # number of float instructions
system.cpu.num_fp_register_reads              4648737                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867956                       # number of times the floating registers were written
system.cpu.num_func_calls                      317051                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241022                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241022                       # number of integer instructions
system.cpu.num_int_register_reads           293410038                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873586                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555354                       # Number of load instructions
system.cpu.num_mem_refs                      50714744                       # number of memory refs
system.cpu.num_store_insts                    7159390                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550507      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097378     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903691      1.47%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   218994      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180632      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402789      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068750     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726912      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486604      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432478      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384313                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        17564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        36846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15937                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50651980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50651980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50665191                       # number of overall hits
system.cpu.dcache.overall_hits::total        50665191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18902                       # number of overall misses
system.cpu.dcache.overall_misses::total         18902                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    649867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    649867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    649867000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    649867000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50668739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50668739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50684093                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50684093                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000331                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000331                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000373                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38777.194343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38777.194343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34380.859168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34380.859168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15601                       # number of writebacks
system.cpu.dcache.writebacks::total             15601                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           20                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        16739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    631548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    631548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    685365000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    685365000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37729.135552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37729.135552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37252.146972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37252.146972                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17374                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43536552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43536552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    167443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    167443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43540132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43540132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46771.787709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46771.787709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    162303000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    162303000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45590.730337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45590.730337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7115428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7115428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    482424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    482424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36605.508764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36605.508764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    469245000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    469245000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35605.508764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35605.508764                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2143                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2143                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.139573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.139573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1659                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1659                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     53817000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     53817000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.108050                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.108050                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32439.421338                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32439.421338                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.686829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50683589                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2754.842320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.686829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101386584                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101386584                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43555487                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159394                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139918176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139918176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139918176                       # number of overall hits
system.cpu.icache.overall_hits::total       139918176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          884                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          884                       # number of overall misses
system.cpu.icache.overall_misses::total           884                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74094500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74094500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74094500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74094500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83817.307692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83817.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83817.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83817.307692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          884                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73210500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73210500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73210500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73210500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82817.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82817.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82817.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82817.307692                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139918176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139918176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          884                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           884                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74094500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74094500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83817.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83817.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73210500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73210500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82817.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82817.307692                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           690.153440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               884                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          158279.479638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   690.153440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          694                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          694                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279839004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279839004                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 191310664500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12258                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data               12258                       # number of overall hits
system.l2.overall_hits::total                   12276                       # number of overall hits
system.l2.demand_misses::.cpu.inst                866                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6140                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7006                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               866                       # number of overall misses
system.l2.overall_misses::.cpu.data              6140                       # number of overall misses
system.l2.overall_misses::total                  7006                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     71694000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    529035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        600729000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71694000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    529035000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       600729000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18398                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18398                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.333732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.363344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.333732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.363344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82787.528868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86162.052117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85744.932915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82787.528868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86162.052117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85744.932915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3073                       # number of writebacks
system.l2.writebacks::total                      3073                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7006                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7006                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    467635000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    530669000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    467635000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    530669000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.333732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.333732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363344                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72787.528868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76162.052117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75744.932915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72787.528868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76162.052117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75744.932915                       # average overall mshr miss latency
system.l2.replacements                          19238                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15601                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15601                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          190                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              190                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          190                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          190                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1568                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1568                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              9017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9017                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4162                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    354796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     354796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.315805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85246.636233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85246.636233                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    313176500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    313176500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.315805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75246.636233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75246.636233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71694000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71694000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82787.528868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82787.528868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63034000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63034000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72787.528868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72787.528868                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    174238500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    174238500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.379000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.379000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88088.220425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88088.220425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154458500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154458500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.379000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.379000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78088.220425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78088.220425                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.497234                       # Cycle average of tags in use
system.l2.tags.total_refs                       35278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20262                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.741092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     731.823110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.427986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       277.246138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.714671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.270748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997556                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          822                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     93954                       # Number of tag accesses
system.l2.tags.data_accesses                    93954                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.062057874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5603                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3073                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14012                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6146                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    760                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   189                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14012                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6146                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.945619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.534996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.442062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           330     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.915408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.890116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.949691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               42     12.69%     12.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      2.72%     15.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              242     73.11%     88.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      3.93%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      6.95%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   48640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  896768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               393344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  190712415500                       # Total gap between requests
system.mem_ctrls.avgGap                   18921759.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       110848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       737280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       379520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 579413.595628381707                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3853836.386627573520                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1983789.042769228341                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1732                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        12280                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6146                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     50968500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    410222500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4305631673000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29427.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33405.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 700558358.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       110848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       785920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        896768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       110848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       110848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       393344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       393344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7006                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3073                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3073                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       579414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4108083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4687496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       579414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       579414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2056048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2056048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2056048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       579414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4108083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6743545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                13252                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5930                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          430                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               212716000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              66260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          461191000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16051.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34801.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9497                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4957                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   259.654822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   191.168390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.577389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          110      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3099     65.55%     67.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          612     12.94%     80.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          209      4.42%     85.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          134      2.83%     88.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          105      2.22%     90.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           92      1.95%     92.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           61      1.29%     93.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          306      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                848128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             379520                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.433250                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.983789                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        17443020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         9271185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       50579760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16615260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15101704800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5632139220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  68720441280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89548194525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.077380                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 178599839250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6388200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6322625250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16314900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8671575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       44039520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14339340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15101704800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5304729510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  68996154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89485954365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.752044                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 179319726250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6388200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5602738250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2844                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3073                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1796                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4162                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2844                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18881                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18881                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18881                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1290112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1290112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1290112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7006                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            36538500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           65685500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17938                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           884                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1958                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        54170                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 56128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       137472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4351872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4489344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           19238                       # Total snoops (count)
system.tol2bus.snoopTraffic                    393344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.413733                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  22583     58.63%     58.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15937     41.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38520                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 191310664500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           50005000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2210000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          45995000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
