{"vcs1":{"timestamp_begin":1746807353.409774401, "rt":6.31, "ut":5.99, "st":0.25}}
{"vcselab":{"timestamp_begin":1746807359.802058651, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746807360.145825443, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807353.091073737}
{"VCS_COMP_START_TIME": 1746807353.091073737}
{"VCS_COMP_END_TIME": 1746807360.510089119}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380388}}
{"vcselab": {"peak_mem": 174924}}
