// Seed: 3261726259
module module_0 (
    input id_0
    , id_4,
    output id_1,
    input logic id_2,
    input id_3
);
  assign id_1 = 1'b0 | id_3;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
