{"Source Block": ["oh/etx/hdl/etx.v@279:307@HdlStmProcess", "\n\n   /************************************************************/\n   /*Debug signals                                             */\n   /************************************************************/\n   always @ (posedge tx_lclk_p)\n     begin\n\tecfg_tx_debug_signals[15:0] <= {2'b0,                     //15:14\n\t\t\t\t\te_tx_rd_wait,             //13\n\t\t\t\t\te_tx_wr_wait,             //12\n\t\t\t\t\temrr_rd_en,               //11\n\t\t\t\t\temaxi_emrr_full,          //10\n\t\t\t\t\temaxi_emrr_prog_full,     //9\n\t\t\t\t\temaxi_emrr_wr_en,\t  //8\t\t\t\n\t\t\t\t\temrq_rd_en,               //7\n\t\t\t\t\tesaxi_emrq_full,          //6\n\t\t\t\t\tesaxi_emrq_prog_full,     //5\n\t\t\t\t\tesaxi_emrq_wr_en,\t  //4\t\t\t \n\t\t\t\t\temwr_rd_en,               //3\n\t\t\t\t\tesaxi_emwr_full,\t  //2\t\t\t \n\t\t\t\t\tesaxi_emwr_prog_full,     //1\n\t\t\t\t\tesaxi_emwr_wr_en          //0\n\t\t\t\t\t};\n     end\n   \nendmodule // elink\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../memory/hdl\")\n// End:\n"], "Clone Blocks": [["oh/erx/hdl/erx.v@331:359", "\t\t  .ecfg_dataout\t\t(ecfg_dataout[10:0]));\n\n   /************************************************************/\n   /*Debug signals                                             */\n   /************************************************************/\n   always @ (posedge rx_lclk_div4)\n     begin\n\tecfg_rx_debug_signals[15:0] <= {2'b0,                     //15:14\n\t\t\t\t\temesh_rx_rd_wait,         //13\n\t\t\t\t\temesh_rx_wr_wait,         //12\n\t\t\t\t\tesaxi_emrr_rd_en,         //11\n\t\t\t\t\temrr_full,                //10\n\t\t\t\t\temrr_prog_full,           //9\n\t\t\t\t\temrr_wr_en,\t          //8\t\t\t\n\t\t\t\t\temaxi_emrq_rd_en,         //7\n\t\t\t\t\temrq_full,                //6\n\t\t\t\t\temrq_prog_full,           //5\n\t\t\t\t\temrq_wr_en,\t          //4\t\t\t \n\t\t\t\t\temaxi_emwr_rd_en,         //3\n\t\t\t\t\temwr_full,\t          //2\t\t\t \n\t\t\t\t\temwr_prog_full,           //1\n\t\t\t\t\temwr_wr_en                //0\n\t\t\t\t\t};\n     end\n\n   \nendmodule // elink\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../memory/hdl\" \"../../emmu/hdl\")\n"]], "Diff Content": {"Delete": [[284, "   always @ (posedge tx_lclk_p)\n"], [286, "\tecfg_tx_debug_signals[15:0] <= {2'b0,                     //15:14\n"], [287, "\t\t\t\t\te_tx_rd_wait,             //13\n"], [288, "\t\t\t\t\te_tx_wr_wait,             //12\n"], [289, "\t\t\t\t\temrr_rd_en,               //11\n"], [290, "\t\t\t\t\temaxi_emrr_full,          //10\n"], [291, "\t\t\t\t\temaxi_emrr_prog_full,     //9\n"], [292, "\t\t\t\t\temaxi_emrr_wr_en,\t  //8\t\t\t\n"], [293, "\t\t\t\t\temrq_rd_en,               //7\n"], [294, "\t\t\t\t\tesaxi_emrq_full,          //6\n"], [295, "\t\t\t\t\tesaxi_emrq_prog_full,     //5\n"], [296, "\t\t\t\t\tesaxi_emrq_wr_en,\t  //4\t\t\t \n"], [297, "\t\t\t\t\temwr_rd_en,               //3\n"], [298, "\t\t\t\t\tesaxi_emwr_full,\t  //2\t\t\t \n"], [299, "\t\t\t\t\tesaxi_emwr_prog_full,     //1\n"], [300, "\t\t\t\t\tesaxi_emwr_wr_en          //0\n"], [301, "\t\t\t\t\t};\n"]], "Add": [[284, "   always @ (posedge tx_lclk_par)\n"], [301, "\tecfg_tx_debug[15:0] <= {2'b0,                     //15:14\n"], [301, "\t\t\t\te_tx_rd_wait,             //13\n"], [301, "\t\t\t\te_tx_wr_wait,             //12\n"], [301, "\t\t\t\temrr_rd_en,               //11\n"], [301, "\t\t\t\temaxi_emrr_full,          //10\n"], [301, "\t\t\t\temaxi_emrr_prog_full,     //9\n"], [301, "\t\t\t\temaxi_emrr_wr_en,\t  //8\t\t\t\n"], [301, "\t\t\t\temrq_rd_en,               //7\n"], [301, "\t\t\t\tesaxi_emrq_full,          //6\n"], [301, "\t\t\t\tesaxi_emrq_prog_full,     //5\n"], [301, "\t\t\t\tesaxi_emrq_wr_en,\t  //4\t \n"], [301, "\t\t\t\temwr_rd_en,               //3\n"], [301, "\t\t\t\tesaxi_emwr_full,\t  //2\t \n"], [301, "\t\t\t\tesaxi_emwr_prog_full,     //1\n"], [301, "\t\t\t\tesaxi_emwr_wr_en          //0\n"], [301, "\t\t\t\t};\n"]]}}