
Sistem_monitorizare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f4cc  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003674  0801f7a0  0801f7a0  000207a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08022e14  08022e14  00023e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08022e1c  08022e1c  00023e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08022e20  08022e20  00023e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000200  24000000  08022e24  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .Rx_PoolSection 00004983  24000200  08023024  00024200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .RxDecripSection 00000060  24004b84  080279a7  00028b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .TxDecripSection 00000060  24004be4  08027a07  00028be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000082d0  24004c44  08027a67  00028c44  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2400cf14  08027a67  00028f14  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00028c44  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003fff4  00000000  00000000  00028c72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008a9a  00000000  00000000  00068c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002d50  00000000  00000000  00071700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000023c0  00000000  00000000  00074450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000479e7  00000000  00000000  00076810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004646d  00000000  00000000  000be1f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0018a1d2  00000000  00000000  00104664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0028e836  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cd1c  00000000  00000000  0028e87c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0029b598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24004c44 	.word	0x24004c44
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801f784 	.word	0x0801f784

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24004c48 	.word	0x24004c48
 800030c:	0801f784 	.word	0x0801f784

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96a 	b.w	80006ac <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	460c      	mov	r4, r1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d14e      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fc:	4694      	mov	ip, r2
 80003fe:	458c      	cmp	ip, r1
 8000400:	4686      	mov	lr, r0
 8000402:	fab2 f282 	clz	r2, r2
 8000406:	d962      	bls.n	80004ce <__udivmoddi4+0xde>
 8000408:	b14a      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040a:	f1c2 0320 	rsb	r3, r2, #32
 800040e:	4091      	lsls	r1, r2
 8000410:	fa20 f303 	lsr.w	r3, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	4319      	orrs	r1, r3
 800041a:	fa00 fe02 	lsl.w	lr, r0, r2
 800041e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000422:	fa1f f68c 	uxth.w	r6, ip
 8000426:	fbb1 f4f7 	udiv	r4, r1, r7
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb07 1114 	mls	r1, r7, r4, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb04 f106 	mul.w	r1, r4, r6
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f104 30ff 	add.w	r0, r4, #4294967295
 8000446:	f080 8112 	bcs.w	800066e <__udivmoddi4+0x27e>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 810f 	bls.w	800066e <__udivmoddi4+0x27e>
 8000450:	3c02      	subs	r4, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a59      	subs	r1, r3, r1
 8000456:	fa1f f38e 	uxth.w	r3, lr
 800045a:	fbb1 f0f7 	udiv	r0, r1, r7
 800045e:	fb07 1110 	mls	r1, r7, r0, r1
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f606 	mul.w	r6, r0, r6
 800046a:	429e      	cmp	r6, r3
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x94>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 31ff 	add.w	r1, r0, #4294967295
 8000476:	f080 80fc 	bcs.w	8000672 <__udivmoddi4+0x282>
 800047a:	429e      	cmp	r6, r3
 800047c:	f240 80f9 	bls.w	8000672 <__udivmoddi4+0x282>
 8000480:	4463      	add	r3, ip
 8000482:	3802      	subs	r0, #2
 8000484:	1b9b      	subs	r3, r3, r6
 8000486:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800048a:	2100      	movs	r1, #0
 800048c:	b11d      	cbz	r5, 8000496 <__udivmoddi4+0xa6>
 800048e:	40d3      	lsrs	r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	e9c5 3200 	strd	r3, r2, [r5]
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d905      	bls.n	80004aa <__udivmoddi4+0xba>
 800049e:	b10d      	cbz	r5, 80004a4 <__udivmoddi4+0xb4>
 80004a0:	e9c5 0100 	strd	r0, r1, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	4608      	mov	r0, r1
 80004a8:	e7f5      	b.n	8000496 <__udivmoddi4+0xa6>
 80004aa:	fab3 f183 	clz	r1, r3
 80004ae:	2900      	cmp	r1, #0
 80004b0:	d146      	bne.n	8000540 <__udivmoddi4+0x150>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d302      	bcc.n	80004bc <__udivmoddi4+0xcc>
 80004b6:	4290      	cmp	r0, r2
 80004b8:	f0c0 80f0 	bcc.w	800069c <__udivmoddi4+0x2ac>
 80004bc:	1a86      	subs	r6, r0, r2
 80004be:	eb64 0303 	sbc.w	r3, r4, r3
 80004c2:	2001      	movs	r0, #1
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0e6      	beq.n	8000496 <__udivmoddi4+0xa6>
 80004c8:	e9c5 6300 	strd	r6, r3, [r5]
 80004cc:	e7e3      	b.n	8000496 <__udivmoddi4+0xa6>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	f040 8090 	bne.w	80005f4 <__udivmoddi4+0x204>
 80004d4:	eba1 040c 	sub.w	r4, r1, ip
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	2101      	movs	r1, #1
 80004e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ea:	fb08 4416 	mls	r4, r8, r6, r4
 80004ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004f2:	fb07 f006 	mul.w	r0, r7, r6
 80004f6:	4298      	cmp	r0, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x11c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x11a>
 8000504:	4298      	cmp	r0, r3
 8000506:	f200 80cd 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 800050a:	4626      	mov	r6, r4
 800050c:	1a1c      	subs	r4, r3, r0
 800050e:	fa1f f38e 	uxth.w	r3, lr
 8000512:	fbb4 f0f8 	udiv	r0, r4, r8
 8000516:	fb08 4410 	mls	r4, r8, r0, r4
 800051a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800051e:	fb00 f707 	mul.w	r7, r0, r7
 8000522:	429f      	cmp	r7, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x148>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 34ff 	add.w	r4, r0, #4294967295
 800052e:	d202      	bcs.n	8000536 <__udivmoddi4+0x146>
 8000530:	429f      	cmp	r7, r3
 8000532:	f200 80b0 	bhi.w	8000696 <__udivmoddi4+0x2a6>
 8000536:	4620      	mov	r0, r4
 8000538:	1bdb      	subs	r3, r3, r7
 800053a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800053e:	e7a5      	b.n	800048c <__udivmoddi4+0x9c>
 8000540:	f1c1 0620 	rsb	r6, r1, #32
 8000544:	408b      	lsls	r3, r1
 8000546:	fa22 f706 	lsr.w	r7, r2, r6
 800054a:	431f      	orrs	r7, r3
 800054c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000550:	fa04 f301 	lsl.w	r3, r4, r1
 8000554:	ea43 030c 	orr.w	r3, r3, ip
 8000558:	40f4      	lsrs	r4, r6
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	0c38      	lsrs	r0, r7, #16
 8000560:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000564:	fbb4 fef0 	udiv	lr, r4, r0
 8000568:	fa1f fc87 	uxth.w	ip, r7
 800056c:	fb00 441e 	mls	r4, r0, lr, r4
 8000570:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000574:	fb0e f90c 	mul.w	r9, lr, ip
 8000578:	45a1      	cmp	r9, r4
 800057a:	fa02 f201 	lsl.w	r2, r2, r1
 800057e:	d90a      	bls.n	8000596 <__udivmoddi4+0x1a6>
 8000580:	193c      	adds	r4, r7, r4
 8000582:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000586:	f080 8084 	bcs.w	8000692 <__udivmoddi4+0x2a2>
 800058a:	45a1      	cmp	r9, r4
 800058c:	f240 8081 	bls.w	8000692 <__udivmoddi4+0x2a2>
 8000590:	f1ae 0e02 	sub.w	lr, lr, #2
 8000594:	443c      	add	r4, r7
 8000596:	eba4 0409 	sub.w	r4, r4, r9
 800059a:	fa1f f983 	uxth.w	r9, r3
 800059e:	fbb4 f3f0 	udiv	r3, r4, r0
 80005a2:	fb00 4413 	mls	r4, r0, r3, r4
 80005a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ae:	45a4      	cmp	ip, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x1d2>
 80005b2:	193c      	adds	r4, r7, r4
 80005b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005b8:	d267      	bcs.n	800068a <__udivmoddi4+0x29a>
 80005ba:	45a4      	cmp	ip, r4
 80005bc:	d965      	bls.n	800068a <__udivmoddi4+0x29a>
 80005be:	3b02      	subs	r3, #2
 80005c0:	443c      	add	r4, r7
 80005c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005c6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ca:	eba4 040c 	sub.w	r4, r4, ip
 80005ce:	429c      	cmp	r4, r3
 80005d0:	46ce      	mov	lr, r9
 80005d2:	469c      	mov	ip, r3
 80005d4:	d351      	bcc.n	800067a <__udivmoddi4+0x28a>
 80005d6:	d04e      	beq.n	8000676 <__udivmoddi4+0x286>
 80005d8:	b155      	cbz	r5, 80005f0 <__udivmoddi4+0x200>
 80005da:	ebb8 030e 	subs.w	r3, r8, lr
 80005de:	eb64 040c 	sbc.w	r4, r4, ip
 80005e2:	fa04 f606 	lsl.w	r6, r4, r6
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431e      	orrs	r6, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	e9c5 6400 	strd	r6, r4, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e750      	b.n	8000496 <__udivmoddi4+0xa6>
 80005f4:	f1c2 0320 	rsb	r3, r2, #32
 80005f8:	fa20 f103 	lsr.w	r1, r0, r3
 80005fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000600:	fa24 f303 	lsr.w	r3, r4, r3
 8000604:	4094      	lsls	r4, r2
 8000606:	430c      	orrs	r4, r1
 8000608:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800060c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000610:	fa1f f78c 	uxth.w	r7, ip
 8000614:	fbb3 f0f8 	udiv	r0, r3, r8
 8000618:	fb08 3110 	mls	r1, r8, r0, r3
 800061c:	0c23      	lsrs	r3, r4, #16
 800061e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000622:	fb00 f107 	mul.w	r1, r0, r7
 8000626:	4299      	cmp	r1, r3
 8000628:	d908      	bls.n	800063c <__udivmoddi4+0x24c>
 800062a:	eb1c 0303 	adds.w	r3, ip, r3
 800062e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000632:	d22c      	bcs.n	800068e <__udivmoddi4+0x29e>
 8000634:	4299      	cmp	r1, r3
 8000636:	d92a      	bls.n	800068e <__udivmoddi4+0x29e>
 8000638:	3802      	subs	r0, #2
 800063a:	4463      	add	r3, ip
 800063c:	1a5b      	subs	r3, r3, r1
 800063e:	b2a4      	uxth	r4, r4
 8000640:	fbb3 f1f8 	udiv	r1, r3, r8
 8000644:	fb08 3311 	mls	r3, r8, r1, r3
 8000648:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800064c:	fb01 f307 	mul.w	r3, r1, r7
 8000650:	42a3      	cmp	r3, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x276>
 8000654:	eb1c 0404 	adds.w	r4, ip, r4
 8000658:	f101 36ff 	add.w	r6, r1, #4294967295
 800065c:	d213      	bcs.n	8000686 <__udivmoddi4+0x296>
 800065e:	42a3      	cmp	r3, r4
 8000660:	d911      	bls.n	8000686 <__udivmoddi4+0x296>
 8000662:	3902      	subs	r1, #2
 8000664:	4464      	add	r4, ip
 8000666:	1ae4      	subs	r4, r4, r3
 8000668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800066c:	e739      	b.n	80004e2 <__udivmoddi4+0xf2>
 800066e:	4604      	mov	r4, r0
 8000670:	e6f0      	b.n	8000454 <__udivmoddi4+0x64>
 8000672:	4608      	mov	r0, r1
 8000674:	e706      	b.n	8000484 <__udivmoddi4+0x94>
 8000676:	45c8      	cmp	r8, r9
 8000678:	d2ae      	bcs.n	80005d8 <__udivmoddi4+0x1e8>
 800067a:	ebb9 0e02 	subs.w	lr, r9, r2
 800067e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000682:	3801      	subs	r0, #1
 8000684:	e7a8      	b.n	80005d8 <__udivmoddi4+0x1e8>
 8000686:	4631      	mov	r1, r6
 8000688:	e7ed      	b.n	8000666 <__udivmoddi4+0x276>
 800068a:	4603      	mov	r3, r0
 800068c:	e799      	b.n	80005c2 <__udivmoddi4+0x1d2>
 800068e:	4630      	mov	r0, r6
 8000690:	e7d4      	b.n	800063c <__udivmoddi4+0x24c>
 8000692:	46d6      	mov	lr, sl
 8000694:	e77f      	b.n	8000596 <__udivmoddi4+0x1a6>
 8000696:	4463      	add	r3, ip
 8000698:	3802      	subs	r0, #2
 800069a:	e74d      	b.n	8000538 <__udivmoddi4+0x148>
 800069c:	4606      	mov	r6, r0
 800069e:	4623      	mov	r3, r4
 80006a0:	4608      	mov	r0, r1
 80006a2:	e70f      	b.n	80004c4 <__udivmoddi4+0xd4>
 80006a4:	3e02      	subs	r6, #2
 80006a6:	4463      	add	r3, ip
 80006a8:	e730      	b.n	800050c <__udivmoddi4+0x11c>
 80006aa:	bf00      	nop

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <Fan_ON>:
volatile float lm35_1_temp = 0.0f;
volatile float lm35_2_temp = 0.0f;
volatile float dust_density = 0.0f;

// Turn on the fan
void Fan_ON(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(FAN_GPIO_PORT, FAN_GPIO_PIN, GPIO_PIN_SET);
 80006b4:	2201      	movs	r2, #1
 80006b6:	2140      	movs	r1, #64	@ 0x40
 80006b8:	4802      	ldr	r0, [pc, #8]	@ (80006c4 <Fan_ON+0x14>)
 80006ba:	f005 f9bf 	bl	8005a3c <HAL_GPIO_WritePin>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	58020000 	.word	0x58020000

080006c8 <Fan_OFF>:

// Turn off the fan
void Fan_OFF(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(FAN_GPIO_PORT, FAN_GPIO_PIN, GPIO_PIN_RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	2140      	movs	r1, #64	@ 0x40
 80006d0:	4802      	ldr	r0, [pc, #8]	@ (80006dc <Fan_OFF+0x14>)
 80006d2:	f005 f9b3 	bl	8005a3c <HAL_GPIO_WritePin>
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	58020000 	.word	0x58020000

080006e0 <ReadSensors>:

// Read sensor values
void ReadSensors(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b086      	sub	sp, #24
 80006e4:	af04      	add	r7, sp, #16
    uint32_t raw_value;

    // Start ADC
    if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 80006e6:	4844      	ldr	r0, [pc, #272]	@ (80007f8 <ReadSensors+0x118>)
 80006e8:	f002 f80a 	bl	8002700 <HAL_ADC_Start>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d003      	beq.n	80006fa <ReadSensors+0x1a>
        printf("Error: ADC Start failed!\r\n");
 80006f2:	4842      	ldr	r0, [pc, #264]	@ (80007fc <ReadSensors+0x11c>)
 80006f4:	f01d f8e6 	bl	801d8c4 <puts>
        return;
 80006f8:	e07a      	b.n	80007f0 <ReadSensors+0x110>
    }

    // LM35_1 (Channel 10)
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80006fa:	f04f 31ff 	mov.w	r1, #4294967295
 80006fe:	483e      	ldr	r0, [pc, #248]	@ (80007f8 <ReadSensors+0x118>)
 8000700:	f002 f8fc 	bl	80028fc <HAL_ADC_PollForConversion>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d117      	bne.n	800073a <ReadSensors+0x5a>
        raw_value = HAL_ADC_GetValue(&hadc1);
 800070a:	483b      	ldr	r0, [pc, #236]	@ (80007f8 <ReadSensors+0x118>)
 800070c:	f002 f9ea 	bl	8002ae4 <HAL_ADC_GetValue>
 8000710:	6078      	str	r0, [r7, #4]
        lm35_1_temp = ((float)raw_value / ADC_RESOLUTION) * ADC_REF_VOLTAGE / LM35_VOLTAGE_TO_TEMP_CONV;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	ee07 3a90 	vmov	s15, r3
 8000718:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800071c:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8000800 <ReadSensors+0x120>
 8000720:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000724:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8000804 <ReadSensors+0x124>
 8000728:	ee27 7a87 	vmul.f32	s14, s15, s14
 800072c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8000808 <ReadSensors+0x128>
 8000730:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000734:	4b35      	ldr	r3, [pc, #212]	@ (800080c <ReadSensors+0x12c>)
 8000736:	edc3 7a00 	vstr	s15, [r3]
    }

    // LM35_2 (Channel 15)
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 800073a:	f04f 31ff 	mov.w	r1, #4294967295
 800073e:	482e      	ldr	r0, [pc, #184]	@ (80007f8 <ReadSensors+0x118>)
 8000740:	f002 f8dc 	bl	80028fc <HAL_ADC_PollForConversion>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d117      	bne.n	800077a <ReadSensors+0x9a>
        raw_value = HAL_ADC_GetValue(&hadc1);
 800074a:	482b      	ldr	r0, [pc, #172]	@ (80007f8 <ReadSensors+0x118>)
 800074c:	f002 f9ca 	bl	8002ae4 <HAL_ADC_GetValue>
 8000750:	6078      	str	r0, [r7, #4]
        lm35_2_temp = ((float)raw_value / ADC_RESOLUTION) * ADC_REF_VOLTAGE / LM35_VOLTAGE_TO_TEMP_CONV;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	ee07 3a90 	vmov	s15, r3
 8000758:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800075c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8000800 <ReadSensors+0x120>
 8000760:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000764:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000804 <ReadSensors+0x124>
 8000768:	ee27 7a87 	vmul.f32	s14, s15, s14
 800076c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8000808 <ReadSensors+0x128>
 8000770:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000774:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <ReadSensors+0x130>)
 8000776:	edc3 7a00 	vstr	s15, [r3]
    }

    // Dust Sensor (Channel 5)
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 800077a:	f04f 31ff 	mov.w	r1, #4294967295
 800077e:	481e      	ldr	r0, [pc, #120]	@ (80007f8 <ReadSensors+0x118>)
 8000780:	f002 f8bc 	bl	80028fc <HAL_ADC_PollForConversion>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d117      	bne.n	80007ba <ReadSensors+0xda>
        raw_value = HAL_ADC_GetValue(&hadc1);
 800078a:	481b      	ldr	r0, [pc, #108]	@ (80007f8 <ReadSensors+0x118>)
 800078c:	f002 f9aa 	bl	8002ae4 <HAL_ADC_GetValue>
 8000790:	6078      	str	r0, [r7, #4]
        dust_density = ((float)raw_value / ADC_RESOLUTION) * ADC_REF_VOLTAGE * 100.0f; // Adjust scaling factor if needed
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	ee07 3a90 	vmov	s15, r3
 8000798:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800079c:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000800 <ReadSensors+0x120>
 80007a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007a4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000804 <ReadSensors+0x124>
 80007a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007ac:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000814 <ReadSensors+0x134>
 80007b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007b4:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <ReadSensors+0x138>)
 80007b6:	edc3 7a00 	vstr	s15, [r3]
    }

    // Stop ADC
    HAL_ADC_Stop(&hadc1);
 80007ba:	480f      	ldr	r0, [pc, #60]	@ (80007f8 <ReadSensors+0x118>)
 80007bc:	f002 f86a 	bl	8002894 <HAL_ADC_Stop>

    // Display sensor readings
    printf("LM35_1: %.2f C | LM35_2: %.2f C | Dust: %.2f μg/m^3\r\n", lm35_1_temp, lm35_2_temp, dust_density);
 80007c0:	4b12      	ldr	r3, [pc, #72]	@ (800080c <ReadSensors+0x12c>)
 80007c2:	edd3 7a00 	vldr	s15, [r3]
 80007c6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80007ca:	4b11      	ldr	r3, [pc, #68]	@ (8000810 <ReadSensors+0x130>)
 80007cc:	edd3 7a00 	vldr	s15, [r3]
 80007d0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80007d4:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <ReadSensors+0x138>)
 80007d6:	edd3 6a00 	vldr	s13, [r3]
 80007da:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80007de:	ed8d 6b02 	vstr	d6, [sp, #8]
 80007e2:	ed8d 7b00 	vstr	d7, [sp]
 80007e6:	ec53 2b15 	vmov	r2, r3, d5
 80007ea:	480c      	ldr	r0, [pc, #48]	@ (800081c <ReadSensors+0x13c>)
 80007ec:	f01d f802 	bl	801d7f4 <iprintf>
}
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	24004c6c 	.word	0x24004c6c
 80007fc:	0801f7a0 	.word	0x0801f7a0
 8000800:	457ff000 	.word	0x457ff000
 8000804:	40533333 	.word	0x40533333
 8000808:	3c23d70a 	.word	0x3c23d70a
 800080c:	24004c60 	.word	0x24004c60
 8000810:	24004c64 	.word	0x24004c64
 8000814:	42c80000 	.word	0x42c80000
 8000818:	24004c68 	.word	0x24004c68
 800081c:	0801f7bc 	.word	0x0801f7bc

08000820 <SendDustAlert>:

void SendDustAlert(void) {
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
    char message[] = "ALERT\n"; // Message to send
 8000826:	4a12      	ldr	r2, [pc, #72]	@ (8000870 <SendDustAlert+0x50>)
 8000828:	463b      	mov	r3, r7
 800082a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800082e:	6018      	str	r0, [r3, #0]
 8000830:	3304      	adds	r3, #4
 8000832:	8019      	strh	r1, [r3, #0]
 8000834:	3302      	adds	r3, #2
 8000836:	0c0a      	lsrs	r2, r1, #16
 8000838:	701a      	strb	r2, [r3, #0]

    // Transmit the message via Bluetooth (USART2)
    if (HAL_UART_Transmit_IT(&huart2, (uint8_t *)message, strlen(message)) != HAL_OK) {
 800083a:	463b      	mov	r3, r7
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fdb7 	bl	80003b0 <strlen>
 8000842:	4603      	mov	r3, r0
 8000844:	b29a      	uxth	r2, r3
 8000846:	463b      	mov	r3, r7
 8000848:	4619      	mov	r1, r3
 800084a:	480a      	ldr	r0, [pc, #40]	@ (8000874 <SendDustAlert+0x54>)
 800084c:	f009 febe 	bl	800a5cc <HAL_UART_Transmit_IT>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d003      	beq.n	800085e <SendDustAlert+0x3e>
        printf("Error: Bluetooth message transmission failed!\r\n");
 8000856:	4808      	ldr	r0, [pc, #32]	@ (8000878 <SendDustAlert+0x58>)
 8000858:	f01d f834 	bl	801d8c4 <puts>
    } else {
        printf("Bluetooth message sent: %s\r\n", message);
    }
}
 800085c:	e004      	b.n	8000868 <SendDustAlert+0x48>
        printf("Bluetooth message sent: %s\r\n", message);
 800085e:	463b      	mov	r3, r7
 8000860:	4619      	mov	r1, r3
 8000862:	4806      	ldr	r0, [pc, #24]	@ (800087c <SendDustAlert+0x5c>)
 8000864:	f01c ffc6 	bl	801d7f4 <iprintf>
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	0801f844 	.word	0x0801f844
 8000874:	24004dbc 	.word	0x24004dbc
 8000878:	0801f7f4 	.word	0x0801f7f4
 800087c:	0801f824 	.word	0x0801f824

08000880 <mainTask>:
        printf("Bluetooth transmission completed.\r\n");
    }
}

// Task for reading sensors and controlling the fan
void mainTask(void *argument) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
    for (;;) {
        printf("Starting measurement cycle...\r\n");
 8000888:	4824      	ldr	r0, [pc, #144]	@ (800091c <mainTask+0x9c>)
 800088a:	f01d f81b 	bl	801d8c4 <puts>
        ReadSensors();  // Perform sensor measurements
 800088e:	f7ff ff27 	bl	80006e0 <ReadSensors>

        // Control fan based on average temperature
        float avg_temp = (lm35_1_temp + lm35_2_temp) / 2.0f;
 8000892:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <mainTask+0xa0>)
 8000894:	ed93 7a00 	vldr	s14, [r3]
 8000898:	4b22      	ldr	r3, [pc, #136]	@ (8000924 <mainTask+0xa4>)
 800089a:	edd3 7a00 	vldr	s15, [r3]
 800089e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80008a2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80008a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008aa:	edc7 7a03 	vstr	s15, [r7, #12]
        if (avg_temp > FAN_THRESHOLD) {
 80008ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80008b2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000928 <mainTask+0xa8>
 80008b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008be:	dd0b      	ble.n	80008d8 <mainTask+0x58>
            Fan_ON();
 80008c0:	f7ff fef6 	bl	80006b0 <Fan_ON>
            printf("Fan ON (Avg Temp: %.2f C)\r\n", avg_temp);
 80008c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80008c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80008cc:	ec53 2b17 	vmov	r2, r3, d7
 80008d0:	4816      	ldr	r0, [pc, #88]	@ (800092c <mainTask+0xac>)
 80008d2:	f01c ff8f 	bl	801d7f4 <iprintf>
 80008d6:	e00a      	b.n	80008ee <mainTask+0x6e>
        } else {
            Fan_OFF();
 80008d8:	f7ff fef6 	bl	80006c8 <Fan_OFF>
            printf("Fan OFF (Avg Temp: %.2f C)\r\n", avg_temp);
 80008dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80008e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80008e4:	ec53 2b17 	vmov	r2, r3, d7
 80008e8:	4811      	ldr	r0, [pc, #68]	@ (8000930 <mainTask+0xb0>)
 80008ea:	f01c ff83 	bl	801d7f4 <iprintf>
        }

        // Release semaphore if dust density exceeds threshold
        if (dust_density > DUST_THRESHOLD) {
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <mainTask+0xb4>)
 80008f0:	edd3 7a00 	vldr	s15, [r3]
 80008f4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80008f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000900:	dd07      	ble.n	8000912 <mainTask+0x92>
            printf("Dust density exceeded threshold! Releasing semaphore...\r\n");
 8000902:	480d      	ldr	r0, [pc, #52]	@ (8000938 <mainTask+0xb8>)
 8000904:	f01c ffde 	bl	801d8c4 <puts>
            osSemaphoreRelease(alertSemaphoreHandle);
 8000908:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <mainTask+0xbc>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4618      	mov	r0, r3
 800090e:	f00c fb23 	bl	800cf58 <osSemaphoreRelease>
        }

        osDelay(2000);  // Delay for 2 seconds
 8000912:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000916:	f00c f888 	bl	800ca2a <osDelay>
    for (;;) {
 800091a:	e7b5      	b.n	8000888 <mainTask+0x8>
 800091c:	0801f870 	.word	0x0801f870
 8000920:	24004c60 	.word	0x24004c60
 8000924:	24004c64 	.word	0x24004c64
 8000928:	42480000 	.word	0x42480000
 800092c:	0801f890 	.word	0x0801f890
 8000930:	0801f8ac 	.word	0x0801f8ac
 8000934:	24004c68 	.word	0x24004c68
 8000938:	0801f8cc 	.word	0x0801f8cc
 800093c:	24004ef4 	.word	0x24004ef4

08000940 <secondTask>:
    }
}

// Task for sending alerts via Bluetooth
void secondTask(void *argument) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
    for (;;) {
        // Wait for semaphore to be released when dust density exceeds threshold
        if (osSemaphoreAcquire(alertSemaphoreHandle, osWaitForever) == osOK) {
 8000948:	4b07      	ldr	r3, [pc, #28]	@ (8000968 <secondTask+0x28>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f04f 31ff 	mov.w	r1, #4294967295
 8000950:	4618      	mov	r0, r3
 8000952:	f00c faaf 	bl	800ceb4 <osSemaphoreAcquire>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d101      	bne.n	8000960 <secondTask+0x20>
            SendDustAlert(); // Send "ALERT" message via HC-05
 800095c:	f7ff ff60 	bl	8000820 <SendDustAlert>
        }

        osDelay(100); // Allow other tasks to execute
 8000960:	2064      	movs	r0, #100	@ 0x64
 8000962:	f00c f862 	bl	800ca2a <osDelay>
        if (osSemaphoreAcquire(alertSemaphoreHandle, osWaitForever) == osOK) {
 8000966:	e7ef      	b.n	8000948 <secondTask+0x8>
 8000968:	24004ef4 	.word	0x24004ef4

0800096c <_write>:
/* USER CODE BEGIN 0 */
// Redirecționare printf -> UART3


int _write(int file, char *ptr, int len)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	b29a      	uxth	r2, r3
 800097c:	f04f 33ff 	mov.w	r3, #4294967295
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	4804      	ldr	r0, [pc, #16]	@ (8000994 <_write+0x28>)
 8000984:	f009 fd94 	bl	800a4b0 <HAL_UART_Transmit>
	return len;
 8000988:	687b      	ldr	r3, [r7, #4]
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	24004e50 	.word	0x24004e50

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099c:	f001 f94c 	bl	8001c38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f878 	bl	8000a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a4:	f000 fac8 	bl	8000f38 <MX_GPIO_Init>
  MX_USB_OTG_HS_USB_Init();
 80009a8:	f000 fabe 	bl	8000f28 <MX_USB_OTG_HS_USB_Init>
  MX_ADC1_Init();
 80009ac:	f000 f8e2 	bl	8000b74 <MX_ADC1_Init>
  MX_TIM2_Init();
 80009b0:	f000 f97a 	bl	8000ca8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80009b4:	f000 fa20 	bl	8000df8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80009b8:	f000 f9d2 	bl	8000d60 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80009bc:	f000 fa68 	bl	8000e90 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("Sistem pornit. Începe monitorizarea..\r\n");
 80009c0:	4823      	ldr	r0, [pc, #140]	@ (8000a50 <main+0xb8>)
 80009c2:	f01c ff7f 	bl	801d8c4 <puts>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80009c6:	2100      	movs	r1, #0
 80009c8:	4822      	ldr	r0, [pc, #136]	@ (8000a54 <main+0xbc>)
 80009ca:	f008 fd59 	bl	8009480 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80009ce:	f00b ff3b 	bl	800c848 <osKernelInitialize>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of alertSemaphore */
  alertSemaphoreHandle = osSemaphoreNew(1, 1, &alertSemaphore_attributes);
 80009d2:	4a21      	ldr	r2, [pc, #132]	@ (8000a58 <main+0xc0>)
 80009d4:	2101      	movs	r1, #1
 80009d6:	2001      	movs	r0, #1
 80009d8:	f00c f9e2 	bl	800cda0 <osSemaphoreNew>
 80009dc:	4603      	mov	r3, r0
 80009de:	4a1f      	ldr	r2, [pc, #124]	@ (8000a5c <main+0xc4>)
 80009e0:	6013      	str	r3, [r2, #0]
	/* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SensorTimer */
  SensorTimerHandle = osTimerNew(Callback01, osTimerPeriodic, NULL, &SensorTimer_attributes);
 80009e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a60 <main+0xc8>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	2101      	movs	r1, #1
 80009e8:	481e      	ldr	r0, [pc, #120]	@ (8000a64 <main+0xcc>)
 80009ea:	f00c f84f 	bl	800ca8c <osTimerNew>
 80009ee:	4603      	mov	r3, r0
 80009f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000a68 <main+0xd0>)
 80009f2:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009f4:	4a1d      	ldr	r2, [pc, #116]	@ (8000a6c <main+0xd4>)
 80009f6:	2100      	movs	r1, #0
 80009f8:	481d      	ldr	r0, [pc, #116]	@ (8000a70 <main+0xd8>)
 80009fa:	f00b ff84 	bl	800c906 <osThreadNew>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4a1c      	ldr	r2, [pc, #112]	@ (8000a74 <main+0xdc>)
 8000a02:	6013      	str	r3, [r2, #0]

  /* creation of SensorTask */
  SensorTaskHandle = osThreadNew(mainTask, NULL, &SensorTask_attributes);
 8000a04:	4a1c      	ldr	r2, [pc, #112]	@ (8000a78 <main+0xe0>)
 8000a06:	2100      	movs	r1, #0
 8000a08:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <main+0xe4>)
 8000a0a:	f00b ff7c 	bl	800c906 <osThreadNew>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4a1b      	ldr	r2, [pc, #108]	@ (8000a80 <main+0xe8>)
 8000a12:	6013      	str	r3, [r2, #0]

  /* creation of CommTask */
  CommTaskHandle = osThreadNew(secondTask, NULL, &CommTask_attributes);
 8000a14:	4a1b      	ldr	r2, [pc, #108]	@ (8000a84 <main+0xec>)
 8000a16:	2100      	movs	r1, #0
 8000a18:	481b      	ldr	r0, [pc, #108]	@ (8000a88 <main+0xf0>)
 8000a1a:	f00b ff74 	bl	800c906 <osThreadNew>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	4a1a      	ldr	r2, [pc, #104]	@ (8000a8c <main+0xf4>)
 8000a22:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	alertSemaphoreHandle = osSemaphoreNew(1, 0, NULL);  // Binary semaphore
 8000a24:	2200      	movs	r2, #0
 8000a26:	2100      	movs	r1, #0
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f00c f9b9 	bl	800cda0 <osSemaphoreNew>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	4a0a      	ldr	r2, [pc, #40]	@ (8000a5c <main+0xc4>)
 8000a32:	6013      	str	r3, [r2, #0]
	    if (alertSemaphoreHandle == NULL) {
 8000a34:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <main+0xc4>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d104      	bne.n	8000a46 <main+0xae>
	        printf("Error: Semaphore initialization failed!\r\n");
 8000a3c:	4814      	ldr	r0, [pc, #80]	@ (8000a90 <main+0xf8>)
 8000a3e:	f01c ff41 	bl	801d8c4 <puts>
	        while (1);  // Halt the program if semaphore initialization fails
 8000a42:	bf00      	nop
 8000a44:	e7fd      	b.n	8000a42 <main+0xaa>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a46:	f00b ff23 	bl	800c890 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a4a:	bf00      	nop
 8000a4c:	e7fd      	b.n	8000a4a <main+0xb2>
 8000a4e:	bf00      	nop
 8000a50:	0801f948 	.word	0x0801f948
 8000a54:	24004cdc 	.word	0x24004cdc
 8000a58:	080228bc 	.word	0x080228bc
 8000a5c:	24004ef4 	.word	0x24004ef4
 8000a60:	080228ac 	.word	0x080228ac
 8000a64:	08001169 	.word	0x08001169
 8000a68:	24004ef0 	.word	0x24004ef0
 8000a6c:	08022840 	.word	0x08022840
 8000a70:	08001155 	.word	0x08001155
 8000a74:	24004ee4 	.word	0x24004ee4
 8000a78:	08022864 	.word	0x08022864
 8000a7c:	08000881 	.word	0x08000881
 8000a80:	24004ee8 	.word	0x24004ee8
 8000a84:	08022888 	.word	0x08022888
 8000a88:	08000941 	.word	0x08000941
 8000a8c:	24004eec 	.word	0x24004eec
 8000a90:	0801f970 	.word	0x0801f970

08000a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b09c      	sub	sp, #112	@ 0x70
 8000a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a9e:	224c      	movs	r2, #76	@ 0x4c
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f01c fffe 	bl	801daa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	2220      	movs	r2, #32
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f01c fff8 	bl	801daa4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ab4:	2002      	movs	r0, #2
 8000ab6:	f004 ffdb 	bl	8005a70 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000aba:	2300      	movs	r3, #0
 8000abc:	603b      	str	r3, [r7, #0]
 8000abe:	4b2c      	ldr	r3, [pc, #176]	@ (8000b70 <SystemClock_Config+0xdc>)
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	4a2b      	ldr	r2, [pc, #172]	@ (8000b70 <SystemClock_Config+0xdc>)
 8000ac4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ac8:	6193      	str	r3, [r2, #24]
 8000aca:	4b29      	ldr	r3, [pc, #164]	@ (8000b70 <SystemClock_Config+0xdc>)
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ad2:	603b      	str	r3, [r7, #0]
 8000ad4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ad6:	bf00      	nop
 8000ad8:	4b25      	ldr	r3, [pc, #148]	@ (8000b70 <SystemClock_Config+0xdc>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ae0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ae4:	d1f8      	bne.n	8000ad8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000ae6:	2321      	movs	r3, #33	@ 0x21
 8000ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000aea:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000af0:	2301      	movs	r3, #1
 8000af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000af4:	2302      	movs	r3, #2
 8000af6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000af8:	2302      	movs	r3, #2
 8000afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000afc:	2304      	movs	r3, #4
 8000afe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8000b00:	f240 1313 	movw	r3, #275	@ 0x113
 8000b04:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000b06:	2301      	movs	r3, #1
 8000b08:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b0a:	2304      	movs	r3, #4
 8000b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000b12:	2304      	movs	r3, #4
 8000b14:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b22:	4618      	mov	r0, r3
 8000b24:	f004 ffde 	bl	8005ae4 <HAL_RCC_OscConfig>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b2e:	f000 fb39 	bl	80011a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b32:	233f      	movs	r3, #63	@ 0x3f
 8000b34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b36:	2303      	movs	r3, #3
 8000b38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b3e:	2308      	movs	r3, #8
 8000b40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b42:	2340      	movs	r3, #64	@ 0x40
 8000b44:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b46:	2340      	movs	r3, #64	@ 0x40
 8000b48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b4e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b50:	2340      	movs	r3, #64	@ 0x40
 8000b52:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	2103      	movs	r1, #3
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f005 fb9d 	bl	8006298 <HAL_RCC_ClockConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000b64:	f000 fb1e 	bl	80011a4 <Error_Handler>
  }
}
 8000b68:	bf00      	nop
 8000b6a:	3770      	adds	r7, #112	@ 0x70
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	58024800 	.word	0x58024800

08000b74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08c      	sub	sp, #48	@ 0x30
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b86:	463b      	mov	r3, r7
 8000b88:	2224      	movs	r2, #36	@ 0x24
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f01c ff89 	bl	801daa4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b92:	4b40      	ldr	r3, [pc, #256]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000b94:	4a40      	ldr	r2, [pc, #256]	@ (8000c98 <MX_ADC1_Init+0x124>)
 8000b96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b98:	4b3e      	ldr	r3, [pc, #248]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000ba0:	2208      	movs	r2, #8
 8000ba2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000baa:	4b3a      	ldr	r3, [pc, #232]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bac:	2204      	movs	r2, #4
 8000bae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bb0:	4b38      	ldr	r3, [pc, #224]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bb6:	4b37      	ldr	r3, [pc, #220]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8000bbc:	4b35      	ldr	r3, [pc, #212]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bbe:	2203      	movs	r2, #3
 8000bc0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bc2:	4b34      	ldr	r3, [pc, #208]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bca:	4b32      	ldr	r3, [pc, #200]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bd0:	4b30      	ldr	r3, [pc, #192]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bdc:	4b2d      	ldr	r3, [pc, #180]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000be2:	4b2c      	ldr	r3, [pc, #176]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000be8:	4b2a      	ldr	r3, [pc, #168]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000bf0:	4b28      	ldr	r3, [pc, #160]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bf6:	4827      	ldr	r0, [pc, #156]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000bf8:	f001 fb7a 	bl	80022f0 <HAL_ADC_Init>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000c02:	f000 facf 	bl	80011a4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c06:	2300      	movs	r3, #0
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4820      	ldr	r0, [pc, #128]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000c12:	f002 ff5f 	bl	8003ad4 <HAL_ADCEx_MultiModeConfigChannel>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000c1c:	f000 fac2 	bl	80011a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000c20:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <MX_ADC1_Init+0x128>)
 8000c22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c24:	2306      	movs	r3, #6
 8000c26:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000c28:	2305      	movs	r3, #5
 8000c2a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c2c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c30:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c32:	2304      	movs	r3, #4
 8000c34:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c40:	463b      	mov	r3, r7
 8000c42:	4619      	mov	r1, r3
 8000c44:	4813      	ldr	r0, [pc, #76]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000c46:	f001 ff5b 	bl	8002b00 <HAL_ADC_ConfigChannel>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000c50:	f000 faa8 	bl	80011a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c54:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <MX_ADC1_Init+0x12c>)
 8000c56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c58:	230c      	movs	r3, #12
 8000c5a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	4619      	mov	r1, r3
 8000c60:	480c      	ldr	r0, [pc, #48]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000c62:	f001 ff4d 	bl	8002b00 <HAL_ADC_ConfigChannel>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000c6c:	f000 fa9a 	bl	80011a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <MX_ADC1_Init+0x130>)
 8000c72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c74:	2312      	movs	r3, #18
 8000c76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c78:	463b      	mov	r3, r7
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4805      	ldr	r0, [pc, #20]	@ (8000c94 <MX_ADC1_Init+0x120>)
 8000c7e:	f001 ff3f 	bl	8002b00 <HAL_ADC_ConfigChannel>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000c88:	f000 fa8c 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c8c:	bf00      	nop
 8000c8e:	3730      	adds	r7, #48	@ 0x30
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	24004c6c 	.word	0x24004c6c
 8000c98:	40022000 	.word	0x40022000
 8000c9c:	2a000400 	.word	0x2a000400
 8000ca0:	3ef08000 	.word	0x3ef08000
 8000ca4:	14f00020 	.word	0x14f00020

08000ca8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	@ 0x28
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cba:	463b      	mov	r3, r7
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
 8000cc8:	615a      	str	r2, [r3, #20]
 8000cca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ccc:	4b23      	ldr	r3, [pc, #140]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000cce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8000cd4:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000cd6:	f240 3247 	movw	r2, #839	@ 0x347
 8000cda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000ce4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ce8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cea:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000cf6:	4819      	ldr	r0, [pc, #100]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000cf8:	f008 fb6a 	bl	80093d0 <HAL_TIM_PWM_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000d02:	f000 fa4f 	bl	80011a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	4619      	mov	r1, r3
 8000d14:	4811      	ldr	r0, [pc, #68]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000d16:	f009 fac1 	bl	800a29c <HAL_TIMEx_MasterConfigSynchronization>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000d20:	f000 fa40 	bl	80011a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d24:	2360      	movs	r3, #96	@ 0x60
 8000d26:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 320;
 8000d28:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d2c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d36:	463b      	mov	r3, r7
 8000d38:	2200      	movs	r2, #0
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4807      	ldr	r0, [pc, #28]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000d3e:	f008 fdc3 	bl	80098c8 <HAL_TIM_PWM_ConfigChannel>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8000d48:	f000 fa2c 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d4c:	4803      	ldr	r0, [pc, #12]	@ (8000d5c <MX_TIM2_Init+0xb4>)
 8000d4e:	f000 fb21 	bl	8001394 <HAL_TIM_MspPostInit>

}
 8000d52:	bf00      	nop
 8000d54:	3728      	adds	r7, #40	@ 0x28
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	24004cdc 	.word	0x24004cdc

08000d60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d64:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d66:	4a23      	ldr	r2, [pc, #140]	@ (8000df4 <MX_USART1_UART_Init+0x94>)
 8000d68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d6c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d84:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d86:	220c      	movs	r2, #12
 8000d88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d8a:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d96:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000da2:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000da8:	4811      	ldr	r0, [pc, #68]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000daa:	f009 fb31 	bl	800a410 <HAL_UART_Init>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000db4:	f000 f9f6 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db8:	2100      	movs	r1, #0
 8000dba:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000dbc:	f00a ff01 	bl	800bbc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000dc6:	f000 f9ed 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4808      	ldr	r0, [pc, #32]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000dce:	f00a ff36 	bl	800bc3e <HAL_UARTEx_SetRxFifoThreshold>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000dd8:	f000 f9e4 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000ddc:	4804      	ldr	r0, [pc, #16]	@ (8000df0 <MX_USART1_UART_Init+0x90>)
 8000dde:	f00a feb7 	bl	800bb50 <HAL_UARTEx_DisableFifoMode>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000de8:	f000 f9dc 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	24004d28 	.word	0x24004d28
 8000df4:	40011000 	.word	0x40011000

08000df8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000dfe:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <MX_USART2_UART_Init+0x94>)
 8000e00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000e02:	4b21      	ldr	r3, [pc, #132]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e10:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e1e:	220c      	movs	r2, #12
 8000e20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e28:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2e:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e34:	4b14      	ldr	r3, [pc, #80]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e40:	4811      	ldr	r0, [pc, #68]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e42:	f009 fae5 	bl	800a410 <HAL_UART_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e4c:	f000 f9aa 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e50:	2100      	movs	r1, #0
 8000e52:	480d      	ldr	r0, [pc, #52]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e54:	f00a feb5 	bl	800bbc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000e5e:	f000 f9a1 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e62:	2100      	movs	r1, #0
 8000e64:	4808      	ldr	r0, [pc, #32]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e66:	f00a feea 	bl	800bc3e <HAL_UARTEx_SetRxFifoThreshold>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e70:	f000 f998 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e76:	f00a fe6b 	bl	800bb50 <HAL_UARTEx_DisableFifoMode>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e80:	f000 f990 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	24004dbc 	.word	0x24004dbc
 8000e8c:	40004400 	.word	0x40004400

08000e90 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e94:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000e96:	4a23      	ldr	r2, [pc, #140]	@ (8000f24 <MX_USART3_UART_Init+0x94>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e9a:	4b21      	ldr	r3, [pc, #132]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b1c      	ldr	r3, [pc, #112]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b19      	ldr	r3, [pc, #100]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b17      	ldr	r3, [pc, #92]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ec6:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ed2:	4b13      	ldr	r3, [pc, #76]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ed8:	4811      	ldr	r0, [pc, #68]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eda:	f009 fa99 	bl	800a410 <HAL_UART_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ee4:	f000 f95e 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ee8:	2100      	movs	r1, #0
 8000eea:	480d      	ldr	r0, [pc, #52]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eec:	f00a fe69 	bl	800bbc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ef6:	f000 f955 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000efa:	2100      	movs	r1, #0
 8000efc:	4808      	ldr	r0, [pc, #32]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000efe:	f00a fe9e 	bl	800bc3e <HAL_UARTEx_SetRxFifoThreshold>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f08:	f000 f94c 	bl	80011a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f0c:	4804      	ldr	r0, [pc, #16]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000f0e:	f00a fe1f 	bl	800bb50 <HAL_UARTEx_DisableFifoMode>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f18:	f000 f944 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	24004e50 	.word	0x24004e50
 8000f24:	40004800 	.word	0x40004800

08000f28 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
	...

08000f38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08c      	sub	sp, #48	@ 0x30
 8000f3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3e:	f107 031c 	add.w	r3, r7, #28
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4e:	4b7a      	ldr	r3, [pc, #488]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	4a78      	ldr	r2, [pc, #480]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f5e:	4b76      	ldr	r3, [pc, #472]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f64:	f003 0304 	and.w	r3, r3, #4
 8000f68:	61bb      	str	r3, [r7, #24]
 8000f6a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6c:	4b72      	ldr	r3, [pc, #456]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	4a71      	ldr	r2, [pc, #452]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7c:	4b6e      	ldr	r3, [pc, #440]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	4b6b      	ldr	r3, [pc, #428]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f90:	4a69      	ldr	r2, [pc, #420]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9a:	4b67      	ldr	r3, [pc, #412]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa0:	f003 0301 	and.w	r3, r3, #1
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa8:	4b63      	ldr	r3, [pc, #396]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fae:	4a62      	ldr	r2, [pc, #392]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb8:	4b5f      	ldr	r3, [pc, #380]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc6:	4b5c      	ldr	r3, [pc, #368]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fcc:	4a5a      	ldr	r2, [pc, #360]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fce:	f043 0308 	orr.w	r3, r3, #8
 8000fd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fd6:	4b58      	ldr	r3, [pc, #352]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fdc:	f003 0308 	and.w	r3, r3, #8
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fe4:	4b54      	ldr	r3, [pc, #336]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fea:	4a53      	ldr	r2, [pc, #332]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000fec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ff0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ff4:	4b50      	ldr	r3, [pc, #320]	@ (8001138 <MX_GPIO_Init+0x200>)
 8000ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001002:	4b4d      	ldr	r3, [pc, #308]	@ (8001138 <MX_GPIO_Init+0x200>)
 8001004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001008:	4a4b      	ldr	r2, [pc, #300]	@ (8001138 <MX_GPIO_Init+0x200>)
 800100a:	f043 0310 	orr.w	r3, r3, #16
 800100e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001012:	4b49      	ldr	r3, [pc, #292]	@ (8001138 <MX_GPIO_Init+0x200>)
 8001014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001018:	f003 0310 	and.w	r3, r3, #16
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	2140      	movs	r1, #64	@ 0x40
 8001024:	4845      	ldr	r0, [pc, #276]	@ (800113c <MX_GPIO_Init+0x204>)
 8001026:	f004 fd09 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001030:	4843      	ldr	r0, [pc, #268]	@ (8001140 <MX_GPIO_Init+0x208>)
 8001032:	f004 fd03 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800103c:	4841      	ldr	r0, [pc, #260]	@ (8001144 <MX_GPIO_Init+0x20c>)
 800103e:	f004 fcfd 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2102      	movs	r1, #2
 8001046:	4840      	ldr	r0, [pc, #256]	@ (8001148 <MX_GPIO_Init+0x210>)
 8001048:	f004 fcf8 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800104c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001052:	2300      	movs	r3, #0
 8001054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800105a:	f107 031c 	add.w	r3, r7, #28
 800105e:	4619      	mov	r1, r3
 8001060:	483a      	ldr	r0, [pc, #232]	@ (800114c <MX_GPIO_Init+0x214>)
 8001062:	f004 fb43 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001066:	2340      	movs	r3, #64	@ 0x40
 8001068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106a:	2301      	movs	r3, #1
 800106c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	4619      	mov	r1, r3
 800107c:	482f      	ldr	r0, [pc, #188]	@ (800113c <MX_GPIO_Init+0x204>)
 800107e:	f004 fb35 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8001082:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	2300      	movs	r3, #0
 8001092:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001094:	f107 031c 	add.w	r3, r7, #28
 8001098:	4619      	mov	r1, r3
 800109a:	4829      	ldr	r0, [pc, #164]	@ (8001140 <MX_GPIO_Init+0x208>)
 800109c:	f004 fb26 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 80010a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a6:	2301      	movs	r3, #1
 80010a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2300      	movs	r3, #0
 80010b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	4619      	mov	r1, r3
 80010b8:	4822      	ldr	r0, [pc, #136]	@ (8001144 <MX_GPIO_Init+0x20c>)
 80010ba:	f004 fb17 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 80010be:	2380      	movs	r3, #128	@ 0x80
 80010c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	4619      	mov	r1, r3
 80010d2:	481f      	ldr	r0, [pc, #124]	@ (8001150 <MX_GPIO_Init+0x218>)
 80010d4:	f004 fb0a 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 80010d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 031c 	add.w	r3, r7, #28
 80010ea:	4619      	mov	r1, r3
 80010ec:	4813      	ldr	r0, [pc, #76]	@ (800113c <MX_GPIO_Init+0x204>)
 80010ee:	f004 fafd 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 80010f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f8:	2302      	movs	r3, #2
 80010fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001104:	230a      	movs	r3, #10
 8001106:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	4619      	mov	r1, r3
 800110e:	480b      	ldr	r0, [pc, #44]	@ (800113c <MX_GPIO_Init+0x204>)
 8001110:	f004 faec 	bl	80056ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8001114:	2302      	movs	r3, #2
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001118:	2301      	movs	r3, #1
 800111a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2300      	movs	r3, #0
 8001122:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	4619      	mov	r1, r3
 800112a:	4807      	ldr	r0, [pc, #28]	@ (8001148 <MX_GPIO_Init+0x210>)
 800112c:	f004 fade 	bl	80056ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001130:	bf00      	nop
 8001132:	3730      	adds	r7, #48	@ 0x30
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	58024400 	.word	0x58024400
 800113c:	58020000 	.word	0x58020000
 8001140:	58020400 	.word	0x58020400
 8001144:	58020c00 	.word	0x58020c00
 8001148:	58021000 	.word	0x58021000
 800114c:	58020800 	.word	0x58020800
 8001150:	58021800 	.word	0x58021800

08001154 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 800115c:	f00a fdfc 	bl	800bd58 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8001160:	2001      	movs	r0, #1
 8001162:	f00b fc62 	bl	800ca2a <osDelay>
 8001166:	e7fb      	b.n	8001160 <StartDefaultTask+0xc>

08001168 <Callback01>:
/* USER CODE END Header_mainTask */


/* Callback01 function */
void Callback01(void *argument)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */

  /* USER CODE END Callback01 */
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8001184:	f107 0318 	add.w	r3, r7, #24
 8001188:	60fb      	str	r3, [r7, #12]
	        printf("Bluetooth transmission complete.\r\n");
	    }
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a04      	ldr	r2, [pc, #16]	@ (80011a0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d101      	bne.n	8001198 <HAL_TIM_PeriodElapsedCallback+0x1c>
    HAL_IncTick();
 8001194:	f000 fd8c 	bl	8001cb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40001000 	.word	0x40001000

080011a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a8:	b672      	cpsid	i
}
 80011aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <Error_Handler+0x8>

080011b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b6:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <HAL_MspInit+0x38>)
 80011b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011bc:	4a0a      	ldr	r2, [pc, #40]	@ (80011e8 <HAL_MspInit+0x38>)
 80011be:	f043 0302 	orr.w	r3, r3, #2
 80011c2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <HAL_MspInit+0x38>)
 80011c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	210f      	movs	r1, #15
 80011d8:	f06f 0001 	mvn.w	r0, #1
 80011dc:	f002 fe14 	bl	8003e08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	58024400 	.word	0x58024400

080011ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b0ba      	sub	sp, #232	@ 0xe8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001204:	f107 0318 	add.w	r3, r7, #24
 8001208:	22b8      	movs	r2, #184	@ 0xb8
 800120a:	2100      	movs	r1, #0
 800120c:	4618      	mov	r0, r3
 800120e:	f01c fc49 	bl	801daa4 <memset>
  if(hadc->Instance==ADC1)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a4a      	ldr	r2, [pc, #296]	@ (8001340 <HAL_ADC_MspInit+0x154>)
 8001218:	4293      	cmp	r3, r2
 800121a:	f040 808c 	bne.w	8001336 <HAL_ADC_MspInit+0x14a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800121e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001222:	f04f 0300 	mov.w	r3, #0
 8001226:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 800122a:	2301      	movs	r3, #1
 800122c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 24;
 800122e:	2318      	movs	r3, #24
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001232:	2302      	movs	r3, #2
 8001234:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001236:	2302      	movs	r3, #2
 8001238:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800123a:	2302      	movs	r3, #2
 800123c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800123e:	23c0      	movs	r3, #192	@ 0xc0
 8001240:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001242:	2300      	movs	r3, #0
 8001244:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800124a:	2300      	movs	r3, #0
 800124c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001250:	f107 0318 	add.w	r3, r7, #24
 8001254:	4618      	mov	r0, r3
 8001256:	f005 fbed 	bl	8006a34 <HAL_RCCEx_PeriphCLKConfig>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8001260:	f7ff ffa0 	bl	80011a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001264:	4b37      	ldr	r3, [pc, #220]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 8001266:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800126a:	4a36      	ldr	r2, [pc, #216]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 800126c:	f043 0320 	orr.w	r3, r3, #32
 8001270:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001274:	4b33      	ldr	r3, [pc, #204]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 8001276:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800127a:	f003 0320 	and.w	r3, r3, #32
 800127e:	617b      	str	r3, [r7, #20]
 8001280:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	4b30      	ldr	r3, [pc, #192]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 8001284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001288:	4a2e      	ldr	r2, [pc, #184]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 800128a:	f043 0304 	orr.w	r3, r3, #4
 800128e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001292:	4b2c      	ldr	r3, [pc, #176]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 8001294:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001298:	f003 0304 	and.w	r3, r3, #4
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a0:	4b28      	ldr	r3, [pc, #160]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 80012a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a6:	4a27      	ldr	r2, [pc, #156]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012b0:	4b24      	ldr	r3, [pc, #144]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 80012b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	4b21      	ldr	r3, [pc, #132]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 80012c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001344 <HAL_ADC_MspInit+0x158>)
 80012d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA3     ------> ADC1_INP15
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012dc:	2301      	movs	r3, #1
 80012de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e2:	2303      	movs	r3, #3
 80012e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012f2:	4619      	mov	r1, r3
 80012f4:	4814      	ldr	r0, [pc, #80]	@ (8001348 <HAL_ADC_MspInit+0x15c>)
 80012f6:	f004 f9f9 	bl	80056ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012fa:	2308      	movs	r3, #8
 80012fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001300:	2303      	movs	r3, #3
 8001302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001310:	4619      	mov	r1, r3
 8001312:	480e      	ldr	r0, [pc, #56]	@ (800134c <HAL_ADC_MspInit+0x160>)
 8001314:	f004 f9ea 	bl	80056ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001318:	2302      	movs	r3, #2
 800131a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800131e:	2303      	movs	r3, #3
 8001320:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800132e:	4619      	mov	r1, r3
 8001330:	4807      	ldr	r0, [pc, #28]	@ (8001350 <HAL_ADC_MspInit+0x164>)
 8001332:	f004 f9db 	bl	80056ec <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001336:	bf00      	nop
 8001338:	37e8      	adds	r7, #232	@ 0xe8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40022000 	.word	0x40022000
 8001344:	58024400 	.word	0x58024400
 8001348:	58020800 	.word	0x58020800
 800134c:	58020000 	.word	0x58020000
 8001350:	58020400 	.word	0x58020400

08001354 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001364:	d10e      	bne.n	8001384 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <HAL_TIM_PWM_MspInit+0x3c>)
 8001368:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800136c:	4a08      	ldr	r2, [pc, #32]	@ (8001390 <HAL_TIM_PWM_MspInit+0x3c>)
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_TIM_PWM_MspInit+0x3c>)
 8001378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	58024400 	.word	0x58024400

08001394 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b4:	d11e      	bne.n	80013f4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <HAL_TIM_MspPostInit+0x68>)
 80013b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013bc:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <HAL_TIM_MspPostInit+0x68>)
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <HAL_TIM_MspPostInit+0x68>)
 80013c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013d4:	2301      	movs	r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013e4:	2301      	movs	r3, #1
 80013e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	4619      	mov	r1, r3
 80013ee:	4804      	ldr	r0, [pc, #16]	@ (8001400 <HAL_TIM_MspPostInit+0x6c>)
 80013f0:	f004 f97c 	bl	80056ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80013f4:	bf00      	nop
 80013f6:	3720      	adds	r7, #32
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	58024400 	.word	0x58024400
 8001400:	58020000 	.word	0x58020000

08001404 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b0bc      	sub	sp, #240	@ 0xf0
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800141c:	f107 0320 	add.w	r3, r7, #32
 8001420:	22b8      	movs	r2, #184	@ 0xb8
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f01c fb3d 	bl	801daa4 <memset>
  if(huart->Instance==USART1)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a88      	ldr	r2, [pc, #544]	@ (8001650 <HAL_UART_MspInit+0x24c>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d15c      	bne.n	80014ee <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001434:	f04f 0201 	mov.w	r2, #1
 8001438:	f04f 0300 	mov.w	r3, #0
 800143c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001446:	f107 0320 	add.w	r3, r7, #32
 800144a:	4618      	mov	r0, r3
 800144c:	f005 faf2 	bl	8006a34 <HAL_RCCEx_PeriphCLKConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001456:	f7ff fea5 	bl	80011a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800145a:	4b7e      	ldr	r3, [pc, #504]	@ (8001654 <HAL_UART_MspInit+0x250>)
 800145c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001460:	4a7c      	ldr	r2, [pc, #496]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001462:	f043 0310 	orr.w	r3, r3, #16
 8001466:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800146a:	4b7a      	ldr	r3, [pc, #488]	@ (8001654 <HAL_UART_MspInit+0x250>)
 800146c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001470:	f003 0310 	and.w	r3, r3, #16
 8001474:	61fb      	str	r3, [r7, #28]
 8001476:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001478:	4b76      	ldr	r3, [pc, #472]	@ (8001654 <HAL_UART_MspInit+0x250>)
 800147a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147e:	4a75      	ldr	r2, [pc, #468]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001488:	4b72      	ldr	r3, [pc, #456]	@ (8001654 <HAL_UART_MspInit+0x250>)
 800148a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	61bb      	str	r3, [r7, #24]
 8001494:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800149a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80014b0:	2304      	movs	r3, #4
 80014b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014ba:	4619      	mov	r1, r3
 80014bc:	4866      	ldr	r0, [pc, #408]	@ (8001658 <HAL_UART_MspInit+0x254>)
 80014be:	f004 f915 	bl	80056ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80014c2:	2340      	movs	r3, #64	@ 0x40
 80014c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014da:	2307      	movs	r3, #7
 80014dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014e4:	4619      	mov	r1, r3
 80014e6:	485c      	ldr	r0, [pc, #368]	@ (8001658 <HAL_UART_MspInit+0x254>)
 80014e8:	f004 f900 	bl	80056ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014ec:	e0ac      	b.n	8001648 <HAL_UART_MspInit+0x244>
  else if(huart->Instance==USART2)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a5a      	ldr	r2, [pc, #360]	@ (800165c <HAL_UART_MspInit+0x258>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d15b      	bne.n	80015b0 <HAL_UART_MspInit+0x1ac>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014f8:	f04f 0202 	mov.w	r2, #2
 80014fc:	f04f 0300 	mov.w	r3, #0
 8001500:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001504:	2300      	movs	r3, #0
 8001506:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800150a:	f107 0320 	add.w	r3, r7, #32
 800150e:	4618      	mov	r0, r3
 8001510:	f005 fa90 	bl	8006a34 <HAL_RCCEx_PeriphCLKConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <HAL_UART_MspInit+0x11a>
      Error_Handler();
 800151a:	f7ff fe43 	bl	80011a4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800151e:	4b4d      	ldr	r3, [pc, #308]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001524:	4a4b      	ldr	r2, [pc, #300]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800152a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800152e:	4b49      	ldr	r3, [pc, #292]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001530:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001538:	617b      	str	r3, [r7, #20]
 800153a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800153c:	4b45      	ldr	r3, [pc, #276]	@ (8001654 <HAL_UART_MspInit+0x250>)
 800153e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001542:	4a44      	ldr	r2, [pc, #272]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001544:	f043 0308 	orr.w	r3, r3, #8
 8001548:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800154c:	4b41      	ldr	r3, [pc, #260]	@ (8001654 <HAL_UART_MspInit+0x250>)
 800154e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001552:	f003 0308 	and.w	r3, r3, #8
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800155a:	2320      	movs	r3, #32
 800155c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001572:	2307      	movs	r3, #7
 8001574:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001578:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800157c:	4619      	mov	r1, r3
 800157e:	4838      	ldr	r0, [pc, #224]	@ (8001660 <HAL_UART_MspInit+0x25c>)
 8001580:	f004 f8b4 	bl	80056ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001584:	2340      	movs	r3, #64	@ 0x40
 8001586:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158a:	2302      	movs	r3, #2
 800158c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001590:	2301      	movs	r3, #1
 8001592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800159c:	2307      	movs	r3, #7
 800159e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015a6:	4619      	mov	r1, r3
 80015a8:	482d      	ldr	r0, [pc, #180]	@ (8001660 <HAL_UART_MspInit+0x25c>)
 80015aa:	f004 f89f 	bl	80056ec <HAL_GPIO_Init>
}
 80015ae:	e04b      	b.n	8001648 <HAL_UART_MspInit+0x244>
  else if(huart->Instance==USART3)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001664 <HAL_UART_MspInit+0x260>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d146      	bne.n	8001648 <HAL_UART_MspInit+0x244>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015ba:	f04f 0202 	mov.w	r2, #2
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80015c6:	2300      	movs	r3, #0
 80015c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015cc:	f107 0320 	add.w	r3, r7, #32
 80015d0:	4618      	mov	r0, r3
 80015d2:	f005 fa2f 	bl	8006a34 <HAL_RCCEx_PeriphCLKConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 80015dc:	f7ff fde2 	bl	80011a4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <HAL_UART_MspInit+0x250>)
 80015e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001654 <HAL_UART_MspInit+0x250>)
 80015e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015f0:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <HAL_UART_MspInit+0x250>)
 80015f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001604:	4a13      	ldr	r2, [pc, #76]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800160e:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <HAL_UART_MspInit+0x250>)
 8001610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 800161c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001620:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001630:	2300      	movs	r3, #0
 8001632:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001636:	2307      	movs	r3, #7
 8001638:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800163c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001640:	4619      	mov	r1, r3
 8001642:	4807      	ldr	r0, [pc, #28]	@ (8001660 <HAL_UART_MspInit+0x25c>)
 8001644:	f004 f852 	bl	80056ec <HAL_GPIO_Init>
}
 8001648:	bf00      	nop
 800164a:	37f0      	adds	r7, #240	@ 0xf0
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40011000 	.word	0x40011000
 8001654:	58024400 	.word	0x58024400
 8001658:	58020400 	.word	0x58020400
 800165c:	40004400 	.word	0x40004400
 8001660:	58020c00 	.word	0x58020c00
 8001664:	40004800 	.word	0x40004800

08001668 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b090      	sub	sp, #64	@ 0x40
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2b0f      	cmp	r3, #15
 8001674:	d827      	bhi.n	80016c6 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001676:	2200      	movs	r2, #0
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	2036      	movs	r0, #54	@ 0x36
 800167c:	f002 fbc4 	bl	8003e08 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001680:	2036      	movs	r0, #54	@ 0x36
 8001682:	f002 fbdb 	bl	8003e3c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001686:	4a29      	ldr	r2, [pc, #164]	@ (800172c <HAL_InitTick+0xc4>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800168c:	4b28      	ldr	r3, [pc, #160]	@ (8001730 <HAL_InitTick+0xc8>)
 800168e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001692:	4a27      	ldr	r2, [pc, #156]	@ (8001730 <HAL_InitTick+0xc8>)
 8001694:	f043 0310 	orr.w	r3, r3, #16
 8001698:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800169c:	4b24      	ldr	r3, [pc, #144]	@ (8001730 <HAL_InitTick+0xc8>)
 800169e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016a2:	f003 0310 	and.w	r3, r3, #16
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016aa:	f107 0210 	add.w	r2, r7, #16
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f005 f97b 	bl	80069b0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80016ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d106      	bne.n	80016d2 <HAL_InitTick+0x6a>
 80016c4:	e001      	b.n	80016ca <HAL_InitTick+0x62>
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e02b      	b.n	8001722 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016ca:	f005 f945 	bl	8006958 <HAL_RCC_GetPCLK1Freq>
 80016ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80016d0:	e004      	b.n	80016dc <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016d2:	f005 f941 	bl	8006958 <HAL_RCC_GetPCLK1Freq>
 80016d6:	4603      	mov	r3, r0
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016de:	4a15      	ldr	r2, [pc, #84]	@ (8001734 <HAL_InitTick+0xcc>)
 80016e0:	fba2 2303 	umull	r2, r3, r2, r3
 80016e4:	0c9b      	lsrs	r3, r3, #18
 80016e6:	3b01      	subs	r3, #1
 80016e8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016ea:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <HAL_InitTick+0xd0>)
 80016ec:	4a13      	ldr	r2, [pc, #76]	@ (800173c <HAL_InitTick+0xd4>)
 80016ee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <HAL_InitTick+0xd0>)
 80016f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016f6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <HAL_InitTick+0xd0>)
 80016fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016fc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <HAL_InitTick+0xd0>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <HAL_InitTick+0xd0>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800170a:	480b      	ldr	r0, [pc, #44]	@ (8001738 <HAL_InitTick+0xd0>)
 800170c:	f007 fd78 	bl	8009200 <HAL_TIM_Base_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d104      	bne.n	8001720 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001716:	4808      	ldr	r0, [pc, #32]	@ (8001738 <HAL_InitTick+0xd0>)
 8001718:	f007 fdd4 	bl	80092c4 <HAL_TIM_Base_Start_IT>
 800171c:	4603      	mov	r3, r0
 800171e:	e000      	b.n	8001722 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	3740      	adds	r7, #64	@ 0x40
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	24000008 	.word	0x24000008
 8001730:	58024400 	.word	0x58024400
 8001734:	431bde83 	.word	0x431bde83
 8001738:	24004f48 	.word	0x24004f48
 800173c:	40001000 	.word	0x40001000

08001740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <NMI_Handler+0x4>

08001748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <HardFault_Handler+0x4>

08001750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <MemManage_Handler+0x4>

08001758 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <BusFault_Handler+0x4>

08001760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <UsageFault_Handler+0x4>

08001768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
	...

08001778 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <TIM6_DAC_IRQHandler+0x10>)
 800177e:	f007 ff9b 	bl	80096b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	24004f48 	.word	0x24004f48

0800178c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return 1;
 8001790:	2301      	movs	r3, #1
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <_kill>:

int _kill(int pid, int sig)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017a6:	4b05      	ldr	r3, [pc, #20]	@ (80017bc <_kill+0x20>)
 80017a8:	2216      	movs	r2, #22
 80017aa:	601a      	str	r2, [r3, #0]
  return -1;
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	2400cf04 	.word	0x2400cf04

080017c0 <_exit>:

void _exit (int status)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017c8:	f04f 31ff 	mov.w	r1, #4294967295
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ffe5 	bl	800179c <_kill>
  while (1) {}    /* Make sure we hang here */
 80017d2:	bf00      	nop
 80017d4:	e7fd      	b.n	80017d2 <_exit+0x12>

080017d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b086      	sub	sp, #24
 80017da:	af00      	add	r7, sp, #0
 80017dc:	60f8      	str	r0, [r7, #12]
 80017de:	60b9      	str	r1, [r7, #8]
 80017e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]
 80017e6:	e00a      	b.n	80017fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017e8:	f3af 8000 	nop.w
 80017ec:	4601      	mov	r1, r0
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	60ba      	str	r2, [r7, #8]
 80017f4:	b2ca      	uxtb	r2, r1
 80017f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	3301      	adds	r3, #1
 80017fc:	617b      	str	r3, [r7, #20]
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	429a      	cmp	r2, r3
 8001804:	dbf0      	blt.n	80017e8 <_read+0x12>
  }

  return len;
 8001806:	687b      	ldr	r3, [r7, #4]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800181c:	4618      	mov	r0, r3
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001838:	605a      	str	r2, [r3, #4]
  return 0;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <_isatty>:

int _isatty(int file)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001850:	2301      	movs	r3, #1
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800185e:	b480      	push	{r7}
 8001860:	b085      	sub	sp, #20
 8001862:	af00      	add	r7, sp, #0
 8001864:	60f8      	str	r0, [r7, #12]
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001880:	4a14      	ldr	r2, [pc, #80]	@ (80018d4 <_sbrk+0x5c>)
 8001882:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <_sbrk+0x60>)
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d102      	bne.n	800189a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001894:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <_sbrk+0x64>)
 8001896:	4a12      	ldr	r2, [pc, #72]	@ (80018e0 <_sbrk+0x68>)
 8001898:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d205      	bcs.n	80018b4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80018a8:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <_sbrk+0x6c>)
 80018aa:	220c      	movs	r2, #12
 80018ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	e009      	b.n	80018c8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b4:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <_sbrk+0x64>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ba:	4b08      	ldr	r3, [pc, #32]	@ (80018dc <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	4a06      	ldr	r2, [pc, #24]	@ (80018dc <_sbrk+0x64>)
 80018c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018c6:	68fb      	ldr	r3, [r7, #12]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	371c      	adds	r7, #28
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	24050000 	.word	0x24050000
 80018d8:	00000400 	.word	0x00000400
 80018dc:	24004f94 	.word	0x24004f94
 80018e0:	2400cf18 	.word	0x2400cf18
 80018e4:	2400cf04 	.word	0x2400cf04

080018e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018ec:	4b32      	ldr	r3, [pc, #200]	@ (80019b8 <SystemInit+0xd0>)
 80018ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f2:	4a31      	ldr	r2, [pc, #196]	@ (80019b8 <SystemInit+0xd0>)
 80018f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018fc:	4b2f      	ldr	r3, [pc, #188]	@ (80019bc <SystemInit+0xd4>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 030f 	and.w	r3, r3, #15
 8001904:	2b06      	cmp	r3, #6
 8001906:	d807      	bhi.n	8001918 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001908:	4b2c      	ldr	r3, [pc, #176]	@ (80019bc <SystemInit+0xd4>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f023 030f 	bic.w	r3, r3, #15
 8001910:	4a2a      	ldr	r2, [pc, #168]	@ (80019bc <SystemInit+0xd4>)
 8001912:	f043 0307 	orr.w	r3, r3, #7
 8001916:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001918:	4b29      	ldr	r3, [pc, #164]	@ (80019c0 <SystemInit+0xd8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a28      	ldr	r2, [pc, #160]	@ (80019c0 <SystemInit+0xd8>)
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001924:	4b26      	ldr	r3, [pc, #152]	@ (80019c0 <SystemInit+0xd8>)
 8001926:	2200      	movs	r2, #0
 8001928:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800192a:	4b25      	ldr	r3, [pc, #148]	@ (80019c0 <SystemInit+0xd8>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	4924      	ldr	r1, [pc, #144]	@ (80019c0 <SystemInit+0xd8>)
 8001930:	4b24      	ldr	r3, [pc, #144]	@ (80019c4 <SystemInit+0xdc>)
 8001932:	4013      	ands	r3, r2
 8001934:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001936:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <SystemInit+0xd4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0308 	and.w	r3, r3, #8
 800193e:	2b00      	cmp	r3, #0
 8001940:	d007      	beq.n	8001952 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001942:	4b1e      	ldr	r3, [pc, #120]	@ (80019bc <SystemInit+0xd4>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 030f 	bic.w	r3, r3, #15
 800194a:	4a1c      	ldr	r2, [pc, #112]	@ (80019bc <SystemInit+0xd4>)
 800194c:	f043 0307 	orr.w	r3, r3, #7
 8001950:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001952:	4b1b      	ldr	r3, [pc, #108]	@ (80019c0 <SystemInit+0xd8>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001958:	4b19      	ldr	r3, [pc, #100]	@ (80019c0 <SystemInit+0xd8>)
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800195e:	4b18      	ldr	r3, [pc, #96]	@ (80019c0 <SystemInit+0xd8>)
 8001960:	2200      	movs	r2, #0
 8001962:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001964:	4b16      	ldr	r3, [pc, #88]	@ (80019c0 <SystemInit+0xd8>)
 8001966:	4a18      	ldr	r2, [pc, #96]	@ (80019c8 <SystemInit+0xe0>)
 8001968:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800196a:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <SystemInit+0xd8>)
 800196c:	4a17      	ldr	r2, [pc, #92]	@ (80019cc <SystemInit+0xe4>)
 800196e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001970:	4b13      	ldr	r3, [pc, #76]	@ (80019c0 <SystemInit+0xd8>)
 8001972:	4a17      	ldr	r2, [pc, #92]	@ (80019d0 <SystemInit+0xe8>)
 8001974:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001976:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <SystemInit+0xd8>)
 8001978:	2200      	movs	r2, #0
 800197a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800197c:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <SystemInit+0xd8>)
 800197e:	4a14      	ldr	r2, [pc, #80]	@ (80019d0 <SystemInit+0xe8>)
 8001980:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001982:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <SystemInit+0xd8>)
 8001984:	2200      	movs	r2, #0
 8001986:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001988:	4b0d      	ldr	r3, [pc, #52]	@ (80019c0 <SystemInit+0xd8>)
 800198a:	4a11      	ldr	r2, [pc, #68]	@ (80019d0 <SystemInit+0xe8>)
 800198c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800198e:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <SystemInit+0xd8>)
 8001990:	2200      	movs	r2, #0
 8001992:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001994:	4b0a      	ldr	r3, [pc, #40]	@ (80019c0 <SystemInit+0xd8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a09      	ldr	r2, [pc, #36]	@ (80019c0 <SystemInit+0xd8>)
 800199a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800199e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80019a0:	4b07      	ldr	r3, [pc, #28]	@ (80019c0 <SystemInit+0xd8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <SystemInit+0xec>)
 80019a8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80019ac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000ed00 	.word	0xe000ed00
 80019bc:	52002000 	.word	0x52002000
 80019c0:	58024400 	.word	0x58024400
 80019c4:	eaf6ed7f 	.word	0xeaf6ed7f
 80019c8:	02020200 	.word	0x02020200
 80019cc:	01ff0000 	.word	0x01ff0000
 80019d0:	01010280 	.word	0x01010280
 80019d4:	52004000 	.word	0x52004000

080019d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80019d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a10 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019dc:	f7ff ff84 	bl	80018e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019e0:	480c      	ldr	r0, [pc, #48]	@ (8001a14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019e2:	490d      	ldr	r1, [pc, #52]	@ (8001a18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019e4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019e8:	e002      	b.n	80019f0 <LoopCopyDataInit>

080019ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ee:	3304      	adds	r3, #4

080019f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019f4:	d3f9      	bcc.n	80019ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001a24 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019fc:	e001      	b.n	8001a02 <LoopFillZerobss>

080019fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a00:	3204      	adds	r2, #4

08001a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a04:	d3fb      	bcc.n	80019fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a06:	f01c f8f5 	bl	801dbf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a0a:	f7fe ffc5 	bl	8000998 <main>
  bx  lr
 8001a0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a10:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001a14:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001a18:	24000200 	.word	0x24000200
  ldr r2, =_sidata
 8001a1c:	08022e24 	.word	0x08022e24
  ldr r2, =_sbss
 8001a20:	24004c44 	.word	0x24004c44
  ldr r4, =_ebss
 8001a24:	2400cf14 	.word	0x2400cf14

08001a28 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a28:	e7fe      	b.n	8001a28 <ADC3_IRQHandler>

08001a2a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
 8001a32:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d00b      	beq.n	8001a52 <LAN8742_RegisterBusIO+0x28>
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d007      	beq.n	8001a52 <LAN8742_RegisterBusIO+0x28>
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <LAN8742_RegisterBusIO+0x28>
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d102      	bne.n	8001a58 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	e014      	b.n	8001a82 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	691a      	ldr	r2, [r3, #16]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d139      	bne.n	8001b1e <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d002      	beq.n	8001ab8 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2220      	movs	r2, #32
 8001abc:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	e01c      	b.n	8001afe <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	f107 020c 	add.w	r2, r7, #12
 8001acc:	2112      	movs	r1, #18
 8001ace:	6978      	ldr	r0, [r7, #20]
 8001ad0:	4798      	blx	r3
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	da03      	bge.n	8001ae0 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001ad8:	f06f 0304 	mvn.w	r3, #4
 8001adc:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001ade:	e00b      	b.n	8001af8 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 031f 	and.w	r3, r3, #31
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d105      	bne.n	8001af8 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
         break;
 8001af6:	e005      	b.n	8001b04 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	3301      	adds	r3, #1
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	2b1f      	cmp	r3, #31
 8001b02:	d9df      	bls.n	8001ac4 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2b1f      	cmp	r3, #31
 8001b0a:	d902      	bls.n	8001b12 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001b0c:	f06f 0302 	mvn.w	r3, #2
 8001b10:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d102      	bne.n	8001b1e <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001b1e:	693b      	ldr	r3, [r7, #16]
 }
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6810      	ldr	r0, [r2, #0]
 8001b3c:	f107 020c 	add.w	r2, r7, #12
 8001b40:	2101      	movs	r1, #1
 8001b42:	4798      	blx	r3
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	da02      	bge.n	8001b50 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001b4a:	f06f 0304 	mvn.w	r3, #4
 8001b4e:	e06e      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	695b      	ldr	r3, [r3, #20]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6810      	ldr	r0, [r2, #0]
 8001b58:	f107 020c 	add.w	r2, r7, #12
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	4798      	blx	r3
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	da02      	bge.n	8001b6c <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001b66:	f06f 0304 	mvn.w	r3, #4
 8001b6a:	e060      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 0304 	and.w	r3, r3, #4
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e059      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6810      	ldr	r0, [r2, #0]
 8001b82:	f107 020c 	add.w	r2, r7, #12
 8001b86:	2100      	movs	r1, #0
 8001b88:	4798      	blx	r3
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	da02      	bge.n	8001b96 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001b90:	f06f 0304 	mvn.w	r3, #4
 8001b94:	e04b      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d11b      	bne.n	8001bd8 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d006      	beq.n	8001bb8 <LAN8742_GetLinkState+0x90>
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e03a      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e033      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	e02c      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001bd4:	2305      	movs	r3, #5
 8001bd6:	e02a      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6810      	ldr	r0, [r2, #0]
 8001be0:	f107 020c 	add.w	r2, r7, #12
 8001be4:	211f      	movs	r1, #31
 8001be6:	4798      	blx	r3
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	da02      	bge.n	8001bf4 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001bee:	f06f 0304 	mvn.w	r3, #4
 8001bf2:	e01c      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001bfe:	2306      	movs	r3, #6
 8001c00:	e015      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f003 031c 	and.w	r3, r3, #28
 8001c08:	2b18      	cmp	r3, #24
 8001c0a:	d101      	bne.n	8001c10 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e00e      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 031c 	and.w	r3, r3, #28
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	d101      	bne.n	8001c1e <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e007      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f003 031c 	and.w	r3, r3, #28
 8001c24:	2b14      	cmp	r3, #20
 8001c26:	d101      	bne.n	8001c2c <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	e000      	b.n	8001c2e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001c2c:	2305      	movs	r3, #5
    }
  }
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c3e:	2003      	movs	r0, #3
 8001c40:	f002 f8d7 	bl	8003df2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c44:	f004 fcde 	bl	8006604 <HAL_RCC_GetSysClockFreq>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <HAL_Init+0x68>)
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	f003 030f 	and.w	r3, r3, #15
 8001c54:	4913      	ldr	r1, [pc, #76]	@ (8001ca4 <HAL_Init+0x6c>)
 8001c56:	5ccb      	ldrb	r3, [r1, r3]
 8001c58:	f003 031f 	and.w	r3, r3, #31
 8001c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c60:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <HAL_Init+0x68>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ca4 <HAL_Init+0x6c>)
 8001c6c:	5cd3      	ldrb	r3, [r2, r3]
 8001c6e:	f003 031f 	and.w	r3, r3, #31
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	fa22 f303 	lsr.w	r3, r2, r3
 8001c78:	4a0b      	ldr	r2, [pc, #44]	@ (8001ca8 <HAL_Init+0x70>)
 8001c7a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8001cac <HAL_Init+0x74>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c82:	200f      	movs	r0, #15
 8001c84:	f7ff fcf0 	bl	8001668 <HAL_InitTick>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e002      	b.n	8001c98 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c92:	f7ff fa8d 	bl	80011b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	58024400 	.word	0x58024400
 8001ca4:	080228cc 	.word	0x080228cc
 8001ca8:	24000004 	.word	0x24000004
 8001cac:	24000000 	.word	0x24000000

08001cb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cb4:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <HAL_IncTick+0x20>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b06      	ldr	r3, [pc, #24]	@ (8001cd4 <HAL_IncTick+0x24>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	4a04      	ldr	r2, [pc, #16]	@ (8001cd4 <HAL_IncTick+0x24>)
 8001cc2:	6013      	str	r3, [r2, #0]
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	2400000c 	.word	0x2400000c
 8001cd4:	24004f98 	.word	0x24004f98

08001cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return uwTick;
 8001cdc:	4b03      	ldr	r3, [pc, #12]	@ (8001cec <HAL_GetTick+0x14>)
 8001cde:	681b      	ldr	r3, [r3, #0]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	24004f98 	.word	0x24004f98

08001cf0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001d00:	4904      	ldr	r1, [pc, #16]	@ (8001d14 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	58000400 	.word	0x58000400

08001d18 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	431a      	orrs	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	609a      	str	r2, [r3, #8]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	609a      	str	r2, [r3, #8]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	3360      	adds	r3, #96	@ 0x60
 8001d92:	461a      	mov	r2, r3
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4a10      	ldr	r2, [pc, #64]	@ (8001de0 <LL_ADC_SetOffset+0x60>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d10b      	bne.n	8001dbc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001dba:	e00b      	b.n	8001dd4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	601a      	str	r2, [r3, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	58026000 	.word	0x58026000

08001de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3360      	adds	r3, #96	@ 0x60
 8001df2:	461a      	mov	r2, r3
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	f003 031f 	and.w	r3, r3, #31
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	431a      	orrs	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	611a      	str	r2, [r3, #16]
}
 8001e36:	bf00      	nop
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b087      	sub	sp, #28
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4a0c      	ldr	r2, [pc, #48]	@ (8001e84 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d00e      	beq.n	8001e76 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3360      	adds	r3, #96	@ 0x60
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	431a      	orrs	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	601a      	str	r2, [r3, #0]
  }
}
 8001e76:	bf00      	nop
 8001e78:	371c      	adds	r7, #28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	58026000 	.word	0x58026000

08001e88 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec8 <LL_ADC_SetOffsetSaturation+0x40>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d10e      	bne.n	8001eba <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	3360      	adds	r3, #96	@ 0x60
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	4413      	add	r3, r2
 8001ea8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001eba:	bf00      	nop
 8001ebc:	371c      	adds	r7, #28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	58026000 	.word	0x58026000

08001ecc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4a0c      	ldr	r2, [pc, #48]	@ (8001f0c <LL_ADC_SetOffsetSign+0x40>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d10e      	bne.n	8001efe <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3360      	adds	r3, #96	@ 0x60
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001efe:	bf00      	nop
 8001f00:	371c      	adds	r7, #28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	58026000 	.word	0x58026000

08001f10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b087      	sub	sp, #28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	3360      	adds	r3, #96	@ 0x60
 8001f20:	461a      	mov	r2, r3
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4413      	add	r3, r2
 8001f28:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f60 <LL_ADC_SetOffsetState+0x50>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d108      	bne.n	8001f44 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8001f42:	e007      	b.n	8001f54 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]
}
 8001f54:	bf00      	nop
 8001f56:	371c      	adds	r7, #28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	58026000 	.word	0x58026000

08001f64 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d101      	bne.n	8001f7c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e000      	b.n	8001f7e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b087      	sub	sp, #28
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	3330      	adds	r3, #48	@ 0x30
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	0a1b      	lsrs	r3, r3, #8
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	4413      	add	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	f003 031f 	and.w	r3, r3, #31
 8001fb4:	211f      	movs	r1, #31
 8001fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fba:	43db      	mvns	r3, r3
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	0e9b      	lsrs	r3, r3, #26
 8001fc2:	f003 011f 	and.w	r1, r3, #31
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	f003 031f 	and.w	r3, r3, #31
 8001fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fd6:	bf00      	nop
 8001fd8:	371c      	adds	r7, #28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b087      	sub	sp, #28
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	60b9      	str	r1, [r7, #8]
 8001fec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	3314      	adds	r3, #20
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	0e5b      	lsrs	r3, r3, #25
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	f003 0304 	and.w	r3, r3, #4
 8001ffe:	4413      	add	r3, r2
 8002000:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	0d1b      	lsrs	r3, r3, #20
 800200a:	f003 031f 	and.w	r3, r3, #31
 800200e:	2107      	movs	r1, #7
 8002010:	fa01 f303 	lsl.w	r3, r1, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	401a      	ands	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	0d1b      	lsrs	r3, r3, #20
 800201c:	f003 031f 	and.w	r3, r3, #31
 8002020:	6879      	ldr	r1, [r7, #4]
 8002022:	fa01 f303 	lsl.w	r3, r1, r3
 8002026:	431a      	orrs	r2, r3
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800202c:	bf00      	nop
 800202e:	371c      	adds	r7, #28
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4a1a      	ldr	r2, [pc, #104]	@ (80020b0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d115      	bne.n	8002078 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002058:	43db      	mvns	r3, r3
 800205a:	401a      	ands	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0318 	and.w	r3, r3, #24
 8002062:	4914      	ldr	r1, [pc, #80]	@ (80020b4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002064:	40d9      	lsrs	r1, r3
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	400b      	ands	r3, r1
 800206a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800206e:	431a      	orrs	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002076:	e014      	b.n	80020a2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0318 	and.w	r3, r3, #24
 800208e:	4909      	ldr	r1, [pc, #36]	@ (80020b4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002090:	40d9      	lsrs	r1, r3
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	400b      	ands	r3, r1
 8002096:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800209a:	431a      	orrs	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80020a2:	bf00      	nop
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	58026000 	.word	0x58026000
 80020b4:	000fffff 	.word	0x000fffff

080020b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f003 031f 	and.w	r3, r3, #31
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	4b04      	ldr	r3, [pc, #16]	@ (8002110 <LL_ADC_DisableDeepPowerDown+0x20>)
 80020fe:	4013      	ands	r3, r2
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6093      	str	r3, [r2, #8]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	5fffffc0 	.word	0x5fffffc0

08002114 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002128:	d101      	bne.n	800212e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	4b05      	ldr	r3, [pc, #20]	@ (8002160 <LL_ADC_EnableInternalRegulator+0x24>)
 800214a:	4013      	ands	r3, r2
 800214c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	6fffffc0 	.word	0x6fffffc0

08002164 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002174:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002178:	d101      	bne.n	800217e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <LL_ADC_Enable+0x24>)
 800219a:	4013      	ands	r3, r2
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr
 80021b0:	7fffffc0 	.word	0x7fffffc0

080021b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	4b05      	ldr	r3, [pc, #20]	@ (80021d8 <LL_ADC_Disable+0x24>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	f043 0202 	orr.w	r2, r3, #2
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	7fffffc0 	.word	0x7fffffc0

080021dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <LL_ADC_IsEnabled+0x18>
 80021f0:	2301      	movs	r3, #1
 80021f2:	e000      	b.n	80021f6 <LL_ADC_IsEnabled+0x1a>
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002202:	b480      	push	{r7}
 8002204:	b083      	sub	sp, #12
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b02      	cmp	r3, #2
 8002214:	d101      	bne.n	800221a <LL_ADC_IsDisableOngoing+0x18>
 8002216:	2301      	movs	r3, #1
 8002218:	e000      	b.n	800221c <LL_ADC_IsDisableOngoing+0x1a>
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	4b05      	ldr	r3, [pc, #20]	@ (800224c <LL_ADC_REG_StartConversion+0x24>)
 8002236:	4013      	ands	r3, r2
 8002238:	f043 0204 	orr.w	r2, r3, #4
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	7fffffc0 	.word	0x7fffffc0

08002250 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <LL_ADC_REG_StopConversion+0x24>)
 800225e:	4013      	ands	r3, r2
 8002260:	f043 0210 	orr.w	r2, r3, #16
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	7fffffc0 	.word	0x7fffffc0

08002278 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b04      	cmp	r3, #4
 800228a:	d101      	bne.n	8002290 <LL_ADC_REG_IsConversionOngoing+0x18>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
	...

080022a0 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <LL_ADC_INJ_StopConversion+0x24>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	f043 0220 	orr.w	r2, r3, #32
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	7fffffc0 	.word	0x7fffffc0

080022c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 0308 	and.w	r3, r3, #8
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d101      	bne.n	80022e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80022dc:	2301      	movs	r3, #1
 80022de:	e000      	b.n	80022e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022f0:	b590      	push	{r4, r7, lr}
 80022f2:	b089      	sub	sp, #36	@ 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e1ee      	b.n	80026e8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002314:	2b00      	cmp	r3, #0
 8002316:	d109      	bne.n	800232c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7fe ff67 	bl	80011ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff feef 	bl	8002114 <LL_ADC_IsDeepPowerDownEnabled>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d004      	beq.n	8002346 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fed5 	bl	80020f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff ff0a 	bl	8002164 <LL_ADC_IsInternalRegulatorEnabled>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d114      	bne.n	8002380 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff feee 	bl	800213c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002360:	4b8e      	ldr	r3, [pc, #568]	@ (800259c <HAL_ADC_Init+0x2ac>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	099b      	lsrs	r3, r3, #6
 8002366:	4a8e      	ldr	r2, [pc, #568]	@ (80025a0 <HAL_ADC_Init+0x2b0>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	099b      	lsrs	r3, r3, #6
 800236e:	3301      	adds	r3, #1
 8002370:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002372:	e002      	b.n	800237a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	3b01      	subs	r3, #1
 8002378:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1f9      	bne.n	8002374 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff feed 	bl	8002164 <LL_ADC_IsInternalRegulatorEnabled>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10d      	bne.n	80023ac <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002394:	f043 0210 	orr.w	r2, r3, #16
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80023a0:	f043 0201 	orr.w	r2, r3, #1
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ff61 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 80023b6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023bc:	f003 0310 	and.w	r3, r3, #16
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f040 8188 	bne.w	80026d6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f040 8184 	bne.w	80026d6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80023d6:	f043 0202 	orr.w	r2, r3, #2
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff fefa 	bl	80021dc <LL_ADC_IsEnabled>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d136      	bne.n	800245c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a6c      	ldr	r2, [pc, #432]	@ (80025a4 <HAL_ADC_Init+0x2b4>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d004      	beq.n	8002402 <HAL_ADC_Init+0x112>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a6a      	ldr	r2, [pc, #424]	@ (80025a8 <HAL_ADC_Init+0x2b8>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d10e      	bne.n	8002420 <HAL_ADC_Init+0x130>
 8002402:	4868      	ldr	r0, [pc, #416]	@ (80025a4 <HAL_ADC_Init+0x2b4>)
 8002404:	f7ff feea 	bl	80021dc <LL_ADC_IsEnabled>
 8002408:	4604      	mov	r4, r0
 800240a:	4867      	ldr	r0, [pc, #412]	@ (80025a8 <HAL_ADC_Init+0x2b8>)
 800240c:	f7ff fee6 	bl	80021dc <LL_ADC_IsEnabled>
 8002410:	4603      	mov	r3, r0
 8002412:	4323      	orrs	r3, r4
 8002414:	2b00      	cmp	r3, #0
 8002416:	bf0c      	ite	eq
 8002418:	2301      	moveq	r3, #1
 800241a:	2300      	movne	r3, #0
 800241c:	b2db      	uxtb	r3, r3
 800241e:	e008      	b.n	8002432 <HAL_ADC_Init+0x142>
 8002420:	4862      	ldr	r0, [pc, #392]	@ (80025ac <HAL_ADC_Init+0x2bc>)
 8002422:	f7ff fedb 	bl	80021dc <LL_ADC_IsEnabled>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	bf0c      	ite	eq
 800242c:	2301      	moveq	r3, #1
 800242e:	2300      	movne	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d012      	beq.n	800245c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a5a      	ldr	r2, [pc, #360]	@ (80025a4 <HAL_ADC_Init+0x2b4>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d004      	beq.n	800244a <HAL_ADC_Init+0x15a>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a58      	ldr	r2, [pc, #352]	@ (80025a8 <HAL_ADC_Init+0x2b8>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d101      	bne.n	800244e <HAL_ADC_Init+0x15e>
 800244a:	4a59      	ldr	r2, [pc, #356]	@ (80025b0 <HAL_ADC_Init+0x2c0>)
 800244c:	e000      	b.n	8002450 <HAL_ADC_Init+0x160>
 800244e:	4a59      	ldr	r2, [pc, #356]	@ (80025b4 <HAL_ADC_Init+0x2c4>)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	4619      	mov	r1, r3
 8002456:	4610      	mov	r0, r2
 8002458:	f7ff fc5e 	bl	8001d18 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a52      	ldr	r2, [pc, #328]	@ (80025ac <HAL_ADC_Init+0x2bc>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d129      	bne.n	80024ba <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	7e5b      	ldrb	r3, [r3, #25]
 800246a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002470:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002476:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	2b08      	cmp	r3, #8
 800247e:	d013      	beq.n	80024a8 <HAL_ADC_Init+0x1b8>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b0c      	cmp	r3, #12
 8002486:	d00d      	beq.n	80024a4 <HAL_ADC_Init+0x1b4>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	2b1c      	cmp	r3, #28
 800248e:	d007      	beq.n	80024a0 <HAL_ADC_Init+0x1b0>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2b18      	cmp	r3, #24
 8002496:	d101      	bne.n	800249c <HAL_ADC_Init+0x1ac>
 8002498:	2318      	movs	r3, #24
 800249a:	e006      	b.n	80024aa <HAL_ADC_Init+0x1ba>
 800249c:	2300      	movs	r3, #0
 800249e:	e004      	b.n	80024aa <HAL_ADC_Init+0x1ba>
 80024a0:	2310      	movs	r3, #16
 80024a2:	e002      	b.n	80024aa <HAL_ADC_Init+0x1ba>
 80024a4:	2308      	movs	r3, #8
 80024a6:	e000      	b.n	80024aa <HAL_ADC_Init+0x1ba>
 80024a8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80024aa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024b2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80024b4:	4313      	orrs	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	e00e      	b.n	80024d8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	7e5b      	ldrb	r3, [r3, #25]
 80024be:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80024c4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80024ca:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024d2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d106      	bne.n	80024f0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	3b01      	subs	r3, #1
 80024e8:	045b      	lsls	r3, r3, #17
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d009      	beq.n	800250c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002504:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4313      	orrs	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a26      	ldr	r2, [pc, #152]	@ (80025ac <HAL_ADC_Init+0x2bc>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d115      	bne.n	8002542 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	4b26      	ldr	r3, [pc, #152]	@ (80025b8 <HAL_ADC_Init+0x2c8>)
 800251e:	4013      	ands	r3, r2
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	69b9      	ldr	r1, [r7, #24]
 8002526:	430b      	orrs	r3, r1
 8002528:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	611a      	str	r2, [r3, #16]
 8002540:	e009      	b.n	8002556 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68da      	ldr	r2, [r3, #12]
 8002548:	4b1c      	ldr	r3, [pc, #112]	@ (80025bc <HAL_ADC_Init+0x2cc>)
 800254a:	4013      	ands	r3, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	69b9      	ldr	r1, [r7, #24]
 8002552:	430b      	orrs	r3, r1
 8002554:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fe8c 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 8002560:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff feae 	bl	80022c8 <LL_ADC_INJ_IsConversionOngoing>
 800256c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	2b00      	cmp	r3, #0
 8002572:	f040 808e 	bne.w	8002692 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	f040 808a 	bne.w	8002692 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a0a      	ldr	r2, [pc, #40]	@ (80025ac <HAL_ADC_Init+0x2bc>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d11b      	bne.n	80025c0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7e1b      	ldrb	r3, [r3, #24]
 800258c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002594:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
 800259a:	e018      	b.n	80025ce <HAL_ADC_Init+0x2de>
 800259c:	24000000 	.word	0x24000000
 80025a0:	053e2d63 	.word	0x053e2d63
 80025a4:	40022000 	.word	0x40022000
 80025a8:	40022100 	.word	0x40022100
 80025ac:	58026000 	.word	0x58026000
 80025b0:	40022300 	.word	0x40022300
 80025b4:	58026300 	.word	0x58026300
 80025b8:	fff04007 	.word	0xfff04007
 80025bc:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	7e1b      	ldrb	r3, [r3, #24]
 80025c4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	4b46      	ldr	r3, [pc, #280]	@ (80026f0 <HAL_ADC_Init+0x400>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6812      	ldr	r2, [r2, #0]
 80025dc:	69b9      	ldr	r1, [r7, #24]
 80025de:	430b      	orrs	r3, r1
 80025e0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d137      	bne.n	800265c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a3f      	ldr	r2, [pc, #252]	@ (80026f4 <HAL_ADC_Init+0x404>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d116      	bne.n	800262a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	691a      	ldr	r2, [r3, #16]
 8002602:	4b3d      	ldr	r3, [pc, #244]	@ (80026f8 <HAL_ADC_Init+0x408>)
 8002604:	4013      	ands	r3, r2
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800260e:	4311      	orrs	r1, r2
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002614:	4311      	orrs	r1, r2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800261a:	430a      	orrs	r2, r1
 800261c:	431a      	orrs	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	611a      	str	r2, [r3, #16]
 8002628:	e020      	b.n	800266c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	691a      	ldr	r2, [r3, #16]
 8002630:	4b32      	ldr	r3, [pc, #200]	@ (80026fc <HAL_ADC_Init+0x40c>)
 8002632:	4013      	ands	r3, r2
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002638:	3a01      	subs	r2, #1
 800263a:	0411      	lsls	r1, r2, #16
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002640:	4311      	orrs	r1, r2
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002646:	4311      	orrs	r1, r2
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800264c:	430a      	orrs	r2, r1
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 0201 	orr.w	r2, r2, #1
 8002658:	611a      	str	r2, [r3, #16]
 800265a:	e007      	b.n	800266c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691a      	ldr	r2, [r3, #16]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a1b      	ldr	r2, [pc, #108]	@ (80026f4 <HAL_ADC_Init+0x404>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d002      	beq.n	8002692 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f001 f90d 	bl	80038ac <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d10c      	bne.n	80026b4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	f023 010f 	bic.w	r1, r3, #15
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	1e5a      	subs	r2, r3, #1
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80026b2:	e007      	b.n	80026c4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 020f 	bic.w	r2, r2, #15
 80026c2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c8:	f023 0303 	bic.w	r3, r3, #3
 80026cc:	f043 0201 	orr.w	r2, r3, #1
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	661a      	str	r2, [r3, #96]	@ 0x60
 80026d4:	e007      	b.n	80026e6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026da:	f043 0210 	orr.w	r2, r3, #16
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80026e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3724      	adds	r7, #36	@ 0x24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd90      	pop	{r4, r7, pc}
 80026f0:	ffffbffc 	.word	0xffffbffc
 80026f4:	58026000 	.word	0x58026000
 80026f8:	fc00f81f 	.word	0xfc00f81f
 80026fc:	fc00f81e 	.word	0xfc00f81e

08002700 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a5c      	ldr	r2, [pc, #368]	@ (8002880 <HAL_ADC_Start+0x180>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d004      	beq.n	800271c <HAL_ADC_Start+0x1c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a5b      	ldr	r2, [pc, #364]	@ (8002884 <HAL_ADC_Start+0x184>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d101      	bne.n	8002720 <HAL_ADC_Start+0x20>
 800271c:	4b5a      	ldr	r3, [pc, #360]	@ (8002888 <HAL_ADC_Start+0x188>)
 800271e:	e000      	b.n	8002722 <HAL_ADC_Start+0x22>
 8002720:	4b5a      	ldr	r3, [pc, #360]	@ (800288c <HAL_ADC_Start+0x18c>)
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff fcc8 	bl	80020b8 <LL_ADC_GetMultimode>
 8002728:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff fda2 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	f040 809a 	bne.w	8002870 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_ADC_Start+0x4a>
 8002746:	2302      	movs	r3, #2
 8002748:	e095      	b.n	8002876 <HAL_ADC_Start+0x176>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 ffc0 	bl	80036d8 <ADC_Enable>
 8002758:	4603      	mov	r3, r0
 800275a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800275c:	7dfb      	ldrb	r3, [r7, #23]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f040 8081 	bne.w	8002866 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002768:	4b49      	ldr	r3, [pc, #292]	@ (8002890 <HAL_ADC_Start+0x190>)
 800276a:	4013      	ands	r3, r2
 800276c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a42      	ldr	r2, [pc, #264]	@ (8002884 <HAL_ADC_Start+0x184>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d002      	beq.n	8002784 <HAL_ADC_Start+0x84>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	e000      	b.n	8002786 <HAL_ADC_Start+0x86>
 8002784:	4b3e      	ldr	r3, [pc, #248]	@ (8002880 <HAL_ADC_Start+0x180>)
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	4293      	cmp	r3, r2
 800278c:	d002      	beq.n	8002794 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002798:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027ac:	d106      	bne.n	80027bc <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027b2:	f023 0206 	bic.w	r2, r3, #6
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	665a      	str	r2, [r3, #100]	@ 0x64
 80027ba:	e002      	b.n	80027c2 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	221c      	movs	r2, #28
 80027c8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a2b      	ldr	r2, [pc, #172]	@ (8002884 <HAL_ADC_Start+0x184>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d002      	beq.n	80027e2 <HAL_ADC_Start+0xe2>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	e000      	b.n	80027e4 <HAL_ADC_Start+0xe4>
 80027e2:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <HAL_ADC_Start+0x180>)
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d008      	beq.n	80027fe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d005      	beq.n	80027fe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	2b05      	cmp	r3, #5
 80027f6:	d002      	beq.n	80027fe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	2b09      	cmp	r3, #9
 80027fc:	d114      	bne.n	8002828 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d007      	beq.n	800281c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002810:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002814:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fd01 	bl	8002228 <LL_ADC_REG_StartConversion>
 8002826:	e025      	b.n	8002874 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800282c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a12      	ldr	r2, [pc, #72]	@ (8002884 <HAL_ADC_Start+0x184>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d002      	beq.n	8002844 <HAL_ADC_Start+0x144>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	e000      	b.n	8002846 <HAL_ADC_Start+0x146>
 8002844:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <HAL_ADC_Start+0x180>)
 8002846:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00f      	beq.n	8002874 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002858:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800285c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	661a      	str	r2, [r3, #96]	@ 0x60
 8002864:	e006      	b.n	8002874 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800286e:	e001      	b.n	8002874 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002870:	2302      	movs	r3, #2
 8002872:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002874:	7dfb      	ldrb	r3, [r7, #23]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40022000 	.word	0x40022000
 8002884:	40022100 	.word	0x40022100
 8002888:	40022300 	.word	0x40022300
 800288c:	58026300 	.word	0x58026300
 8002890:	fffff0fe 	.word	0xfffff0fe

08002894 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_ADC_Stop+0x16>
 80028a6:	2302      	movs	r3, #2
 80028a8:	e021      	b.n	80028ee <HAL_ADC_Stop+0x5a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80028b2:	2103      	movs	r1, #3
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 fe53 	bl	8003560 <ADC_ConversionStop>
 80028ba:	4603      	mov	r3, r0
 80028bc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80028be:	7bfb      	ldrb	r3, [r7, #15]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10f      	bne.n	80028e4 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 ff91 	bl	80037ec <ADC_Disable>
 80028ca:	4603      	mov	r3, r0
 80028cc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d107      	bne.n	80028e4 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028d8:	4b07      	ldr	r3, [pc, #28]	@ (80028f8 <HAL_ADC_Stop+0x64>)
 80028da:	4013      	ands	r3, r2
 80028dc:	f043 0201 	orr.w	r2, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	ffffeefe 	.word	0xffffeefe

080028fc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a72      	ldr	r2, [pc, #456]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1d8>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d004      	beq.n	800291a <HAL_ADC_PollForConversion+0x1e>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_ADC_PollForConversion+0x1dc>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d101      	bne.n	800291e <HAL_ADC_PollForConversion+0x22>
 800291a:	4b70      	ldr	r3, [pc, #448]	@ (8002adc <HAL_ADC_PollForConversion+0x1e0>)
 800291c:	e000      	b.n	8002920 <HAL_ADC_PollForConversion+0x24>
 800291e:	4b70      	ldr	r3, [pc, #448]	@ (8002ae0 <HAL_ADC_PollForConversion+0x1e4>)
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff fbc9 	bl	80020b8 <LL_ADC_GetMultimode>
 8002926:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	2b08      	cmp	r3, #8
 800292e:	d102      	bne.n	8002936 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002930:	2308      	movs	r3, #8
 8002932:	61fb      	str	r3, [r7, #28]
 8002934:	e037      	b.n	80029a6 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d005      	beq.n	8002948 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	2b05      	cmp	r3, #5
 8002940:	d002      	beq.n	8002948 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	2b09      	cmp	r3, #9
 8002946:	d111      	bne.n	800296c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d007      	beq.n	8002966 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295a:	f043 0220 	orr.w	r2, r3, #32
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e0b1      	b.n	8002aca <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002966:	2304      	movs	r3, #4
 8002968:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800296a:	e01c      	b.n	80029a6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a58      	ldr	r2, [pc, #352]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1d8>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d004      	beq.n	8002980 <HAL_ADC_PollForConversion+0x84>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a57      	ldr	r2, [pc, #348]	@ (8002ad8 <HAL_ADC_PollForConversion+0x1dc>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d101      	bne.n	8002984 <HAL_ADC_PollForConversion+0x88>
 8002980:	4b56      	ldr	r3, [pc, #344]	@ (8002adc <HAL_ADC_PollForConversion+0x1e0>)
 8002982:	e000      	b.n	8002986 <HAL_ADC_PollForConversion+0x8a>
 8002984:	4b56      	ldr	r3, [pc, #344]	@ (8002ae0 <HAL_ADC_PollForConversion+0x1e4>)
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fba4 	bl	80020d4 <LL_ADC_GetMultiDMATransfer>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d007      	beq.n	80029a2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002996:	f043 0220 	orr.w	r2, r3, #32
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e093      	b.n	8002aca <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80029a2:	2304      	movs	r3, #4
 80029a4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80029a6:	f7ff f997 	bl	8001cd8 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029ac:	e021      	b.n	80029f2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b4:	d01d      	beq.n	80029f2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80029b6:	f7ff f98f 	bl	8001cd8 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d302      	bcc.n	80029cc <HAL_ADC_PollForConversion+0xd0>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d112      	bne.n	80029f2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10b      	bne.n	80029f2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029de:	f043 0204 	orr.w	r2, r3, #4
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e06b      	b.n	8002aca <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	4013      	ands	r3, r2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0d6      	beq.n	80029ae <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff faa7 	bl	8001f64 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d01c      	beq.n	8002a56 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7e5b      	ldrb	r3, [r3, #25]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d118      	bne.n	8002a56 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d111      	bne.n	8002a56 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d105      	bne.n	8002a56 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a4e:	f043 0201 	orr.w	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad8 <HAL_ADC_PollForConversion+0x1dc>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d002      	beq.n	8002a66 <HAL_ADC_PollForConversion+0x16a>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	e000      	b.n	8002a68 <HAL_ADC_PollForConversion+0x16c>
 8002a66:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1d8>)
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d008      	beq.n	8002a82 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d005      	beq.n	8002a82 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	2b05      	cmp	r3, #5
 8002a7a:	d002      	beq.n	8002a82 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	2b09      	cmp	r3, #9
 8002a80:	d104      	bne.n	8002a8c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	e00c      	b.n	8002aa6 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a11      	ldr	r2, [pc, #68]	@ (8002ad8 <HAL_ADC_PollForConversion+0x1dc>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d002      	beq.n	8002a9c <HAL_ADC_PollForConversion+0x1a0>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	e000      	b.n	8002a9e <HAL_ADC_PollForConversion+0x1a2>
 8002a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1d8>)
 8002a9e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d104      	bne.n	8002ab6 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	e008      	b.n	8002ac8 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d103      	bne.n	8002ac8 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	220c      	movs	r2, #12
 8002ac6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3720      	adds	r7, #32
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40022000 	.word	0x40022000
 8002ad8:	40022100 	.word	0x40022100
 8002adc:	40022300 	.word	0x40022300
 8002ae0:	58026300 	.word	0x58026300

08002ae4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b0b9      	sub	sp, #228	@ 0xe4
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b1a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4aab      	ldr	r2, [pc, #684]	@ (8002dd0 <HAL_ADC_ConfigChannel+0x2d0>)
 8002b22:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d102      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x34>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	f000 bcfe 	b.w	8003530 <HAL_ADC_ConfigChannel+0xa30>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fb99 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f040 84e2 	bne.w	8003512 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	db38      	blt.n	8002bc8 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a9e      	ldr	r2, [pc, #632]	@ (8002dd4 <HAL_ADC_ConfigChannel+0x2d4>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d033      	beq.n	8002bc8 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d108      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x7e>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	0e9b      	lsrs	r3, r3, #26
 8002b72:	f003 031f 	and.w	r3, r3, #31
 8002b76:	2201      	movs	r2, #1
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	e01d      	b.n	8002bba <HAL_ADC_ConfigChannel+0xba>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b8a:	fa93 f3a3 	rbit	r3, r3
 8002b8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8002ba2:	2320      	movs	r3, #32
 8002ba4:	e004      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8002ba6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002baa:	fab3 f383 	clz	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	f003 031f 	and.w	r3, r3, #31
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	69d1      	ldr	r1, [r2, #28]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	6859      	ldr	r1, [r3, #4]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	f7ff f9d8 	bl	8001f8a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff fb4a 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 8002be4:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fb6b 	bl	80022c8 <LL_ADC_INJ_IsConversionOngoing>
 8002bf2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f040 8270 	bne.w	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c00:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f040 826b 	bne.w	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6818      	ldr	r0, [r3, #0]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	6819      	ldr	r1, [r3, #0]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	461a      	mov	r2, r3
 8002c18:	f7ff f9e3 	bl	8001fe2 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a6c      	ldr	r2, [pc, #432]	@ (8002dd4 <HAL_ADC_ConfigChannel+0x2d4>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d10d      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	695a      	ldr	r2, [r3, #20]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	08db      	lsrs	r3, r3, #3
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c40:	e032      	b.n	8002ca8 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002c42:	4b65      	ldr	r3, [pc, #404]	@ (8002dd8 <HAL_ADC_ConfigChannel+0x2d8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002c4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c4e:	d10b      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x168>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	695a      	ldr	r2, [r3, #20]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	089b      	lsrs	r3, r3, #2
 8002c5c:	f003 0307 	and.w	r3, r3, #7
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	e01d      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x1a4>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	f003 0310 	and.w	r3, r3, #16
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10b      	bne.n	8002c8e <HAL_ADC_ConfigChannel+0x18e>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	695a      	ldr	r2, [r3, #20]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	089b      	lsrs	r3, r3, #2
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	e00a      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x1a4>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	089b      	lsrs	r3, r3, #2
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d048      	beq.n	8002d42 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6818      	ldr	r0, [r3, #0]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	6919      	ldr	r1, [r3, #16]
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cc0:	f7ff f85e 	bl	8001d80 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a42      	ldr	r2, [pc, #264]	@ (8002dd4 <HAL_ADC_ConfigChannel+0x2d4>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d119      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6818      	ldr	r0, [r3, #0]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	6919      	ldr	r1, [r3, #16]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	f7ff f8f6 	bl	8001ecc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	6919      	ldr	r1, [r3, #16]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d102      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x1f8>
 8002cf2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cf6:	e000      	b.n	8002cfa <HAL_ADC_ConfigChannel+0x1fa>
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f7ff f8c4 	bl	8001e88 <LL_ADC_SetOffsetSaturation>
 8002d00:	e1ee      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6919      	ldr	r1, [r3, #16]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d102      	bne.n	8002d1a <HAL_ADC_ConfigChannel+0x21a>
 8002d14:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002d18:	e000      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x21c>
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	f7ff f891 	bl	8001e44 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	6919      	ldr	r1, [r3, #16]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	7e1b      	ldrb	r3, [r3, #24]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d102      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x238>
 8002d32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d36:	e000      	b.n	8002d3a <HAL_ADC_ConfigChannel+0x23a>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f7ff f868 	bl	8001e10 <LL_ADC_SetDataRightShift>
 8002d40:	e1ce      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a23      	ldr	r2, [pc, #140]	@ (8002dd4 <HAL_ADC_ConfigChannel+0x2d4>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	f040 8181 	bne.w	8003050 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2100      	movs	r1, #0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff f845 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10a      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x27a>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2100      	movs	r1, #0
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff f83a 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002d70:	4603      	mov	r3, r0
 8002d72:	0e9b      	lsrs	r3, r3, #26
 8002d74:	f003 021f 	and.w	r2, r3, #31
 8002d78:	e01e      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x2b8>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2100      	movs	r1, #0
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff f82f 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002d86:	4603      	mov	r3, r0
 8002d88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002d90:	fa93 f3a3 	rbit	r3, r3
 8002d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8002d98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d9c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8002da0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8002da8:	2320      	movs	r3, #32
 8002daa:	e004      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8002dac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002db0:	fab3 f383 	clz	r3, r3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	461a      	mov	r2, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10b      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x2dc>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	0e9b      	lsrs	r3, r3, #26
 8002dca:	f003 031f 	and.w	r3, r3, #31
 8002dce:	e01e      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x30e>
 8002dd0:	47ff0000 	.word	0x47ff0000
 8002dd4:	58026000 	.word	0x58026000
 8002dd8:	5c001000 	.word	0x5c001000
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002df0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002df4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002df8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8002e00:	2320      	movs	r3, #32
 8002e02:	e004      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8002e04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e08:	fab3 f383 	clz	r3, r3
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d106      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2200      	movs	r2, #0
 8002e18:	2100      	movs	r1, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff f878 	bl	8001f10 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2101      	movs	r1, #1
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe ffdc 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10a      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x34c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fe ffd1 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002e42:	4603      	mov	r3, r0
 8002e44:	0e9b      	lsrs	r3, r3, #26
 8002e46:	f003 021f 	and.w	r2, r3, #31
 8002e4a:	e01e      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x38a>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2101      	movs	r1, #1
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe ffc6 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e62:	fa93 f3a3 	rbit	r3, r3
 8002e66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002e6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002e72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8002e7a:	2320      	movs	r3, #32
 8002e7c:	e004      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8002e7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e82:	fab3 f383 	clz	r3, r3
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	461a      	mov	r2, r3
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d105      	bne.n	8002ea2 <HAL_ADC_ConfigChannel+0x3a2>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	0e9b      	lsrs	r3, r3, #26
 8002e9c:	f003 031f 	and.w	r3, r3, #31
 8002ea0:	e018      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x3d4>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002eb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002eba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002ebe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8002ec6:	2320      	movs	r3, #32
 8002ec8:	e004      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8002eca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ece:	fab3 f383 	clz	r3, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d106      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2200      	movs	r2, #0
 8002ede:	2101      	movs	r1, #1
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff f815 	bl	8001f10 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2102      	movs	r1, #2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fe ff79 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10a      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x412>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2102      	movs	r1, #2
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe ff6e 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	0e9b      	lsrs	r3, r3, #26
 8002f0c:	f003 021f 	and.w	r2, r3, #31
 8002f10:	e01e      	b.n	8002f50 <HAL_ADC_ConfigChannel+0x450>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2102      	movs	r1, #2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe ff63 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f28:	fa93 f3a3 	rbit	r3, r3
 8002f2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002f30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002f38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8002f40:	2320      	movs	r3, #32
 8002f42:	e004      	b.n	8002f4e <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8002f44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f48:	fab3 f383 	clz	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	461a      	mov	r2, r3
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d105      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x468>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	0e9b      	lsrs	r3, r3, #26
 8002f62:	f003 031f 	and.w	r3, r3, #31
 8002f66:	e014      	b.n	8002f92 <HAL_ADC_ConfigChannel+0x492>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f70:	fa93 f3a3 	rbit	r3, r3
 8002f74:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002f76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002f7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002f84:	2320      	movs	r3, #32
 8002f86:	e004      	b.n	8002f92 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002f88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f8c:	fab3 f383 	clz	r3, r3
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d106      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2102      	movs	r1, #2
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe ffb6 	bl	8001f10 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2103      	movs	r1, #3
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7fe ff1a 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10a      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x4d0>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2103      	movs	r1, #3
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe ff0f 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	0e9b      	lsrs	r3, r3, #26
 8002fca:	f003 021f 	and.w	r2, r3, #31
 8002fce:	e017      	b.n	8003000 <HAL_ADC_ConfigChannel+0x500>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2103      	movs	r1, #3
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fe ff04 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002fe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fea:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002fec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8002ff2:	2320      	movs	r3, #32
 8002ff4:	e003      	b.n	8002ffe <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 8002ff6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ff8:	fab3 f383 	clz	r3, r3
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003008:	2b00      	cmp	r3, #0
 800300a:	d105      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x518>
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	0e9b      	lsrs	r3, r3, #26
 8003012:	f003 031f 	and.w	r3, r3, #31
 8003016:	e011      	b.n	800303c <HAL_ADC_ConfigChannel+0x53c>
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003020:	fa93 f3a3 	rbit	r3, r3
 8003024:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003026:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003028:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800302a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8003030:	2320      	movs	r3, #32
 8003032:	e003      	b.n	800303c <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8003034:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003036:	fab3 f383 	clz	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	429a      	cmp	r2, r3
 800303e:	d14f      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2200      	movs	r2, #0
 8003046:	2103      	movs	r1, #3
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe ff61 	bl	8001f10 <LL_ADC_SetOffsetState>
 800304e:	e047      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003056:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	069b      	lsls	r3, r3, #26
 8003060:	429a      	cmp	r2, r3
 8003062:	d107      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003072:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800307a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	069b      	lsls	r3, r3, #26
 8003084:	429a      	cmp	r2, r3
 8003086:	d107      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003096:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800309e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	069b      	lsls	r3, r3, #26
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d107      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80030ba:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	069b      	lsls	r3, r3, #26
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d107      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80030de:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff f879 	bl	80021dc <LL_ADC_IsEnabled>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 8219 	bne.w	8003524 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	6819      	ldr	r1, [r3, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	461a      	mov	r2, r3
 8003100:	f7fe ff9a 	bl	8002038 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	4aa1      	ldr	r2, [pc, #644]	@ (8003390 <HAL_ADC_ConfigChannel+0x890>)
 800310a:	4293      	cmp	r3, r2
 800310c:	f040 812e 	bne.w	800336c <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10b      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x638>
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	0e9b      	lsrs	r3, r3, #26
 8003126:	3301      	adds	r3, #1
 8003128:	f003 031f 	and.w	r3, r3, #31
 800312c:	2b09      	cmp	r3, #9
 800312e:	bf94      	ite	ls
 8003130:	2301      	movls	r3, #1
 8003132:	2300      	movhi	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	e019      	b.n	800316c <HAL_ADC_ConfigChannel+0x66c>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003140:	fa93 f3a3 	rbit	r3, r3
 8003144:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003148:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800314a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003150:	2320      	movs	r3, #32
 8003152:	e003      	b.n	800315c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003154:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003156:	fab3 f383 	clz	r3, r3
 800315a:	b2db      	uxtb	r3, r3
 800315c:	3301      	adds	r3, #1
 800315e:	f003 031f 	and.w	r3, r3, #31
 8003162:	2b09      	cmp	r3, #9
 8003164:	bf94      	ite	ls
 8003166:	2301      	movls	r3, #1
 8003168:	2300      	movhi	r3, #0
 800316a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800316c:	2b00      	cmp	r3, #0
 800316e:	d079      	beq.n	8003264 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003178:	2b00      	cmp	r3, #0
 800317a:	d107      	bne.n	800318c <HAL_ADC_ConfigChannel+0x68c>
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	0e9b      	lsrs	r3, r3, #26
 8003182:	3301      	adds	r3, #1
 8003184:	069b      	lsls	r3, r3, #26
 8003186:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800318a:	e015      	b.n	80031b8 <HAL_ADC_ConfigChannel+0x6b8>
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003194:	fa93 f3a3 	rbit	r3, r3
 8003198:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800319a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800319c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800319e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 80031a4:	2320      	movs	r3, #32
 80031a6:	e003      	b.n	80031b0 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 80031a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031aa:	fab3 f383 	clz	r3, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	3301      	adds	r3, #1
 80031b2:	069b      	lsls	r3, r3, #26
 80031b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d109      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x6d8>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	0e9b      	lsrs	r3, r3, #26
 80031ca:	3301      	adds	r3, #1
 80031cc:	f003 031f 	and.w	r3, r3, #31
 80031d0:	2101      	movs	r1, #1
 80031d2:	fa01 f303 	lsl.w	r3, r1, r3
 80031d6:	e017      	b.n	8003208 <HAL_ADC_ConfigChannel+0x708>
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031e0:	fa93 f3a3 	rbit	r3, r3
 80031e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80031e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031e8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80031ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 80031f0:	2320      	movs	r3, #32
 80031f2:	e003      	b.n	80031fc <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 80031f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031f6:	fab3 f383 	clz	r3, r3
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	3301      	adds	r3, #1
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	2101      	movs	r1, #1
 8003204:	fa01 f303 	lsl.w	r3, r1, r3
 8003208:	ea42 0103 	orr.w	r1, r2, r3
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10a      	bne.n	800322e <HAL_ADC_ConfigChannel+0x72e>
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	0e9b      	lsrs	r3, r3, #26
 800321e:	3301      	adds	r3, #1
 8003220:	f003 021f 	and.w	r2, r3, #31
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	051b      	lsls	r3, r3, #20
 800322c:	e018      	b.n	8003260 <HAL_ADC_ConfigChannel+0x760>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003236:	fa93 f3a3 	rbit	r3, r3
 800323a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800323c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800323e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 8003246:	2320      	movs	r3, #32
 8003248:	e003      	b.n	8003252 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 800324a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800324c:	fab3 f383 	clz	r3, r3
 8003250:	b2db      	uxtb	r3, r3
 8003252:	3301      	adds	r3, #1
 8003254:	f003 021f 	and.w	r2, r3, #31
 8003258:	4613      	mov	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	4413      	add	r3, r2
 800325e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003260:	430b      	orrs	r3, r1
 8003262:	e07e      	b.n	8003362 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800326c:	2b00      	cmp	r3, #0
 800326e:	d107      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x780>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	0e9b      	lsrs	r3, r3, #26
 8003276:	3301      	adds	r3, #1
 8003278:	069b      	lsls	r3, r3, #26
 800327a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800327e:	e015      	b.n	80032ac <HAL_ADC_ConfigChannel+0x7ac>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003288:	fa93 f3a3 	rbit	r3, r3
 800328c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 8003298:	2320      	movs	r3, #32
 800329a:	e003      	b.n	80032a4 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 800329c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800329e:	fab3 f383 	clz	r3, r3
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	3301      	adds	r3, #1
 80032a6:	069b      	lsls	r3, r3, #26
 80032a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d109      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x7cc>
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	0e9b      	lsrs	r3, r3, #26
 80032be:	3301      	adds	r3, #1
 80032c0:	f003 031f 	and.w	r3, r3, #31
 80032c4:	2101      	movs	r1, #1
 80032c6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ca:	e017      	b.n	80032fc <HAL_ADC_ConfigChannel+0x7fc>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	fa93 f3a3 	rbit	r3, r3
 80032d8:	61bb      	str	r3, [r7, #24]
  return result;
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 80032e4:	2320      	movs	r3, #32
 80032e6:	e003      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 80032e8:	6a3b      	ldr	r3, [r7, #32]
 80032ea:	fab3 f383 	clz	r3, r3
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	3301      	adds	r3, #1
 80032f2:	f003 031f 	and.w	r3, r3, #31
 80032f6:	2101      	movs	r1, #1
 80032f8:	fa01 f303 	lsl.w	r3, r1, r3
 80032fc:	ea42 0103 	orr.w	r1, r2, r3
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10d      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x828>
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	0e9b      	lsrs	r3, r3, #26
 8003312:	3301      	adds	r3, #1
 8003314:	f003 021f 	and.w	r2, r3, #31
 8003318:	4613      	mov	r3, r2
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	4413      	add	r3, r2
 800331e:	3b1e      	subs	r3, #30
 8003320:	051b      	lsls	r3, r3, #20
 8003322:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003326:	e01b      	b.n	8003360 <HAL_ADC_ConfigChannel+0x860>
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	60fb      	str	r3, [r7, #12]
  return result;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8003340:	2320      	movs	r3, #32
 8003342:	e003      	b.n	800334c <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	fab3 f383 	clz	r3, r3
 800334a:	b2db      	uxtb	r3, r3
 800334c:	3301      	adds	r3, #1
 800334e:	f003 021f 	and.w	r2, r3, #31
 8003352:	4613      	mov	r3, r2
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	4413      	add	r3, r2
 8003358:	3b1e      	subs	r3, #30
 800335a:	051b      	lsls	r3, r3, #20
 800335c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003360:	430b      	orrs	r3, r1
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	6892      	ldr	r2, [r2, #8]
 8003366:	4619      	mov	r1, r3
 8003368:	f7fe fe3b 	bl	8001fe2 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	f280 80d7 	bge.w	8003524 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a06      	ldr	r2, [pc, #24]	@ (8003394 <HAL_ADC_ConfigChannel+0x894>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d004      	beq.n	800338a <HAL_ADC_ConfigChannel+0x88a>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a04      	ldr	r2, [pc, #16]	@ (8003398 <HAL_ADC_ConfigChannel+0x898>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d10a      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x8a0>
 800338a:	4b04      	ldr	r3, [pc, #16]	@ (800339c <HAL_ADC_ConfigChannel+0x89c>)
 800338c:	e009      	b.n	80033a2 <HAL_ADC_ConfigChannel+0x8a2>
 800338e:	bf00      	nop
 8003390:	47ff0000 	.word	0x47ff0000
 8003394:	40022000 	.word	0x40022000
 8003398:	40022100 	.word	0x40022100
 800339c:	40022300 	.word	0x40022300
 80033a0:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <HAL_ADC_ConfigChannel+0xa38>)
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fe fcde 	bl	8001d64 <LL_ADC_GetCommonPathInternalCh>
 80033a8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a62      	ldr	r2, [pc, #392]	@ (800353c <HAL_ADC_ConfigChannel+0xa3c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d004      	beq.n	80033c0 <HAL_ADC_ConfigChannel+0x8c0>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a61      	ldr	r2, [pc, #388]	@ (8003540 <HAL_ADC_ConfigChannel+0xa40>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d10e      	bne.n	80033de <HAL_ADC_ConfigChannel+0x8de>
 80033c0:	485e      	ldr	r0, [pc, #376]	@ (800353c <HAL_ADC_ConfigChannel+0xa3c>)
 80033c2:	f7fe ff0b 	bl	80021dc <LL_ADC_IsEnabled>
 80033c6:	4604      	mov	r4, r0
 80033c8:	485d      	ldr	r0, [pc, #372]	@ (8003540 <HAL_ADC_ConfigChannel+0xa40>)
 80033ca:	f7fe ff07 	bl	80021dc <LL_ADC_IsEnabled>
 80033ce:	4603      	mov	r3, r0
 80033d0:	4323      	orrs	r3, r4
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bf0c      	ite	eq
 80033d6:	2301      	moveq	r3, #1
 80033d8:	2300      	movne	r3, #0
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	e008      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x8f0>
 80033de:	4859      	ldr	r0, [pc, #356]	@ (8003544 <HAL_ADC_ConfigChannel+0xa44>)
 80033e0:	f7fe fefc 	bl	80021dc <LL_ADC_IsEnabled>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bf0c      	ite	eq
 80033ea:	2301      	moveq	r3, #1
 80033ec:	2300      	movne	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8084 	beq.w	80034fe <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a53      	ldr	r2, [pc, #332]	@ (8003548 <HAL_ADC_ConfigChannel+0xa48>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d132      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x966>
 8003400:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003404:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d12c      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a4c      	ldr	r2, [pc, #304]	@ (8003544 <HAL_ADC_ConfigChannel+0xa44>)
 8003412:	4293      	cmp	r3, r2
 8003414:	f040 8086 	bne.w	8003524 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a47      	ldr	r2, [pc, #284]	@ (800353c <HAL_ADC_ConfigChannel+0xa3c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d004      	beq.n	800342c <HAL_ADC_ConfigChannel+0x92c>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a46      	ldr	r2, [pc, #280]	@ (8003540 <HAL_ADC_ConfigChannel+0xa40>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d101      	bne.n	8003430 <HAL_ADC_ConfigChannel+0x930>
 800342c:	4a47      	ldr	r2, [pc, #284]	@ (800354c <HAL_ADC_ConfigChannel+0xa4c>)
 800342e:	e000      	b.n	8003432 <HAL_ADC_ConfigChannel+0x932>
 8003430:	4a41      	ldr	r2, [pc, #260]	@ (8003538 <HAL_ADC_ConfigChannel+0xa38>)
 8003432:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003436:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800343a:	4619      	mov	r1, r3
 800343c:	4610      	mov	r0, r2
 800343e:	f7fe fc7e 	bl	8001d3e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003442:	4b43      	ldr	r3, [pc, #268]	@ (8003550 <HAL_ADC_ConfigChannel+0xa50>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	099b      	lsrs	r3, r3, #6
 8003448:	4a42      	ldr	r2, [pc, #264]	@ (8003554 <HAL_ADC_ConfigChannel+0xa54>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	099b      	lsrs	r3, r3, #6
 8003450:	3301      	adds	r3, #1
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003456:	e002      	b.n	800345e <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	3b01      	subs	r3, #1
 800345c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1f9      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003464:	e05e      	b.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a3b      	ldr	r2, [pc, #236]	@ (8003558 <HAL_ADC_ConfigChannel+0xa58>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d120      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x9b2>
 8003470:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003474:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d11a      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a30      	ldr	r2, [pc, #192]	@ (8003544 <HAL_ADC_ConfigChannel+0xa44>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d14e      	bne.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a2c      	ldr	r2, [pc, #176]	@ (800353c <HAL_ADC_ConfigChannel+0xa3c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_ADC_ConfigChannel+0x99a>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a2a      	ldr	r2, [pc, #168]	@ (8003540 <HAL_ADC_ConfigChannel+0xa40>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d101      	bne.n	800349e <HAL_ADC_ConfigChannel+0x99e>
 800349a:	4a2c      	ldr	r2, [pc, #176]	@ (800354c <HAL_ADC_ConfigChannel+0xa4c>)
 800349c:	e000      	b.n	80034a0 <HAL_ADC_ConfigChannel+0x9a0>
 800349e:	4a26      	ldr	r2, [pc, #152]	@ (8003538 <HAL_ADC_ConfigChannel+0xa38>)
 80034a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80034a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034a8:	4619      	mov	r1, r3
 80034aa:	4610      	mov	r0, r2
 80034ac:	f7fe fc47 	bl	8001d3e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034b0:	e038      	b.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a29      	ldr	r2, [pc, #164]	@ (800355c <HAL_ADC_ConfigChannel+0xa5c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d133      	bne.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
 80034bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80034c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d12d      	bne.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003544 <HAL_ADC_ConfigChannel+0xa44>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d128      	bne.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a19      	ldr	r2, [pc, #100]	@ (800353c <HAL_ADC_ConfigChannel+0xa3c>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d004      	beq.n	80034e6 <HAL_ADC_ConfigChannel+0x9e6>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <HAL_ADC_ConfigChannel+0xa40>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d101      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x9ea>
 80034e6:	4a19      	ldr	r2, [pc, #100]	@ (800354c <HAL_ADC_ConfigChannel+0xa4c>)
 80034e8:	e000      	b.n	80034ec <HAL_ADC_ConfigChannel+0x9ec>
 80034ea:	4a13      	ldr	r2, [pc, #76]	@ (8003538 <HAL_ADC_ConfigChannel+0xa38>)
 80034ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80034f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034f4:	4619      	mov	r1, r3
 80034f6:	4610      	mov	r0, r2
 80034f8:	f7fe fc21 	bl	8001d3e <LL_ADC_SetCommonPathInternalCh>
 80034fc:	e012      	b.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003502:	f043 0220 	orr.w	r2, r3, #32
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003510:	e008      	b.n	8003524 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003516:	f043 0220 	orr.w	r2, r3, #32
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800352c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8003530:	4618      	mov	r0, r3
 8003532:	37e4      	adds	r7, #228	@ 0xe4
 8003534:	46bd      	mov	sp, r7
 8003536:	bd90      	pop	{r4, r7, pc}
 8003538:	58026300 	.word	0x58026300
 800353c:	40022000 	.word	0x40022000
 8003540:	40022100 	.word	0x40022100
 8003544:	58026000 	.word	0x58026000
 8003548:	c7520000 	.word	0xc7520000
 800354c:	40022300 	.word	0x40022300
 8003550:	24000000 	.word	0x24000000
 8003554:	053e2d63 	.word	0x053e2d63
 8003558:	c3210000 	.word	0xc3210000
 800355c:	cb840000 	.word	0xcb840000

08003560 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800356a:	2300      	movs	r3, #0
 800356c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7fe fe7e 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 800357c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7fe fea0 	bl	80022c8 <LL_ADC_INJ_IsConversionOngoing>
 8003588:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d103      	bne.n	8003598 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 8098 	beq.w	80036c8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d02a      	beq.n	80035fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	7e5b      	ldrb	r3, [r3, #25]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d126      	bne.n	80035fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	7e1b      	ldrb	r3, [r3, #24]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d122      	bne.n	80035fc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80035b6:	2301      	movs	r3, #1
 80035b8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80035ba:	e014      	b.n	80035e6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	4a45      	ldr	r2, [pc, #276]	@ (80036d4 <ADC_ConversionStop+0x174>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d90d      	bls.n	80035e0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035c8:	f043 0210 	orr.w	r2, r3, #16
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035d4:	f043 0201 	orr.w	r2, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e074      	b.n	80036ca <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	3301      	adds	r3, #1
 80035e4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f0:	2b40      	cmp	r3, #64	@ 0x40
 80035f2:	d1e3      	bne.n	80035bc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2240      	movs	r2, #64	@ 0x40
 80035fa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d014      	beq.n	800362c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f7fe fe36 	bl	8002278 <LL_ADC_REG_IsConversionOngoing>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00c      	beq.n	800362c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe fdf3 	bl	8002202 <LL_ADC_IsDisableOngoing>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d104      	bne.n	800362c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe fe12 	bl	8002250 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d014      	beq.n	800365c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f7fe fe46 	bl	80022c8 <LL_ADC_INJ_IsConversionOngoing>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7fe fddb 	bl	8002202 <LL_ADC_IsDisableOngoing>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d104      	bne.n	800365c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe fe22 	bl	80022a0 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2b02      	cmp	r3, #2
 8003660:	d005      	beq.n	800366e <ADC_ConversionStop+0x10e>
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	2b03      	cmp	r3, #3
 8003666:	d105      	bne.n	8003674 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003668:	230c      	movs	r3, #12
 800366a:	617b      	str	r3, [r7, #20]
        break;
 800366c:	e005      	b.n	800367a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800366e:	2308      	movs	r3, #8
 8003670:	617b      	str	r3, [r7, #20]
        break;
 8003672:	e002      	b.n	800367a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003674:	2304      	movs	r3, #4
 8003676:	617b      	str	r3, [r7, #20]
        break;
 8003678:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800367a:	f7fe fb2d 	bl	8001cd8 <HAL_GetTick>
 800367e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003680:	e01b      	b.n	80036ba <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003682:	f7fe fb29 	bl	8001cd8 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b05      	cmp	r3, #5
 800368e:	d914      	bls.n	80036ba <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00d      	beq.n	80036ba <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036a2:	f043 0210 	orr.w	r2, r3, #16
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036ae:	f043 0201 	orr.w	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e007      	b.n	80036ca <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1dc      	bne.n	8003682 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3720      	adds	r7, #32
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	000cdbff 	.word	0x000cdbff

080036d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fe fd79 	bl	80021dc <LL_ADC_IsEnabled>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d16e      	bne.n	80037ce <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	4b38      	ldr	r3, [pc, #224]	@ (80037d8 <ADC_Enable+0x100>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00d      	beq.n	800371a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003702:	f043 0210 	orr.w	r2, r3, #16
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800370e:	f043 0201 	orr.w	r2, r3, #1
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e05a      	b.n	80037d0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4618      	mov	r0, r3
 8003720:	f7fe fd34 	bl	800218c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003724:	f7fe fad8 	bl	8001cd8 <HAL_GetTick>
 8003728:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a2b      	ldr	r2, [pc, #172]	@ (80037dc <ADC_Enable+0x104>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d004      	beq.n	800373e <ADC_Enable+0x66>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a29      	ldr	r2, [pc, #164]	@ (80037e0 <ADC_Enable+0x108>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d101      	bne.n	8003742 <ADC_Enable+0x6a>
 800373e:	4b29      	ldr	r3, [pc, #164]	@ (80037e4 <ADC_Enable+0x10c>)
 8003740:	e000      	b.n	8003744 <ADC_Enable+0x6c>
 8003742:	4b29      	ldr	r3, [pc, #164]	@ (80037e8 <ADC_Enable+0x110>)
 8003744:	4618      	mov	r0, r3
 8003746:	f7fe fcb7 	bl	80020b8 <LL_ADC_GetMultimode>
 800374a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a23      	ldr	r2, [pc, #140]	@ (80037e0 <ADC_Enable+0x108>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d002      	beq.n	800375c <ADC_Enable+0x84>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	e000      	b.n	800375e <ADC_Enable+0x86>
 800375c:	4b1f      	ldr	r3, [pc, #124]	@ (80037dc <ADC_Enable+0x104>)
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	4293      	cmp	r3, r2
 8003764:	d02c      	beq.n	80037c0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d130      	bne.n	80037ce <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800376c:	e028      	b.n	80037c0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7fe fd32 	bl	80021dc <LL_ADC_IsEnabled>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d104      	bne.n	8003788 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7fe fd02 	bl	800218c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003788:	f7fe faa6 	bl	8001cd8 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d914      	bls.n	80037c0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d00d      	beq.n	80037c0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037a8:	f043 0210 	orr.w	r2, r3, #16
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037b4:	f043 0201 	orr.w	r2, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e007      	b.n	80037d0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d1cf      	bne.n	800376e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	8000003f 	.word	0x8000003f
 80037dc:	40022000 	.word	0x40022000
 80037e0:	40022100 	.word	0x40022100
 80037e4:	40022300 	.word	0x40022300
 80037e8:	58026300 	.word	0x58026300

080037ec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe fd02 	bl	8002202 <LL_ADC_IsDisableOngoing>
 80037fe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4618      	mov	r0, r3
 8003806:	f7fe fce9 	bl	80021dc <LL_ADC_IsEnabled>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d047      	beq.n	80038a0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d144      	bne.n	80038a0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 030d 	and.w	r3, r3, #13
 8003820:	2b01      	cmp	r3, #1
 8003822:	d10c      	bne.n	800383e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	f7fe fcc3 	bl	80021b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2203      	movs	r2, #3
 8003834:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003836:	f7fe fa4f 	bl	8001cd8 <HAL_GetTick>
 800383a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800383c:	e029      	b.n	8003892 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003842:	f043 0210 	orr.w	r2, r3, #16
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800384e:	f043 0201 	orr.w	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e023      	b.n	80038a2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800385a:	f7fe fa3d 	bl	8001cd8 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d914      	bls.n	8003892 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00d      	beq.n	8003892 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800387a:	f043 0210 	orr.w	r2, r3, #16
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003886:	f043 0201 	orr.w	r2, r3, #1
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e007      	b.n	80038a2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1dc      	bne.n	800385a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
	...

080038ac <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a6c      	ldr	r2, [pc, #432]	@ (8003a6c <ADC_ConfigureBoostMode+0x1c0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d004      	beq.n	80038c8 <ADC_ConfigureBoostMode+0x1c>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a6b      	ldr	r2, [pc, #428]	@ (8003a70 <ADC_ConfigureBoostMode+0x1c4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d109      	bne.n	80038dc <ADC_ConfigureBoostMode+0x30>
 80038c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003a74 <ADC_ConfigureBoostMode+0x1c8>)
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	bf14      	ite	ne
 80038d4:	2301      	movne	r3, #1
 80038d6:	2300      	moveq	r3, #0
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	e008      	b.n	80038ee <ADC_ConfigureBoostMode+0x42>
 80038dc:	4b66      	ldr	r3, [pc, #408]	@ (8003a78 <ADC_ConfigureBoostMode+0x1cc>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	bf14      	ite	ne
 80038e8:	2301      	movne	r3, #1
 80038ea:	2300      	moveq	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d01c      	beq.n	800392c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80038f2:	f003 f801 	bl	80068f8 <HAL_RCC_GetHCLKFreq>
 80038f6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003900:	d010      	beq.n	8003924 <ADC_ConfigureBoostMode+0x78>
 8003902:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003906:	d873      	bhi.n	80039f0 <ADC_ConfigureBoostMode+0x144>
 8003908:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800390c:	d002      	beq.n	8003914 <ADC_ConfigureBoostMode+0x68>
 800390e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003912:	d16d      	bne.n	80039f0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	0c1b      	lsrs	r3, r3, #16
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003920:	60fb      	str	r3, [r7, #12]
        break;
 8003922:	e068      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	089b      	lsrs	r3, r3, #2
 8003928:	60fb      	str	r3, [r7, #12]
        break;
 800392a:	e064      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800392c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003930:	f04f 0100 	mov.w	r1, #0
 8003934:	f004 fa1e 	bl	8007d74 <HAL_RCCEx_GetPeriphCLKFreq>
 8003938:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003942:	d051      	beq.n	80039e8 <ADC_ConfigureBoostMode+0x13c>
 8003944:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003948:	d854      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 800394a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800394e:	d047      	beq.n	80039e0 <ADC_ConfigureBoostMode+0x134>
 8003950:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003954:	d84e      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 8003956:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800395a:	d03d      	beq.n	80039d8 <ADC_ConfigureBoostMode+0x12c>
 800395c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003960:	d848      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 8003962:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003966:	d033      	beq.n	80039d0 <ADC_ConfigureBoostMode+0x124>
 8003968:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800396c:	d842      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 800396e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003972:	d029      	beq.n	80039c8 <ADC_ConfigureBoostMode+0x11c>
 8003974:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003978:	d83c      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 800397a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800397e:	d01a      	beq.n	80039b6 <ADC_ConfigureBoostMode+0x10a>
 8003980:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003984:	d836      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 8003986:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800398a:	d014      	beq.n	80039b6 <ADC_ConfigureBoostMode+0x10a>
 800398c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003990:	d830      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 8003992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003996:	d00e      	beq.n	80039b6 <ADC_ConfigureBoostMode+0x10a>
 8003998:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800399c:	d82a      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 800399e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80039a2:	d008      	beq.n	80039b6 <ADC_ConfigureBoostMode+0x10a>
 80039a4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80039a8:	d824      	bhi.n	80039f4 <ADC_ConfigureBoostMode+0x148>
 80039aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039ae:	d002      	beq.n	80039b6 <ADC_ConfigureBoostMode+0x10a>
 80039b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80039b4:	d11e      	bne.n	80039f4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	0c9b      	lsrs	r3, r3, #18
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c4:	60fb      	str	r3, [r7, #12]
        break;
 80039c6:	e016      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	60fb      	str	r3, [r7, #12]
        break;
 80039ce:	e012      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	60fb      	str	r3, [r7, #12]
        break;
 80039d6:	e00e      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	099b      	lsrs	r3, r3, #6
 80039dc:	60fb      	str	r3, [r7, #12]
        break;
 80039de:	e00a      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	09db      	lsrs	r3, r3, #7
 80039e4:	60fb      	str	r3, [r7, #12]
        break;
 80039e6:	e006      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	60fb      	str	r3, [r7, #12]
        break;
 80039ee:	e002      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80039f0:	bf00      	nop
 80039f2:	e000      	b.n	80039f6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80039f4:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	4a1f      	ldr	r2, [pc, #124]	@ (8003a7c <ADC_ConfigureBoostMode+0x1d0>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d808      	bhi.n	8003a16 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003a12:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003a14:	e025      	b.n	8003a62 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	4a19      	ldr	r2, [pc, #100]	@ (8003a80 <ADC_ConfigureBoostMode+0x1d4>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d80a      	bhi.n	8003a34 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a30:	609a      	str	r2, [r3, #8]
}
 8003a32:	e016      	b.n	8003a62 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4a13      	ldr	r2, [pc, #76]	@ (8003a84 <ADC_ConfigureBoostMode+0x1d8>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d80a      	bhi.n	8003a52 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a4e:	609a      	str	r2, [r3, #8]
}
 8003a50:	e007      	b.n	8003a62 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003a60:	609a      	str	r2, [r3, #8]
}
 8003a62:	bf00      	nop
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	40022000 	.word	0x40022000
 8003a70:	40022100 	.word	0x40022100
 8003a74:	40022300 	.word	0x40022300
 8003a78:	58026300 	.word	0x58026300
 8003a7c:	005f5e10 	.word	0x005f5e10
 8003a80:	00bebc20 	.word	0x00bebc20
 8003a84:	017d7840 	.word	0x017d7840

08003a88 <LL_ADC_IsEnabled>:
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <LL_ADC_IsEnabled+0x18>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <LL_ADC_IsEnabled+0x1a>
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <LL_ADC_REG_IsConversionOngoing>:
{
 8003aae:	b480      	push	{r7}
 8003ab0:	b083      	sub	sp, #12
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d101      	bne.n	8003ac6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003ad4:	b590      	push	{r4, r7, lr}
 8003ad6:	b0a3      	sub	sp, #140	@ 0x8c
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e0c1      	b.n	8003c76 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003afa:	2300      	movs	r3, #0
 8003afc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003afe:	2300      	movs	r3, #0
 8003b00:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a5e      	ldr	r2, [pc, #376]	@ (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d102      	bne.n	8003b12 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003b0c:	4b5d      	ldr	r3, [pc, #372]	@ (8003c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	e001      	b.n	8003b16 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003b12:	2300      	movs	r3, #0
 8003b14:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10b      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b20:	f043 0220 	orr.w	r2, r3, #32
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0a0      	b.n	8003c76 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff ffb9 	bl	8003aae <LL_ADC_REG_IsConversionOngoing>
 8003b3c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7ff ffb2 	bl	8003aae <LL_ADC_REG_IsConversionOngoing>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f040 8081 	bne.w	8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003b52:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d17c      	bne.n	8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a48      	ldr	r2, [pc, #288]	@ (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d004      	beq.n	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a46      	ldr	r2, [pc, #280]	@ (8003c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d101      	bne.n	8003b72 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003b6e:	4b46      	ldr	r3, [pc, #280]	@ (8003c88 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003b70:	e000      	b.n	8003b74 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003b72:	4b46      	ldr	r3, [pc, #280]	@ (8003c8c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003b74:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d039      	beq.n	8003bf2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003b7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b8e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a3a      	ldr	r2, [pc, #232]	@ (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d004      	beq.n	8003ba4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a39      	ldr	r2, [pc, #228]	@ (8003c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d10e      	bne.n	8003bc2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003ba4:	4836      	ldr	r0, [pc, #216]	@ (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003ba6:	f7ff ff6f 	bl	8003a88 <LL_ADC_IsEnabled>
 8003baa:	4604      	mov	r4, r0
 8003bac:	4835      	ldr	r0, [pc, #212]	@ (8003c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003bae:	f7ff ff6b 	bl	8003a88 <LL_ADC_IsEnabled>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	4323      	orrs	r3, r4
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	bf0c      	ite	eq
 8003bba:	2301      	moveq	r3, #1
 8003bbc:	2300      	movne	r3, #0
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	e008      	b.n	8003bd4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003bc2:	4833      	ldr	r0, [pc, #204]	@ (8003c90 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003bc4:	f7ff ff60 	bl	8003a88 <LL_ADC_IsEnabled>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bf0c      	ite	eq
 8003bce:	2301      	moveq	r3, #1
 8003bd0:	2300      	movne	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d047      	beq.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003bd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	4b2d      	ldr	r3, [pc, #180]	@ (8003c94 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	6811      	ldr	r1, [r2, #0]
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	6892      	ldr	r2, [r2, #8]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	431a      	orrs	r2, r3
 8003bec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003bee:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003bf0:	e03a      	b.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003bf2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bfa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003bfc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a1f      	ldr	r2, [pc, #124]	@ (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d004      	beq.n	8003c12 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d10e      	bne.n	8003c30 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8003c12:	481b      	ldr	r0, [pc, #108]	@ (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c14:	f7ff ff38 	bl	8003a88 <LL_ADC_IsEnabled>
 8003c18:	4604      	mov	r4, r0
 8003c1a:	481a      	ldr	r0, [pc, #104]	@ (8003c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c1c:	f7ff ff34 	bl	8003a88 <LL_ADC_IsEnabled>
 8003c20:	4603      	mov	r3, r0
 8003c22:	4323      	orrs	r3, r4
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	bf0c      	ite	eq
 8003c28:	2301      	moveq	r3, #1
 8003c2a:	2300      	movne	r3, #0
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	e008      	b.n	8003c42 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003c30:	4817      	ldr	r0, [pc, #92]	@ (8003c90 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003c32:	f7ff ff29 	bl	8003a88 <LL_ADC_IsEnabled>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bf0c      	ite	eq
 8003c3c:	2301      	moveq	r3, #1
 8003c3e:	2300      	movne	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d010      	beq.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003c46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	4b12      	ldr	r3, [pc, #72]	@ (8003c94 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003c50:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c52:	e009      	b.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c58:	f043 0220 	orr.w	r2, r3, #32
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003c66:	e000      	b.n	8003c6a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c68:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003c72:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	378c      	adds	r7, #140	@ 0x8c
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd90      	pop	{r4, r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40022000 	.word	0x40022000
 8003c84:	40022100 	.word	0x40022100
 8003c88:	40022300 	.word	0x40022300
 8003c8c:	58026300 	.word	0x58026300
 8003c90:	58026000 	.word	0x58026000
 8003c94:	fffff0e0 	.word	0xfffff0e0

08003c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f003 0307 	and.w	r3, r3, #7
 8003ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <__NVIC_SetPriorityGrouping+0x40>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003cc0:	4b06      	ldr	r3, [pc, #24]	@ (8003cdc <__NVIC_SetPriorityGrouping+0x44>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cc6:	4a04      	ldr	r2, [pc, #16]	@ (8003cd8 <__NVIC_SetPriorityGrouping+0x40>)
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	60d3      	str	r3, [r2, #12]
}
 8003ccc:	bf00      	nop
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	e000ed00 	.word	0xe000ed00
 8003cdc:	05fa0000 	.word	0x05fa0000

08003ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ce4:	4b04      	ldr	r3, [pc, #16]	@ (8003cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	0a1b      	lsrs	r3, r3, #8
 8003cea:	f003 0307 	and.w	r3, r3, #7
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	e000ed00 	.word	0xe000ed00

08003cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003d06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	db0b      	blt.n	8003d26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	f003 021f 	and.w	r2, r3, #31
 8003d14:	4907      	ldr	r1, [pc, #28]	@ (8003d34 <__NVIC_EnableIRQ+0x38>)
 8003d16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d1a:	095b      	lsrs	r3, r3, #5
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d26:	bf00      	nop
 8003d28:	370c      	adds	r7, #12
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	e000e100 	.word	0xe000e100

08003d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	6039      	str	r1, [r7, #0]
 8003d42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003d44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	db0a      	blt.n	8003d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	b2da      	uxtb	r2, r3
 8003d50:	490c      	ldr	r1, [pc, #48]	@ (8003d84 <__NVIC_SetPriority+0x4c>)
 8003d52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d56:	0112      	lsls	r2, r2, #4
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d60:	e00a      	b.n	8003d78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	4908      	ldr	r1, [pc, #32]	@ (8003d88 <__NVIC_SetPriority+0x50>)
 8003d68:	88fb      	ldrh	r3, [r7, #6]
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	3b04      	subs	r3, #4
 8003d70:	0112      	lsls	r2, r2, #4
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	440b      	add	r3, r1
 8003d76:	761a      	strb	r2, [r3, #24]
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	e000e100 	.word	0xe000e100
 8003d88:	e000ed00 	.word	0xe000ed00

08003d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b089      	sub	sp, #36	@ 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f1c3 0307 	rsb	r3, r3, #7
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	bf28      	it	cs
 8003daa:	2304      	movcs	r3, #4
 8003dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3304      	adds	r3, #4
 8003db2:	2b06      	cmp	r3, #6
 8003db4:	d902      	bls.n	8003dbc <NVIC_EncodePriority+0x30>
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3b03      	subs	r3, #3
 8003dba:	e000      	b.n	8003dbe <NVIC_EncodePriority+0x32>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	401a      	ands	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	fa01 f303 	lsl.w	r3, r1, r3
 8003dde:	43d9      	mvns	r1, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de4:	4313      	orrs	r3, r2
         );
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3724      	adds	r7, #36	@ 0x24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b082      	sub	sp, #8
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7ff ff4c 	bl	8003c98 <__NVIC_SetPriorityGrouping>
}
 8003e00:	bf00      	nop
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	4603      	mov	r3, r0
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
 8003e14:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e16:	f7ff ff63 	bl	8003ce0 <__NVIC_GetPriorityGrouping>
 8003e1a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	68b9      	ldr	r1, [r7, #8]
 8003e20:	6978      	ldr	r0, [r7, #20]
 8003e22:	f7ff ffb3 	bl	8003d8c <NVIC_EncodePriority>
 8003e26:	4602      	mov	r2, r0
 8003e28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7ff ff82 	bl	8003d38 <__NVIC_SetPriority>
}
 8003e34:	bf00      	nop
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7ff ff56 	bl	8003cfc <__NVIC_EnableIRQ>
}
 8003e50:	bf00      	nop
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e0e3      	b.n	8004032 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2223      	movs	r2, #35	@ 0x23
 8003e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f008 fa51 	bl	800c324 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e82:	4b6e      	ldr	r3, [pc, #440]	@ (800403c <HAL_ETH_Init+0x1e4>)
 8003e84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e88:	4a6c      	ldr	r2, [pc, #432]	@ (800403c <HAL_ETH_Init+0x1e4>)
 8003e8a:	f043 0302 	orr.w	r3, r3, #2
 8003e8e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003e92:	4b6a      	ldr	r3, [pc, #424]	@ (800403c <HAL_ETH_Init+0x1e4>)
 8003e94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	60bb      	str	r3, [r7, #8]
 8003e9e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	7a1b      	ldrb	r3, [r3, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d103      	bne.n	8003eb0 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003ea8:	2000      	movs	r0, #0
 8003eaa:	f7fd ff21 	bl	8001cf0 <HAL_SYSCFG_ETHInterfaceSelect>
 8003eae:	e003      	b.n	8003eb8 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003eb0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003eb4:	f7fd ff1c 	bl	8001cf0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8003eb8:	4b61      	ldr	r3, [pc, #388]	@ (8004040 <HAL_ETH_Init+0x1e8>)
 8003eba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6812      	ldr	r2, [r2, #0]
 8003eca:	f043 0301 	orr.w	r3, r3, #1
 8003ece:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ed2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ed4:	f7fd ff00 	bl	8001cd8 <HAL_GetTick>
 8003ed8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003eda:	e011      	b.n	8003f00 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003edc:	f7fd fefc 	bl	8001cd8 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003eea:	d909      	bls.n	8003f00 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2204      	movs	r2, #4
 8003ef0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	22e0      	movs	r2, #224	@ 0xe0
 8003ef8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e098      	b.n	8004032 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1e4      	bne.n	8003edc <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 fe0a 	bl	8004b2c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003f18:	f002 fcee 	bl	80068f8 <HAL_RCC_GetHCLKFreq>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	4a49      	ldr	r2, [pc, #292]	@ (8004044 <HAL_ETH_Init+0x1ec>)
 8003f20:	fba2 2303 	umull	r2, r3, r2, r3
 8003f24:	0c9a      	lsrs	r2, r3, #18
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3a01      	subs	r2, #1
 8003f2c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 fffb 	bl	8004f2c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f3e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003f42:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f52:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	22e0      	movs	r2, #224	@ 0xe0
 8003f6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e05d      	b.n	8004032 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f7e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003f82:	4b31      	ldr	r3, [pc, #196]	@ (8004048 <HAL_ETH_Init+0x1f0>)
 8003f84:	4013      	ands	r3, r2
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	6952      	ldr	r2, [r2, #20]
 8003f8a:	0051      	lsls	r1, r2, #1
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	6812      	ldr	r2, [r2, #0]
 8003f90:	430b      	orrs	r3, r1
 8003f92:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f96:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f001 f863 	bl	8005066 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f001 f8a9 	bl	80050f8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	3305      	adds	r3, #5
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	021a      	lsls	r2, r3, #8
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	4619      	mov	r1, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	3303      	adds	r3, #3
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	061a      	lsls	r2, r3, #24
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	3302      	adds	r3, #2
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	041b      	lsls	r3, r3, #16
 8003fd8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003fe4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003ff2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003ff4:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	4b11      	ldr	r3, [pc, #68]	@ (800404c <HAL_ETH_Init+0x1f4>)
 8004006:	430b      	orrs	r3, r1
 8004008:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <HAL_ETH_Init+0x1f8>)
 800401a:	430b      	orrs	r3, r1
 800401c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2210      	movs	r2, #16
 800402c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	58024400 	.word	0x58024400
 8004040:	58000400 	.word	0x58000400
 8004044:	431bde83 	.word	0x431bde83
 8004048:	ffff8001 	.word	0xffff8001
 800404c:	0c020060 	.word	0x0c020060
 8004050:	0c20c000 	.word	0x0c20c000

08004054 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004062:	2b10      	cmp	r3, #16
 8004064:	d165      	bne.n	8004132 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2223      	movs	r2, #35	@ 0x23
 800406a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2204      	movs	r2, #4
 8004078:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f9e4 	bl	8004448 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004088:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004098:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6812      	ldr	r2, [r2, #0]
 80040ac:	f043 0301 	orr.w	r3, r3, #1
 80040b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040b4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040c0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6812      	ldr	r2, [r2, #0]
 80040c8:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 80040cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040d0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f042 0201 	orr.w	r2, r2, #1
 80040e4:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 0202 	orr.w	r2, r2, #2
 80040f6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004110:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 800411c:	430b      	orrs	r3, r1
 800411e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004122:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2223      	movs	r2, #35	@ 0x23
 800412a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800412e:	2300      	movs	r3, #0
 8004130:	e000      	b.n	8004134 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
  }
}
 8004134:	4618      	mov	r0, r3
 8004136:	3708      	adds	r7, #8
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800414a:	2b23      	cmp	r3, #35	@ 0x23
 800414c:	d165      	bne.n	800421a <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2223      	movs	r2, #35	@ 0x23
 8004152:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800415e:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	4b30      	ldr	r3, [pc, #192]	@ (8004228 <HAL_ETH_Stop_IT+0xec>)
 8004168:	400b      	ands	r3, r1
 800416a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800416e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800417a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	6812      	ldr	r2, [r2, #0]
 8004182:	f023 0301 	bic.w	r3, r3, #1
 8004186:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800418a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004196:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6812      	ldr	r2, [r2, #0]
 800419e:	f023 0301 	bic.w	r3, r3, #1
 80041a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80041a6:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0201 	bic.w	r2, r2, #1
 80041b8:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0201 	orr.w	r2, r2, #1
 80041ca:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0202 	bic.w	r2, r2, #2
 80041dc:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	e00e      	b.n	8004202 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	3212      	adds	r2, #18
 80041ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ee:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	3301      	adds	r3, #1
 8004200:	60fb      	str	r3, [r7, #12]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2b03      	cmp	r3, #3
 8004206:	d9ed      	bls.n	80041e4 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2210      	movs	r2, #16
 8004212:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004216:	2300      	movs	r3, #0
 8004218:	e000      	b.n	800421c <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
  }
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	ffff2f3e 	.word	0xffff2f3e

0800422c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d109      	bne.n	8004250 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004242:	f043 0201 	orr.w	r2, r3, #1
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e03a      	b.n	80042c6 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004256:	2b23      	cmp	r3, #35	@ 0x23
 8004258:	d134      	bne.n	80042c4 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004262:	2201      	movs	r2, #1
 8004264:	6839      	ldr	r1, [r7, #0]
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 ffa4 	bl	80051b4 <ETH_Prepare_Tx_Descriptors>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d009      	beq.n	8004286 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004278:	f043 0202 	orr.w	r2, r3, #2
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e01f      	b.n	80042c6 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8004286:	f3bf 8f4f 	dsb	sy
}
 800428a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	629a      	str	r2, [r3, #40]	@ 0x28
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429a:	2b03      	cmp	r3, #3
 800429c:	d904      	bls.n	80042a8 <HAL_ETH_Transmit_IT+0x7c>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a2:	1f1a      	subs	r2, r3, #4
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3106      	adds	r1, #6
 80042b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80042b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80042bc:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	e000      	b.n	80042c6 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
  }
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b088      	sub	sp, #32
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
 80042d6:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d109      	bne.n	80042fa <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ec:	f043 0201 	orr.w	r2, r3, #1
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e0a2      	b.n	8004440 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004300:	2b23      	cmp	r3, #35	@ 0x23
 8004302:	d001      	beq.n	8004308 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e09b      	b.n	8004440 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	3212      	adds	r2, #18
 8004314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004318:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800431e:	f1c3 0304 	rsb	r3, r3, #4
 8004322:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004324:	e064      	b.n	80043f0 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d007      	beq.n	8004342 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d103      	bne.n	8004356 <HAL_ETH_ReadData+0x88>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004352:	2b00      	cmp	r3, #0
 8004354:	d03a      	beq.n	80043cc <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d005      	beq.n	800436e <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d005      	beq.n	8004396 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004392:	2301      	movs	r3, #1
 8004394:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80043a6:	461a      	mov	r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	f008 f994 	bl	800c6d8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	441a      	add	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	2200      	movs	r2, #0
 80043ca:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	3301      	adds	r3, #1
 80043d0:	61fb      	str	r3, [r7, #28]
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d902      	bls.n	80043de <HAL_ETH_ReadData+0x110>
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	3b04      	subs	r3, #4
 80043dc:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	69fa      	ldr	r2, [r7, #28]
 80043e2:	3212      	adds	r2, #18
 80043e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043e8:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	3301      	adds	r3, #1
 80043ee:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	db06      	blt.n	8004406 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d202      	bcs.n	8004406 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8004400:	7cfb      	ldrb	r3, [r7, #19]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d08f      	beq.n	8004326 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	441a      	add	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004416:	2b00      	cmp	r3, #0
 8004418:	d002      	beq.n	8004420 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f814 	bl	8004448 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004426:	7cfb      	ldrb	r3, [r7, #19]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d108      	bne.n	800443e <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	e000      	b.n	8004440 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
}
 8004440:	4618      	mov	r0, r3
 8004442:	3720      	adds	r7, #32
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004450:	2300      	movs	r3, #0
 8004452:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004454:	2301      	movs	r3, #1
 8004456:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800445c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69fa      	ldr	r2, [r7, #28]
 8004462:	3212      	adds	r2, #18
 8004464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004468:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800446e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004470:	e038      	b.n	80044e4 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d112      	bne.n	80044a0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800447a:	f107 0308 	add.w	r3, r7, #8
 800447e:	4618      	mov	r0, r3
 8004480:	f008 f8fa 	bl	800c678 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d102      	bne.n	8004490 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	74fb      	strb	r3, [r7, #19]
 800448e:	e007      	b.n	80044a0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	461a      	mov	r2, r3
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	461a      	mov	r2, r3
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 80044a0:	7cfb      	ldrb	r3, [r7, #19]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d01e      	beq.n	80044e4 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d004      	beq.n	80044b8 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 80044b4:	60da      	str	r2, [r3, #12]
 80044b6:	e003      	b.n	80044c0 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 80044be:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	3301      	adds	r3, #1
 80044c4:	61fb      	str	r3, [r7, #28]
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	2b03      	cmp	r3, #3
 80044ca:	d902      	bls.n	80044d2 <ETH_UpdateDescriptor+0x8a>
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	3b04      	subs	r3, #4
 80044d0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69fa      	ldr	r2, [r7, #28]
 80044d6:	3212      	adds	r2, #18
 80044d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044dc:	617b      	str	r3, [r7, #20]
      desccount--;
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	3b01      	subs	r3, #1
 80044e2:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d002      	beq.n	80044f0 <ETH_UpdateDescriptor+0xa8>
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1c0      	bne.n	8004472 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d01b      	beq.n	8004532 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	3301      	adds	r3, #1
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004504:	f3bf 8f5f 	dmb	sy
}
 8004508:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6919      	ldr	r1, [r3, #16]
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	4613      	mov	r3, r2
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	4413      	add	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	18ca      	adds	r2, r1, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004522:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	69fa      	ldr	r2, [r7, #28]
 800452a:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004532:	bf00      	nop
 8004534:	3720      	adds	r7, #32
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b086      	sub	sp, #24
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3318      	adds	r3, #24
 8004546:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454c:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004552:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004554:	2301      	movs	r3, #1
 8004556:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004558:	e047      	b.n	80045ea <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 800455a:	2301      	movs	r3, #1
 800455c:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	3b01      	subs	r3, #1
 8004562:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	3304      	adds	r3, #4
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10a      	bne.n	800458a <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	3301      	adds	r3, #1
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d902      	bls.n	8004586 <HAL_ETH_ReleaseTxPacket+0x4c>
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	3b04      	subs	r3, #4
 8004584:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004586:	2300      	movs	r3, #0
 8004588:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800458a:	7bbb      	ldrb	r3, [r7, #14]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d02c      	beq.n	80045ea <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68d9      	ldr	r1, [r3, #12]
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4613      	mov	r3, r2
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	4413      	add	r3, r2
 800459c:	00db      	lsls	r3, r3, #3
 800459e:	440b      	add	r3, r1
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	db1f      	blt.n	80045e6 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	3304      	adds	r3, #4
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4413      	add	r3, r2
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f008 f8f8 	bl	800c7a8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	3304      	adds	r3, #4
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	4413      	add	r3, r2
 80045c2:	2200      	movs	r2, #0
 80045c4:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	3301      	adds	r3, #1
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d902      	bls.n	80045d8 <HAL_ETH_ReleaseTxPacket+0x9e>
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	3b04      	subs	r3, #4
 80045d6:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80045e4:	e001      	b.n	80045ea <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80045e6:	2300      	movs	r3, #0
 80045e8:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d002      	beq.n	80045f6 <HAL_ETH_ReleaseTxPacket+0xbc>
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1b1      	bne.n	800455a <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
 800460c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e03e      	b.n	80046a0 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800462a:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	055b      	lsls	r3, r3, #21
 8004636:	4313      	orrs	r3, r2
 8004638:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	041b      	lsls	r3, r3, #16
 8004644:	4313      	orrs	r3, r2
 8004646:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f043 030c 	orr.w	r3, r3, #12
 800464e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f043 0301 	orr.w	r3, r3, #1
 8004656:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8004662:	f7fd fb39 	bl	8001cd8 <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004668:	e009      	b.n	800467e <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800466a:	f7fd fb35 	bl	8001cd8 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004678:	d901      	bls.n	800467e <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e010      	b.n	80046a0 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1ed      	bne.n	800466a <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8004696:	b29b      	uxth	r3, r3
 8004698:	461a      	mov	r2, r3
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e03c      	b.n	8004744 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80046d2:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	055b      	lsls	r3, r3, #21
 80046de:	4313      	orrs	r3, r2
 80046e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	041b      	lsls	r3, r3, #16
 80046ec:	4313      	orrs	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f023 030c 	bic.w	r3, r3, #12
 80046f6:	f043 0304 	orr.w	r3, r3, #4
 80046fa:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	f043 0301 	orr.w	r3, r3, #1
 8004702:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	b29a      	uxth	r2, r3
 8004708:	4b10      	ldr	r3, [pc, #64]	@ (800474c <HAL_ETH_WritePHYRegister+0xa4>)
 800470a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 800470e:	4a0f      	ldr	r2, [pc, #60]	@ (800474c <HAL_ETH_WritePHYRegister+0xa4>)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8004716:	f7fd fadf 	bl	8001cd8 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800471c:	e009      	b.n	8004732 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800471e:	f7fd fadb 	bl	8001cd8 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800472c:	d901      	bls.n	8004732 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e008      	b.n	8004744 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1ed      	bne.n	800471e <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40028000 	.word	0x40028000

08004750 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e1c3      	b.n	8004aec <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 020c 	and.w	r2, r3, #12
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0310 	and.w	r3, r3, #16
 800477c:	2b00      	cmp	r3, #0
 800477e:	bf14      	ite	ne
 8004780:	2301      	movne	r3, #1
 8004782:	2300      	moveq	r3, #0
 8004784:	b2db      	uxtb	r3, r3
 8004786:	461a      	mov	r2, r3
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	bf0c      	ite	eq
 80047aa:	2301      	moveq	r3, #1
 80047ac:	2300      	movne	r3, #0
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	461a      	mov	r2, r3
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	bf14      	ite	ne
 80047c6:	2301      	movne	r3, #1
 80047c8:	2300      	moveq	r3, #0
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047dc:	2b00      	cmp	r3, #0
 80047de:	bf0c      	ite	eq
 80047e0:	2301      	moveq	r3, #1
 80047e2:	2300      	movne	r3, #0
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	461a      	mov	r2, r3
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80047f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	bf14      	ite	ne
 80047fa:	2301      	movne	r3, #1
 80047fc:	2300      	moveq	r3, #0
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf14      	ite	ne
 8004814:	2301      	movne	r3, #1
 8004816:	2300      	moveq	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	461a      	mov	r2, r3
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004846:	2b00      	cmp	r3, #0
 8004848:	bf14      	ite	ne
 800484a:	2301      	movne	r3, #1
 800484c:	2300      	moveq	r3, #0
 800484e:	b2db      	uxtb	r3, r3
 8004850:	461a      	mov	r2, r3
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004860:	2b00      	cmp	r3, #0
 8004862:	bf0c      	ite	eq
 8004864:	2301      	moveq	r3, #1
 8004866:	2300      	movne	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	461a      	mov	r2, r3
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf0c      	ite	eq
 800487e:	2301      	moveq	r3, #1
 8004880:	2300      	movne	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	461a      	mov	r2, r3
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	461a      	mov	r2, r3
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	bf14      	ite	ne
 80048b2:	2301      	movne	r3, #1
 80048b4:	2300      	moveq	r3, #0
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	461a      	mov	r2, r3
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	bf14      	ite	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	2300      	moveq	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	461a      	mov	r2, r3
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80048de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	bf14      	ite	ne
 80048e6:	2301      	movne	r3, #1
 80048e8:	2300      	moveq	r3, #0
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800490a:	2b00      	cmp	r3, #0
 800490c:	bf14      	ite	ne
 800490e:	2301      	movne	r3, #1
 8004910:	2300      	moveq	r3, #0
 8004912:	b2db      	uxtb	r3, r3
 8004914:	461a      	mov	r2, r3
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004940:	2b00      	cmp	r3, #0
 8004942:	bf0c      	ite	eq
 8004944:	2301      	moveq	r3, #1
 8004946:	2300      	movne	r3, #0
 8004948:	b2db      	uxtb	r3, r3
 800494a:	461a      	mov	r2, r3
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495c:	2b00      	cmp	r3, #0
 800495e:	bf14      	ite	ne
 8004960:	2301      	movne	r3, #1
 8004962:	2300      	moveq	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	461a      	mov	r2, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8004974:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004978:	2b00      	cmp	r3, #0
 800497a:	bf14      	ite	ne
 800497c:	2301      	movne	r3, #1
 800497e:	2300      	moveq	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8004994:	2b00      	cmp	r3, #0
 8004996:	bf14      	ite	ne
 8004998:	2301      	movne	r3, #1
 800499a:	2300      	moveq	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	0e5b      	lsrs	r3, r3, #25
 80049ae:	f003 021f 	and.w	r2, r3, #31
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	bf14      	ite	ne
 80049c4:	2301      	movne	r3, #1
 80049c6:	2300      	moveq	r3, #0
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	461a      	mov	r2, r3
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f003 020f 	and.w	r2, r3, #15
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	bf14      	ite	ne
 80049ee:	2301      	movne	r3, #1
 80049f0:	2300      	moveq	r3, #0
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	461a      	mov	r2, r3
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	bf0c      	ite	eq
 8004a0a:	2301      	moveq	r3, #1
 8004a0c:	2300      	movne	r3, #0
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	461a      	mov	r2, r3
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a1e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a2c:	0c1b      	lsrs	r3, r3, #16
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	bf14      	ite	ne
 8004a44:	2301      	movne	r3, #1
 8004a46:	2300      	moveq	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a5a:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	bf14      	ite	ne
 8004a62:	2301      	movne	r3, #1
 8004a64:	2300      	moveq	r3, #0
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004a78:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004a88:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	bf14      	ite	ne
 8004aa0:	2301      	movne	r3, #1
 8004aa2:	2300      	moveq	r3, #0
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004ab6:	f003 0310 	and.w	r3, r3, #16
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	bf14      	ite	ne
 8004abe:	2301      	movne	r3, #1
 8004ac0:	2300      	moveq	r3, #0
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	bf0c      	ite	eq
 8004adc:	2301      	moveq	r3, #1
 8004ade:	2300      	movne	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d101      	bne.n	8004b0c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e00b      	b.n	8004b24 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b12:	2b10      	cmp	r3, #16
 8004b14:	d105      	bne.n	8004b22 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004b16:	6839      	ldr	r1, [r7, #0]
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 f865 	bl	8004be8 <ETH_SetMACConfig>

    return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	e000      	b.n	8004b24 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
  }
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004b3c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004b46:	f001 fed7 	bl	80068f8 <HAL_RCC_GetHCLKFreq>
 8004b4a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8004bb8 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d804      	bhi.n	8004b5e <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	e022      	b.n	8004ba4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4a16      	ldr	r2, [pc, #88]	@ (8004bbc <HAL_ETH_SetMDIOClockRange+0x90>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d204      	bcs.n	8004b70 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	e019      	b.n	8004ba4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	4a13      	ldr	r2, [pc, #76]	@ (8004bc0 <HAL_ETH_SetMDIOClockRange+0x94>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d915      	bls.n	8004ba4 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4a12      	ldr	r2, [pc, #72]	@ (8004bc4 <HAL_ETH_SetMDIOClockRange+0x98>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d804      	bhi.n	8004b8a <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	e00c      	b.n	8004ba4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8004bc8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d804      	bhi.n	8004b9c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	e003      	b.n	8004ba4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8004ba2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8004bae:	bf00      	nop
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	02160ebf 	.word	0x02160ebf
 8004bbc:	03938700 	.word	0x03938700
 8004bc0:	05f5e0ff 	.word	0x05f5e0ff
 8004bc4:	08f0d17f 	.word	0x08f0d17f
 8004bc8:	0ee6b27f 	.word	0x0ee6b27f

08004bcc <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
	...

08004be8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8004bfa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	791b      	ldrb	r3, [r3, #4]
 8004c00:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004c02:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	7b1b      	ldrb	r3, [r3, #12]
 8004c08:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004c0a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	7b5b      	ldrb	r3, [r3, #13]
 8004c10:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004c12:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	7b9b      	ldrb	r3, [r3, #14]
 8004c18:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004c1a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	7bdb      	ldrb	r3, [r3, #15]
 8004c20:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004c22:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	7c12      	ldrb	r2, [r2, #16]
 8004c28:	2a00      	cmp	r2, #0
 8004c2a:	d102      	bne.n	8004c32 <ETH_SetMACConfig+0x4a>
 8004c2c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004c30:	e000      	b.n	8004c34 <ETH_SetMACConfig+0x4c>
 8004c32:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004c34:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	7c52      	ldrb	r2, [r2, #17]
 8004c3a:	2a00      	cmp	r2, #0
 8004c3c:	d102      	bne.n	8004c44 <ETH_SetMACConfig+0x5c>
 8004c3e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c42:	e000      	b.n	8004c46 <ETH_SetMACConfig+0x5e>
 8004c44:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004c46:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	7c9b      	ldrb	r3, [r3, #18]
 8004c4c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004c4e:	431a      	orrs	r2, r3
               macconf->Speed |
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004c54:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8004c5a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	7f1b      	ldrb	r3, [r3, #28]
 8004c60:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8004c62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	7f5b      	ldrb	r3, [r3, #29]
 8004c68:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004c6a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	7f92      	ldrb	r2, [r2, #30]
 8004c70:	2a00      	cmp	r2, #0
 8004c72:	d102      	bne.n	8004c7a <ETH_SetMACConfig+0x92>
 8004c74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c78:	e000      	b.n	8004c7c <ETH_SetMACConfig+0x94>
 8004c7a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004c7c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	7fdb      	ldrb	r3, [r3, #31]
 8004c82:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004c84:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004c8c:	2a00      	cmp	r2, #0
 8004c8e:	d102      	bne.n	8004c96 <ETH_SetMACConfig+0xae>
 8004c90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c94:	e000      	b.n	8004c98 <ETH_SetMACConfig+0xb0>
 8004c96:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004c98:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004c9e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ca6:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8004ca8:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	4b56      	ldr	r3, [pc, #344]	@ (8004e14 <ETH_SetMACConfig+0x22c>)
 8004cba:	4013      	ands	r3, r2
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	6812      	ldr	r2, [r2, #0]
 8004cc0:	68f9      	ldr	r1, [r7, #12]
 8004cc2:	430b      	orrs	r3, r1
 8004cc4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004cd2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004cd4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004cdc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004cde:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004ce6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004ce8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8004cf0:	2a00      	cmp	r2, #0
 8004cf2:	d102      	bne.n	8004cfa <ETH_SetMACConfig+0x112>
 8004cf4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004cf8:	e000      	b.n	8004cfc <ETH_SetMACConfig+0x114>
 8004cfa:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004cfc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	4b42      	ldr	r3, [pc, #264]	@ (8004e18 <ETH_SetMACConfig+0x230>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	68f9      	ldr	r1, [r7, #12]
 8004d16:	430b      	orrs	r3, r1
 8004d18:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d20:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68da      	ldr	r2, [r3, #12]
 8004d30:	4b3a      	ldr	r3, [pc, #232]	@ (8004e1c <ETH_SetMACConfig+0x234>)
 8004d32:	4013      	ands	r3, r2
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6812      	ldr	r2, [r2, #0]
 8004d38:	68f9      	ldr	r1, [r7, #12]
 8004d3a:	430b      	orrs	r3, r1
 8004d3c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004d44:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004d4a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004d52:	2a00      	cmp	r2, #0
 8004d54:	d101      	bne.n	8004d5a <ETH_SetMACConfig+0x172>
 8004d56:	2280      	movs	r2, #128	@ 0x80
 8004d58:	e000      	b.n	8004d5c <ETH_SetMACConfig+0x174>
 8004d5a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004d5c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d62:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d6e:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8004d72:	4013      	ands	r3, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6812      	ldr	r2, [r2, #0]
 8004d78:	68f9      	ldr	r1, [r7, #12]
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004d84:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8004d8c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d9a:	f023 0103 	bic.w	r1, r3, #3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004db2:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8004dce:	2a00      	cmp	r2, #0
 8004dd0:	d101      	bne.n	8004dd6 <ETH_SetMACConfig+0x1ee>
 8004dd2:	2240      	movs	r2, #64	@ 0x40
 8004dd4:	e000      	b.n	8004dd8 <ETH_SetMACConfig+0x1f0>
 8004dd6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8004dd8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8004de0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004de2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8004dea:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8004dec:	4313      	orrs	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004df8:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8004e08:	bf00      	nop
 8004e0a:	3714      	adds	r7, #20
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr
 8004e14:	00048083 	.word	0x00048083
 8004e18:	c0f88000 	.word	0xc0f88000
 8004e1c:	fffffef0 	.word	0xfffffef0

08004e20 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	4b38      	ldr	r3, [pc, #224]	@ (8004f18 <ETH_SetDMAConfig+0xf8>)
 8004e36:	4013      	ands	r3, r2
 8004e38:	683a      	ldr	r2, [r7, #0]
 8004e3a:	6811      	ldr	r1, [r2, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6812      	ldr	r2, [r2, #0]
 8004e40:	430b      	orrs	r3, r1
 8004e42:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004e46:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	791b      	ldrb	r3, [r3, #4]
 8004e4c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004e52:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	7b1b      	ldrb	r3, [r3, #12]
 8004e58:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	4b2c      	ldr	r3, [pc, #176]	@ (8004f1c <ETH_SetDMAConfig+0xfc>)
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	6812      	ldr	r2, [r2, #0]
 8004e70:	68f9      	ldr	r1, [r7, #12]
 8004e72:	430b      	orrs	r3, r1
 8004e74:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004e78:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	7b5b      	ldrb	r3, [r3, #13]
 8004e7e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e90:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8004e94:	4b22      	ldr	r3, [pc, #136]	@ (8004f20 <ETH_SetDMAConfig+0x100>)
 8004e96:	4013      	ands	r3, r2
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	6812      	ldr	r2, [r2, #0]
 8004e9c:	68f9      	ldr	r1, [r7, #12]
 8004e9e:	430b      	orrs	r3, r1
 8004ea0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ea4:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	7d1b      	ldrb	r3, [r3, #20]
 8004eb0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004eb2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	7f5b      	ldrb	r3, [r3, #29]
 8004eb8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ec6:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8004eca:	4b16      	ldr	r3, [pc, #88]	@ (8004f24 <ETH_SetDMAConfig+0x104>)
 8004ecc:	4013      	ands	r3, r2
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6812      	ldr	r2, [r2, #0]
 8004ed2:	68f9      	ldr	r1, [r7, #12]
 8004ed4:	430b      	orrs	r3, r1
 8004ed6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004eda:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	7f1b      	ldrb	r3, [r3, #28]
 8004ee2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ef4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8004ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f28 <ETH_SetDMAConfig+0x108>)
 8004efa:	4013      	ands	r3, r2
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	6812      	ldr	r2, [r2, #0]
 8004f00:	68f9      	ldr	r1, [r7, #12]
 8004f02:	430b      	orrs	r3, r1
 8004f04:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f08:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8004f0c:	bf00      	nop
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	ffff87fd 	.word	0xffff87fd
 8004f1c:	ffff2ffe 	.word	0xffff2ffe
 8004f20:	fffec000 	.word	0xfffec000
 8004f24:	ffc0efef 	.word	0xffc0efef
 8004f28:	7fc0ffff 	.word	0x7fc0ffff

08004f2c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b0a4      	sub	sp, #144	@ 0x90
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004f34:	2301      	movs	r3, #1
 8004f36:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004f44:	2300      	movs	r3, #0
 8004f46:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004f50:	2301      	movs	r3, #1
 8004f52:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004f62:	2301      	movs	r3, #1
 8004f64:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004f68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f6c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8004f84:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8004f88:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004f90:	2300      	movs	r3, #0
 8004f92:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8004f94:	2301      	movs	r3, #1
 8004f96:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004fc4:	2320      	movs	r3, #32
 8004fc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8004fd6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8004fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004fdc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004fe0:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8004fe8:	2302      	movs	r3, #2
 8004fea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8005000:	2301      	movs	r3, #1
 8005002:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8005006:	2300      	movs	r3, #0
 8005008:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800500a:	2301      	movs	r3, #1
 800500c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005010:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005014:	4619      	mov	r1, r3
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7ff fde6 	bl	8004be8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800501c:	2301      	movs	r3, #1
 800501e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005020:	2301      	movs	r3, #1
 8005022:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005024:	2300      	movs	r3, #0
 8005026:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005028:	2300      	movs	r3, #0
 800502a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800502e:	2300      	movs	r3, #0
 8005030:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8005032:	2300      	movs	r3, #0
 8005034:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005036:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800503a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800503c:	2300      	movs	r3, #0
 800503e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005040:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005044:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8005046:	2300      	movs	r3, #0
 8005048:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800504c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8005050:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005052:	f107 0308 	add.w	r3, r7, #8
 8005056:	4619      	mov	r1, r3
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f7ff fee1 	bl	8004e20 <ETH_SetDMAConfig>
}
 800505e:	bf00      	nop
 8005060:	3790      	adds	r7, #144	@ 0x90
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005066:	b480      	push	{r7}
 8005068:	b085      	sub	sp, #20
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	e01d      	b.n	80050b0 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68d9      	ldr	r1, [r3, #12]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	4613      	mov	r3, r2
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	4413      	add	r3, r2
 8005080:	00db      	lsls	r3, r3, #3
 8005082:	440b      	add	r3, r1
 8005084:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	2200      	movs	r2, #0
 800508a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	2200      	movs	r2, #0
 8005090:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	2200      	movs	r2, #0
 8005096:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2200      	movs	r2, #0
 800509c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800509e:	68b9      	ldr	r1, [r7, #8]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	3206      	adds	r2, #6
 80050a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	3301      	adds	r3, #1
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b03      	cmp	r3, #3
 80050b4:	d9de      	bls.n	8005074 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050c4:	461a      	mov	r2, r3
 80050c6:	2303      	movs	r3, #3
 80050c8:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	68da      	ldr	r2, [r3, #12]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050d8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050e8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80050ec:	bf00      	nop
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b085      	sub	sp, #20
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005100:	2300      	movs	r3, #0
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	e023      	b.n	800514e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6919      	ldr	r1, [r3, #16]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4613      	mov	r3, r2
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	4413      	add	r3, r2
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	440b      	add	r3, r1
 8005116:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2200      	movs	r2, #0
 800511c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2200      	movs	r2, #0
 8005122:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2200      	movs	r2, #0
 8005128:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	2200      	movs	r2, #0
 800512e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	2200      	movs	r2, #0
 8005134:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2200      	movs	r2, #0
 800513a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	3212      	adds	r2, #18
 8005144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3301      	adds	r3, #1
 800514c:	60fb      	str	r3, [r7, #12]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2b03      	cmp	r3, #3
 8005152:	d9d8      	bls.n	8005106 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800517a:	461a      	mov	r2, r3
 800517c:	2303      	movs	r3, #3
 800517e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691a      	ldr	r2, [r3, #16]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800518e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051a2:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80051a6:	bf00      	nop
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
	...

080051b4 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b091      	sub	sp, #68	@ 0x44
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	3318      	adds	r3, #24
 80051c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80051cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80051d2:	2300      	movs	r3, #0
 80051d4:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80051d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051de:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80051e6:	2300      	movs	r3, #0
 80051e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80051ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051f6:	d007      	beq.n	8005208 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80051f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051fc:	3304      	adds	r3, #4
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005208:	2302      	movs	r3, #2
 800520a:	e266      	b.n	80056da <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0304 	and.w	r3, r3, #4
 8005214:	2b00      	cmp	r3, #0
 8005216:	d044      	beq.n	80052a2 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8005218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521a:	68da      	ldr	r2, [r3, #12]
 800521c:	4b75      	ldr	r3, [pc, #468]	@ (80053f4 <ETH_Prepare_Tx_Descriptors+0x240>)
 800521e:	4013      	ands	r3, r2
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005224:	431a      	orrs	r2, r3
 8005226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005228:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800522a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005234:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005244:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0308 	and.w	r3, r3, #8
 800524e:	2b00      	cmp	r3, #0
 8005250:	d027      	beq.n	80052a2 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	b29a      	uxth	r2, r3
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525c:	041b      	lsls	r3, r3, #16
 800525e:	431a      	orrs	r2, r3
 8005260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005262:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8005264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800526c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526e:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8005270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	431a      	orrs	r2, r3
 800527e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005280:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005290:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80052a0:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00e      	beq.n	80052cc <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	689a      	ldr	r2, [r3, #8]
 80052b2:	4b51      	ldr	r3, [pc, #324]	@ (80053f8 <ETH_Prepare_Tx_Descriptors+0x244>)
 80052b4:	4013      	ands	r3, r2
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	6992      	ldr	r2, [r2, #24]
 80052ba:	431a      	orrs	r2, r3
 80052bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052be:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80052c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80052c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ca:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0304 	and.w	r3, r3, #4
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d105      	bne.n	80052e4 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0310 	and.w	r3, r3, #16
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d036      	beq.n	8005352 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80052e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80052f0:	f3bf 8f5f 	dmb	sy
}
 80052f4:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80052f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80052fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005300:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005304:	3301      	adds	r3, #1
 8005306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800530a:	2b03      	cmp	r3, #3
 800530c:	d902      	bls.n	8005314 <ETH_Prepare_Tx_Descriptors+0x160>
 800530e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005310:	3b04      	subs	r3, #4
 8005312:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005316:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800531c:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 800531e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005320:	3301      	adds	r3, #1
 8005322:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8005324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800532c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005330:	d10f      	bne.n	8005352 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	6a3a      	ldr	r2, [r7, #32]
 8005336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800533a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800533c:	f3bf 8f5f 	dmb	sy
}
 8005340:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8005342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800534a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534c:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800534e:	2302      	movs	r3, #2
 8005350:	e1c3      	b.n	80056da <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8005352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005354:	3301      	adds	r3, #1
 8005356:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	461a      	mov	r2, r3
 800535e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005360:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8005362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005364:	689a      	ldr	r2, [r3, #8]
 8005366:	4b24      	ldr	r3, [pc, #144]	@ (80053f8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8005368:	4013      	ands	r3, r2
 800536a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800536c:	6852      	ldr	r2, [r2, #4]
 800536e:	431a      	orrs	r2, r3
 8005370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005372:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8005374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d012      	beq.n	80053a2 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 800537c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	461a      	mov	r2, r3
 8005388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800538c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	4b1a      	ldr	r3, [pc, #104]	@ (80053fc <ETH_Prepare_Tx_Descriptors+0x248>)
 8005392:	4013      	ands	r3, r2
 8005394:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005396:	6852      	ldr	r2, [r2, #4]
 8005398:	0412      	lsls	r2, r2, #16
 800539a:	431a      	orrs	r2, r3
 800539c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539e:	609a      	str	r2, [r3, #8]
 80053a0:	e008      	b.n	80053b4 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80053a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a4:	2200      	movs	r2, #0
 80053a6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	689a      	ldr	r2, [r3, #8]
 80053ac:	4b13      	ldr	r3, [pc, #76]	@ (80053fc <ETH_Prepare_Tx_Descriptors+0x248>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053b2:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0310 	and.w	r3, r3, #16
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d021      	beq.n	8005404 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80053c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	6a1b      	ldr	r3, [r3, #32]
 80053cc:	04db      	lsls	r3, r3, #19
 80053ce:	431a      	orrs	r2, r3
 80053d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d2:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80053d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d6:	68da      	ldr	r2, [r3, #12]
 80053d8:	4b09      	ldr	r3, [pc, #36]	@ (8005400 <ETH_Prepare_Tx_Descriptors+0x24c>)
 80053da:	4013      	ands	r3, r2
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	69d2      	ldr	r2, [r2, #28]
 80053e0:	431a      	orrs	r2, r3
 80053e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e4:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	60da      	str	r2, [r3, #12]
 80053f2:	e02e      	b.n	8005452 <ETH_Prepare_Tx_Descriptors+0x29e>
 80053f4:	ffff0000 	.word	0xffff0000
 80053f8:	ffffc000 	.word	0xffffc000
 80053fc:	c000ffff 	.word	0xc000ffff
 8005400:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8005404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005406:	68da      	ldr	r2, [r3, #12]
 8005408:	4b7b      	ldr	r3, [pc, #492]	@ (80055f8 <ETH_Prepare_Tx_Descriptors+0x444>)
 800540a:	4013      	ands	r3, r2
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	6852      	ldr	r2, [r2, #4]
 8005410:	431a      	orrs	r2, r3
 8005412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005414:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d008      	beq.n	8005434 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8005422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	431a      	orrs	r2, r3
 8005430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005432:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0320 	and.w	r3, r3, #32
 800543c:	2b00      	cmp	r3, #0
 800543e:	d008      	beq.n	8005452 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8005440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	431a      	orrs	r2, r3
 800544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005450:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b00      	cmp	r3, #0
 800545c:	d008      	beq.n	8005470 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800546a:	431a      	orrs	r2, r3
 800546c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8005470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800547a:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800547c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005486:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8005488:	f3bf 8f5f 	dmb	sy
}
 800548c:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800548e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 80da 	beq.w	800565c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80054a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	431a      	orrs	r2, r3
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80054ba:	e0cf      	b.n	800565c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80054bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80054c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c6:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80054c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ca:	3301      	adds	r3, #1
 80054cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054d0:	2b03      	cmp	r3, #3
 80054d2:	d902      	bls.n	80054da <ETH_Prepare_Tx_Descriptors+0x326>
 80054d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054d6:	3b04      	subs	r3, #4
 80054d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80054da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054e2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80054e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80054ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ee:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80054f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054fc:	d007      	beq.n	800550e <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80054fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005502:	3304      	adds	r3, #4
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	4413      	add	r3, r2
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d029      	beq.n	8005562 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800551a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800551c:	2300      	movs	r3, #0
 800551e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005520:	e019      	b.n	8005556 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8005522:	f3bf 8f5f 	dmb	sy
}
 8005526:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005532:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005536:	3301      	adds	r3, #1
 8005538:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800553a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800553c:	2b03      	cmp	r3, #3
 800553e:	d902      	bls.n	8005546 <ETH_Prepare_Tx_Descriptors+0x392>
 8005540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005542:	3b04      	subs	r3, #4
 8005544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005548:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800554a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800554e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005552:	3301      	adds	r3, #1
 8005554:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005556:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800555a:	429a      	cmp	r2, r3
 800555c:	d3e1      	bcc.n	8005522 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 800555e:	2302      	movs	r3, #2
 8005560:	e0bb      	b.n	80056da <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8005562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005564:	3301      	adds	r3, #1
 8005566:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800556e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	461a      	mov	r2, r3
 8005574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005576:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8005578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	4b1f      	ldr	r3, [pc, #124]	@ (80055fc <ETH_Prepare_Tx_Descriptors+0x448>)
 800557e:	4013      	ands	r3, r2
 8005580:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005582:	6852      	ldr	r2, [r2, #4]
 8005584:	431a      	orrs	r2, r3
 8005586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005588:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 800558a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d012      	beq.n	80055b8 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8005592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	461a      	mov	r2, r3
 800559e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a0:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	689a      	ldr	r2, [r3, #8]
 80055a6:	4b16      	ldr	r3, [pc, #88]	@ (8005600 <ETH_Prepare_Tx_Descriptors+0x44c>)
 80055a8:	4013      	ands	r3, r2
 80055aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055ac:	6852      	ldr	r2, [r2, #4]
 80055ae:	0412      	lsls	r2, r2, #16
 80055b0:	431a      	orrs	r2, r3
 80055b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b4:	609a      	str	r2, [r3, #8]
 80055b6:	e008      	b.n	80055ca <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80055b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ba:	2200      	movs	r2, #0
 80055bc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80055be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c0:	689a      	ldr	r2, [r3, #8]
 80055c2:	4b0f      	ldr	r3, [pc, #60]	@ (8005600 <ETH_Prepare_Tx_Descriptors+0x44c>)
 80055c4:	4013      	ands	r3, r2
 80055c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c8:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0310 	and.w	r3, r3, #16
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d018      	beq.n	8005608 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	68da      	ldr	r2, [r3, #12]
 80055da:	4b0a      	ldr	r3, [pc, #40]	@ (8005604 <ETH_Prepare_Tx_Descriptors+0x450>)
 80055dc:	4013      	ands	r3, r2
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	69d2      	ldr	r2, [r2, #28]
 80055e2:	431a      	orrs	r2, r3
 80055e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e6:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80055e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80055f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f2:	60da      	str	r2, [r3, #12]
 80055f4:	e020      	b.n	8005638 <ETH_Prepare_Tx_Descriptors+0x484>
 80055f6:	bf00      	nop
 80055f8:	ffff8000 	.word	0xffff8000
 80055fc:	ffffc000 	.word	0xffffc000
 8005600:	c000ffff 	.word	0xc000ffff
 8005604:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8005608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	4b36      	ldr	r3, [pc, #216]	@ (80056e8 <ETH_Prepare_Tx_Descriptors+0x534>)
 800560e:	4013      	ands	r3, r2
 8005610:	68ba      	ldr	r2, [r7, #8]
 8005612:	6852      	ldr	r2, [r2, #4]
 8005614:	431a      	orrs	r2, r3
 8005616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005618:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d008      	beq.n	8005638 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8005626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	431a      	orrs	r2, r3
 8005634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005636:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	3301      	adds	r3, #1
 800563c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800563e:	f3bf 8f5f 	dmb	sy
}
 8005642:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800564c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564e:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565a:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 800565c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f47f af2b 	bne.w	80054bc <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d006      	beq.n	800567a <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005676:	609a      	str	r2, [r3, #8]
 8005678:	e005      	b.n	8005686 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800567a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005684:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800568e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005690:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005696:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800569a:	3304      	adds	r3, #4
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	440b      	add	r3, r1
 80056a0:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80056a6:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056a8:	f3ef 8310 	mrs	r3, PRIMASK
 80056ac:	613b      	str	r3, [r7, #16]
  return(result);
 80056ae:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80056b0:	61fb      	str	r3, [r7, #28]
 80056b2:	2301      	movs	r3, #1
 80056b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f383 8810 	msr	PRIMASK, r3
}
 80056bc:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c4:	4413      	add	r3, r2
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	f383 8810 	msr	PRIMASK, r3
}
 80056d6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3744      	adds	r7, #68	@ 0x44
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	ffff8000 	.word	0xffff8000

080056ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b089      	sub	sp, #36	@ 0x24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80056f6:	2300      	movs	r3, #0
 80056f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80056fa:	4b86      	ldr	r3, [pc, #536]	@ (8005914 <HAL_GPIO_Init+0x228>)
 80056fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80056fe:	e18c      	b.n	8005a1a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	2101      	movs	r1, #1
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	fa01 f303 	lsl.w	r3, r1, r3
 800570c:	4013      	ands	r3, r2
 800570e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 817e 	beq.w	8005a14 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f003 0303 	and.w	r3, r3, #3
 8005720:	2b01      	cmp	r3, #1
 8005722:	d005      	beq.n	8005730 <HAL_GPIO_Init+0x44>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f003 0303 	and.w	r3, r3, #3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d130      	bne.n	8005792 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	2203      	movs	r2, #3
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	43db      	mvns	r3, r3
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	4013      	ands	r3, r2
 8005746:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	68da      	ldr	r2, [r3, #12]
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	fa02 f303 	lsl.w	r3, r2, r3
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	4313      	orrs	r3, r2
 8005758:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005766:	2201      	movs	r2, #1
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	fa02 f303 	lsl.w	r3, r2, r3
 800576e:	43db      	mvns	r3, r3
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	4013      	ands	r3, r2
 8005774:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	091b      	lsrs	r3, r3, #4
 800577c:	f003 0201 	and.w	r2, r3, #1
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	fa02 f303 	lsl.w	r3, r2, r3
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	4313      	orrs	r3, r2
 800578a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f003 0303 	and.w	r3, r3, #3
 800579a:	2b03      	cmp	r3, #3
 800579c:	d017      	beq.n	80057ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	2203      	movs	r2, #3
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	43db      	mvns	r3, r3
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	4013      	ands	r3, r2
 80057b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	689a      	ldr	r2, [r3, #8]
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	fa02 f303 	lsl.w	r3, r2, r3
 80057c2:	69ba      	ldr	r2, [r7, #24]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	69ba      	ldr	r2, [r7, #24]
 80057cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d123      	bne.n	8005822 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	08da      	lsrs	r2, r3, #3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3208      	adds	r2, #8
 80057e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f003 0307 	and.w	r3, r3, #7
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	220f      	movs	r2, #15
 80057f2:	fa02 f303 	lsl.w	r3, r2, r3
 80057f6:	43db      	mvns	r3, r3
 80057f8:	69ba      	ldr	r2, [r7, #24]
 80057fa:	4013      	ands	r3, r2
 80057fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	f003 0307 	and.w	r3, r3, #7
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	fa02 f303 	lsl.w	r3, r2, r3
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	4313      	orrs	r3, r2
 8005812:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	08da      	lsrs	r2, r3, #3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	3208      	adds	r2, #8
 800581c:	69b9      	ldr	r1, [r7, #24]
 800581e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	2203      	movs	r2, #3
 800582e:	fa02 f303 	lsl.w	r3, r2, r3
 8005832:	43db      	mvns	r3, r3
 8005834:	69ba      	ldr	r2, [r7, #24]
 8005836:	4013      	ands	r3, r2
 8005838:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f003 0203 	and.w	r2, r3, #3
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	fa02 f303 	lsl.w	r3, r2, r3
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	4313      	orrs	r3, r2
 800584e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	69ba      	ldr	r2, [r7, #24]
 8005854:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800585e:	2b00      	cmp	r3, #0
 8005860:	f000 80d8 	beq.w	8005a14 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005864:	4b2c      	ldr	r3, [pc, #176]	@ (8005918 <HAL_GPIO_Init+0x22c>)
 8005866:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800586a:	4a2b      	ldr	r2, [pc, #172]	@ (8005918 <HAL_GPIO_Init+0x22c>)
 800586c:	f043 0302 	orr.w	r3, r3, #2
 8005870:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005874:	4b28      	ldr	r3, [pc, #160]	@ (8005918 <HAL_GPIO_Init+0x22c>)
 8005876:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	60fb      	str	r3, [r7, #12]
 8005880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005882:	4a26      	ldr	r2, [pc, #152]	@ (800591c <HAL_GPIO_Init+0x230>)
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	089b      	lsrs	r3, r3, #2
 8005888:	3302      	adds	r3, #2
 800588a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800588e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	220f      	movs	r2, #15
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	43db      	mvns	r3, r3
 80058a0:	69ba      	ldr	r2, [r7, #24]
 80058a2:	4013      	ands	r3, r2
 80058a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005920 <HAL_GPIO_Init+0x234>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d04a      	beq.n	8005944 <HAL_GPIO_Init+0x258>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005924 <HAL_GPIO_Init+0x238>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d02b      	beq.n	800590e <HAL_GPIO_Init+0x222>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005928 <HAL_GPIO_Init+0x23c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d025      	beq.n	800590a <HAL_GPIO_Init+0x21e>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a1a      	ldr	r2, [pc, #104]	@ (800592c <HAL_GPIO_Init+0x240>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d01f      	beq.n	8005906 <HAL_GPIO_Init+0x21a>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a19      	ldr	r2, [pc, #100]	@ (8005930 <HAL_GPIO_Init+0x244>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d019      	beq.n	8005902 <HAL_GPIO_Init+0x216>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a18      	ldr	r2, [pc, #96]	@ (8005934 <HAL_GPIO_Init+0x248>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d013      	beq.n	80058fe <HAL_GPIO_Init+0x212>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a17      	ldr	r2, [pc, #92]	@ (8005938 <HAL_GPIO_Init+0x24c>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d00d      	beq.n	80058fa <HAL_GPIO_Init+0x20e>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a16      	ldr	r2, [pc, #88]	@ (800593c <HAL_GPIO_Init+0x250>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d007      	beq.n	80058f6 <HAL_GPIO_Init+0x20a>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a15      	ldr	r2, [pc, #84]	@ (8005940 <HAL_GPIO_Init+0x254>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d101      	bne.n	80058f2 <HAL_GPIO_Init+0x206>
 80058ee:	2309      	movs	r3, #9
 80058f0:	e029      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 80058f2:	230a      	movs	r3, #10
 80058f4:	e027      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 80058f6:	2307      	movs	r3, #7
 80058f8:	e025      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 80058fa:	2306      	movs	r3, #6
 80058fc:	e023      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 80058fe:	2305      	movs	r3, #5
 8005900:	e021      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 8005902:	2304      	movs	r3, #4
 8005904:	e01f      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 8005906:	2303      	movs	r3, #3
 8005908:	e01d      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 800590a:	2302      	movs	r3, #2
 800590c:	e01b      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 800590e:	2301      	movs	r3, #1
 8005910:	e019      	b.n	8005946 <HAL_GPIO_Init+0x25a>
 8005912:	bf00      	nop
 8005914:	58000080 	.word	0x58000080
 8005918:	58024400 	.word	0x58024400
 800591c:	58000400 	.word	0x58000400
 8005920:	58020000 	.word	0x58020000
 8005924:	58020400 	.word	0x58020400
 8005928:	58020800 	.word	0x58020800
 800592c:	58020c00 	.word	0x58020c00
 8005930:	58021000 	.word	0x58021000
 8005934:	58021400 	.word	0x58021400
 8005938:	58021800 	.word	0x58021800
 800593c:	58021c00 	.word	0x58021c00
 8005940:	58022400 	.word	0x58022400
 8005944:	2300      	movs	r3, #0
 8005946:	69fa      	ldr	r2, [r7, #28]
 8005948:	f002 0203 	and.w	r2, r2, #3
 800594c:	0092      	lsls	r2, r2, #2
 800594e:	4093      	lsls	r3, r2
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	4313      	orrs	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005956:	4938      	ldr	r1, [pc, #224]	@ (8005a38 <HAL_GPIO_Init+0x34c>)
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	089b      	lsrs	r3, r3, #2
 800595c:	3302      	adds	r3, #2
 800595e:	69ba      	ldr	r2, [r7, #24]
 8005960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	43db      	mvns	r3, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4013      	ands	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800598a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	43db      	mvns	r3, r3
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	4013      	ands	r3, r2
 80059a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80059b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	43db      	mvns	r3, r3
 80059ca:	69ba      	ldr	r2, [r7, #24]
 80059cc:	4013      	ands	r3, r2
 80059ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	43db      	mvns	r3, r3
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	4013      	ands	r3, r2
 80059f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d003      	beq.n	8005a0e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	3301      	adds	r3, #1
 8005a18:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	fa22 f303 	lsr.w	r3, r2, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f47f ae6b 	bne.w	8005700 <HAL_GPIO_Init+0x14>
  }
}
 8005a2a:	bf00      	nop
 8005a2c:	bf00      	nop
 8005a2e:	3724      	adds	r7, #36	@ 0x24
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr
 8005a38:	58000400 	.word	0x58000400

08005a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	460b      	mov	r3, r1
 8005a46:	807b      	strh	r3, [r7, #2]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a4c:	787b      	ldrb	r3, [r7, #1]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d003      	beq.n	8005a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a52:	887a      	ldrh	r2, [r7, #2]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005a58:	e003      	b.n	8005a62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a5a:	887b      	ldrh	r3, [r7, #2]
 8005a5c:	041a      	lsls	r2, r3, #16
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	619a      	str	r2, [r3, #24]
}
 8005a62:	bf00      	nop
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
	...

08005a70 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005a78:	4b19      	ldr	r3, [pc, #100]	@ (8005ae0 <HAL_PWREx_ConfigSupply+0x70>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b04      	cmp	r3, #4
 8005a82:	d00a      	beq.n	8005a9a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005a84:	4b16      	ldr	r3, [pc, #88]	@ (8005ae0 <HAL_PWREx_ConfigSupply+0x70>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d001      	beq.n	8005a96 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e01f      	b.n	8005ad6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	e01d      	b.n	8005ad6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005a9a:	4b11      	ldr	r3, [pc, #68]	@ (8005ae0 <HAL_PWREx_ConfigSupply+0x70>)
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	f023 0207 	bic.w	r2, r3, #7
 8005aa2:	490f      	ldr	r1, [pc, #60]	@ (8005ae0 <HAL_PWREx_ConfigSupply+0x70>)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005aaa:	f7fc f915 	bl	8001cd8 <HAL_GetTick>
 8005aae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ab0:	e009      	b.n	8005ac6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ab2:	f7fc f911 	bl	8001cd8 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ac0:	d901      	bls.n	8005ac6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e007      	b.n	8005ad6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ac6:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <HAL_PWREx_ConfigSupply+0x70>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ace:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ad2:	d1ee      	bne.n	8005ab2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	58024800 	.word	0x58024800

08005ae4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b08c      	sub	sp, #48	@ 0x30
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e3c8      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f000 8087 	beq.w	8005c12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b04:	4b88      	ldr	r3, [pc, #544]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b0e:	4b86      	ldr	r3, [pc, #536]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b12:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b16:	2b10      	cmp	r3, #16
 8005b18:	d007      	beq.n	8005b2a <HAL_RCC_OscConfig+0x46>
 8005b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b1c:	2b18      	cmp	r3, #24
 8005b1e:	d110      	bne.n	8005b42 <HAL_RCC_OscConfig+0x5e>
 8005b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d10b      	bne.n	8005b42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b2a:	4b7f      	ldr	r3, [pc, #508]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d06c      	beq.n	8005c10 <HAL_RCC_OscConfig+0x12c>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d168      	bne.n	8005c10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e3a2      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b4a:	d106      	bne.n	8005b5a <HAL_RCC_OscConfig+0x76>
 8005b4c:	4b76      	ldr	r3, [pc, #472]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a75      	ldr	r2, [pc, #468]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b56:	6013      	str	r3, [r2, #0]
 8005b58:	e02e      	b.n	8005bb8 <HAL_RCC_OscConfig+0xd4>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10c      	bne.n	8005b7c <HAL_RCC_OscConfig+0x98>
 8005b62:	4b71      	ldr	r3, [pc, #452]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a70      	ldr	r2, [pc, #448]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b6c:	6013      	str	r3, [r2, #0]
 8005b6e:	4b6e      	ldr	r3, [pc, #440]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a6d      	ldr	r2, [pc, #436]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b78:	6013      	str	r3, [r2, #0]
 8005b7a:	e01d      	b.n	8005bb8 <HAL_RCC_OscConfig+0xd4>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b84:	d10c      	bne.n	8005ba0 <HAL_RCC_OscConfig+0xbc>
 8005b86:	4b68      	ldr	r3, [pc, #416]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a67      	ldr	r2, [pc, #412]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b90:	6013      	str	r3, [r2, #0]
 8005b92:	4b65      	ldr	r3, [pc, #404]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a64      	ldr	r2, [pc, #400]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	e00b      	b.n	8005bb8 <HAL_RCC_OscConfig+0xd4>
 8005ba0:	4b61      	ldr	r3, [pc, #388]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a60      	ldr	r2, [pc, #384]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005baa:	6013      	str	r3, [r2, #0]
 8005bac:	4b5e      	ldr	r3, [pc, #376]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a5d      	ldr	r2, [pc, #372]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005bb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d013      	beq.n	8005be8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bc0:	f7fc f88a 	bl	8001cd8 <HAL_GetTick>
 8005bc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005bc6:	e008      	b.n	8005bda <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bc8:	f7fc f886 	bl	8001cd8 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	2b64      	cmp	r3, #100	@ 0x64
 8005bd4:	d901      	bls.n	8005bda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e356      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005bda:	4b53      	ldr	r3, [pc, #332]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d0f0      	beq.n	8005bc8 <HAL_RCC_OscConfig+0xe4>
 8005be6:	e014      	b.n	8005c12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be8:	f7fc f876 	bl	8001cd8 <HAL_GetTick>
 8005bec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005bee:	e008      	b.n	8005c02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bf0:	f7fc f872 	bl	8001cd8 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	2b64      	cmp	r3, #100	@ 0x64
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e342      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c02:	4b49      	ldr	r3, [pc, #292]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1f0      	bne.n	8005bf0 <HAL_RCC_OscConfig+0x10c>
 8005c0e:	e000      	b.n	8005c12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f000 808c 	beq.w	8005d38 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c20:	4b41      	ldr	r3, [pc, #260]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c28:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c2a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d007      	beq.n	8005c46 <HAL_RCC_OscConfig+0x162>
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	2b18      	cmp	r3, #24
 8005c3a:	d137      	bne.n	8005cac <HAL_RCC_OscConfig+0x1c8>
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	f003 0303 	and.w	r3, r3, #3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d132      	bne.n	8005cac <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c46:	4b38      	ldr	r3, [pc, #224]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0304 	and.w	r3, r3, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d005      	beq.n	8005c5e <HAL_RCC_OscConfig+0x17a>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e314      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005c5e:	4b32      	ldr	r3, [pc, #200]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f023 0219 	bic.w	r2, r3, #25
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	492f      	ldr	r1, [pc, #188]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c70:	f7fc f832 	bl	8001cd8 <HAL_GetTick>
 8005c74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c76:	e008      	b.n	8005c8a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c78:	f7fc f82e 	bl	8001cd8 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e2fe      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c8a:	4b27      	ldr	r3, [pc, #156]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0304 	and.w	r3, r3, #4
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d0f0      	beq.n	8005c78 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c96:	4b24      	ldr	r3, [pc, #144]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	061b      	lsls	r3, r3, #24
 8005ca4:	4920      	ldr	r1, [pc, #128]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005caa:	e045      	b.n	8005d38 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d026      	beq.n	8005d02 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f023 0219 	bic.w	r2, r3, #25
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	4919      	ldr	r1, [pc, #100]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc6:	f7fc f807 	bl	8001cd8 <HAL_GetTick>
 8005cca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ccc:	e008      	b.n	8005ce0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cce:	f7fc f803 	bl	8001cd8 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e2d3      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ce0:	4b11      	ldr	r3, [pc, #68]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0304 	and.w	r3, r3, #4
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d0f0      	beq.n	8005cce <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cec:	4b0e      	ldr	r3, [pc, #56]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	061b      	lsls	r3, r3, #24
 8005cfa:	490b      	ldr	r1, [pc, #44]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	604b      	str	r3, [r1, #4]
 8005d00:	e01a      	b.n	8005d38 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d02:	4b09      	ldr	r3, [pc, #36]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a08      	ldr	r2, [pc, #32]	@ (8005d28 <HAL_RCC_OscConfig+0x244>)
 8005d08:	f023 0301 	bic.w	r3, r3, #1
 8005d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d0e:	f7fb ffe3 	bl	8001cd8 <HAL_GetTick>
 8005d12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d14:	e00a      	b.n	8005d2c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d16:	f7fb ffdf 	bl	8001cd8 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d903      	bls.n	8005d2c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e2af      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
 8005d28:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d2c:	4b96      	ldr	r3, [pc, #600]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0304 	and.w	r3, r3, #4
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1ee      	bne.n	8005d16 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0310 	and.w	r3, r3, #16
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d06a      	beq.n	8005e1a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d44:	4b90      	ldr	r3, [pc, #576]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d4c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d4e:	4b8e      	ldr	r3, [pc, #568]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d52:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	2b08      	cmp	r3, #8
 8005d58:	d007      	beq.n	8005d6a <HAL_RCC_OscConfig+0x286>
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	2b18      	cmp	r3, #24
 8005d5e:	d11b      	bne.n	8005d98 <HAL_RCC_OscConfig+0x2b4>
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d116      	bne.n	8005d98 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d6a:	4b87      	ldr	r3, [pc, #540]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d005      	beq.n	8005d82 <HAL_RCC_OscConfig+0x29e>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	2b80      	cmp	r3, #128	@ 0x80
 8005d7c:	d001      	beq.n	8005d82 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e282      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d82:	4b81      	ldr	r3, [pc, #516]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	061b      	lsls	r3, r3, #24
 8005d90:	497d      	ldr	r1, [pc, #500]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d96:	e040      	b.n	8005e1a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	69db      	ldr	r3, [r3, #28]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d023      	beq.n	8005de8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005da0:	4b79      	ldr	r3, [pc, #484]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a78      	ldr	r2, [pc, #480]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005da6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dac:	f7fb ff94 	bl	8001cd8 <HAL_GetTick>
 8005db0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005db2:	e008      	b.n	8005dc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005db4:	f7fb ff90 	bl	8001cd8 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	d901      	bls.n	8005dc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e260      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005dc6:	4b70      	ldr	r3, [pc, #448]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d0f0      	beq.n	8005db4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005dd2:	4b6d      	ldr	r3, [pc, #436]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	061b      	lsls	r3, r3, #24
 8005de0:	4969      	ldr	r1, [pc, #420]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60cb      	str	r3, [r1, #12]
 8005de6:	e018      	b.n	8005e1a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005de8:	4b67      	ldr	r3, [pc, #412]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a66      	ldr	r2, [pc, #408]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005dee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005df4:	f7fb ff70 	bl	8001cd8 <HAL_GetTick>
 8005df8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005dfa:	e008      	b.n	8005e0e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005dfc:	f7fb ff6c 	bl	8001cd8 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d901      	bls.n	8005e0e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e23c      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e0e:	4b5e      	ldr	r3, [pc, #376]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1f0      	bne.n	8005dfc <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0308 	and.w	r3, r3, #8
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d036      	beq.n	8005e94 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d019      	beq.n	8005e62 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e2e:	4b56      	ldr	r3, [pc, #344]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e32:	4a55      	ldr	r2, [pc, #340]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e34:	f043 0301 	orr.w	r3, r3, #1
 8005e38:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3a:	f7fb ff4d 	bl	8001cd8 <HAL_GetTick>
 8005e3e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e40:	e008      	b.n	8005e54 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e42:	f7fb ff49 	bl	8001cd8 <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d901      	bls.n	8005e54 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e219      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e54:	4b4c      	ldr	r3, [pc, #304]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d0f0      	beq.n	8005e42 <HAL_RCC_OscConfig+0x35e>
 8005e60:	e018      	b.n	8005e94 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e62:	4b49      	ldr	r3, [pc, #292]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e66:	4a48      	ldr	r2, [pc, #288]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e68:	f023 0301 	bic.w	r3, r3, #1
 8005e6c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e6e:	f7fb ff33 	bl	8001cd8 <HAL_GetTick>
 8005e72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e74:	e008      	b.n	8005e88 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e76:	f7fb ff2f 	bl	8001cd8 <HAL_GetTick>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d901      	bls.n	8005e88 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e1ff      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e88:	4b3f      	ldr	r3, [pc, #252]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005e8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e8c:	f003 0302 	and.w	r3, r3, #2
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1f0      	bne.n	8005e76 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0320 	and.w	r3, r3, #32
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d036      	beq.n	8005f0e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d019      	beq.n	8005edc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ea8:	4b37      	ldr	r3, [pc, #220]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a36      	ldr	r2, [pc, #216]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005eae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005eb2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005eb4:	f7fb ff10 	bl	8001cd8 <HAL_GetTick>
 8005eb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005eba:	e008      	b.n	8005ece <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ebc:	f7fb ff0c 	bl	8001cd8 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e1dc      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ece:	4b2e      	ldr	r3, [pc, #184]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d0f0      	beq.n	8005ebc <HAL_RCC_OscConfig+0x3d8>
 8005eda:	e018      	b.n	8005f0e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005edc:	4b2a      	ldr	r3, [pc, #168]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a29      	ldr	r2, [pc, #164]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005ee2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ee6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005ee8:	f7fb fef6 	bl	8001cd8 <HAL_GetTick>
 8005eec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005eee:	e008      	b.n	8005f02 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ef0:	f7fb fef2 	bl	8001cd8 <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d901      	bls.n	8005f02 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e1c2      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f02:	4b21      	ldr	r3, [pc, #132]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1f0      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0304 	and.w	r3, r3, #4
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	f000 8086 	beq.w	8006028 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f8c <HAL_RCC_OscConfig+0x4a8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a1a      	ldr	r2, [pc, #104]	@ (8005f8c <HAL_RCC_OscConfig+0x4a8>)
 8005f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f28:	f7fb fed6 	bl	8001cd8 <HAL_GetTick>
 8005f2c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f30:	f7fb fed2 	bl	8001cd8 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b64      	cmp	r3, #100	@ 0x64
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e1a2      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f42:	4b12      	ldr	r3, [pc, #72]	@ (8005f8c <HAL_RCC_OscConfig+0x4a8>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0f0      	beq.n	8005f30 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d106      	bne.n	8005f64 <HAL_RCC_OscConfig+0x480>
 8005f56:	4b0c      	ldr	r3, [pc, #48]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f5a:	4a0b      	ldr	r2, [pc, #44]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f5c:	f043 0301 	orr.w	r3, r3, #1
 8005f60:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f62:	e032      	b.n	8005fca <HAL_RCC_OscConfig+0x4e6>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d111      	bne.n	8005f90 <HAL_RCC_OscConfig+0x4ac>
 8005f6c:	4b06      	ldr	r3, [pc, #24]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f70:	4a05      	ldr	r2, [pc, #20]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f72:	f023 0301 	bic.w	r3, r3, #1
 8005f76:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f78:	4b03      	ldr	r3, [pc, #12]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7c:	4a02      	ldr	r2, [pc, #8]	@ (8005f88 <HAL_RCC_OscConfig+0x4a4>)
 8005f7e:	f023 0304 	bic.w	r3, r3, #4
 8005f82:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f84:	e021      	b.n	8005fca <HAL_RCC_OscConfig+0x4e6>
 8005f86:	bf00      	nop
 8005f88:	58024400 	.word	0x58024400
 8005f8c:	58024800 	.word	0x58024800
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	2b05      	cmp	r3, #5
 8005f96:	d10c      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x4ce>
 8005f98:	4b83      	ldr	r3, [pc, #524]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f9c:	4a82      	ldr	r2, [pc, #520]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005f9e:	f043 0304 	orr.w	r3, r3, #4
 8005fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fa4:	4b80      	ldr	r3, [pc, #512]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa8:	4a7f      	ldr	r2, [pc, #508]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005faa:	f043 0301 	orr.w	r3, r3, #1
 8005fae:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fb0:	e00b      	b.n	8005fca <HAL_RCC_OscConfig+0x4e6>
 8005fb2:	4b7d      	ldr	r3, [pc, #500]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb6:	4a7c      	ldr	r2, [pc, #496]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005fb8:	f023 0301 	bic.w	r3, r3, #1
 8005fbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fbe:	4b7a      	ldr	r3, [pc, #488]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc2:	4a79      	ldr	r2, [pc, #484]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005fc4:	f023 0304 	bic.w	r3, r3, #4
 8005fc8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d015      	beq.n	8005ffe <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd2:	f7fb fe81 	bl	8001cd8 <HAL_GetTick>
 8005fd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fd8:	e00a      	b.n	8005ff0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fda:	f7fb fe7d 	bl	8001cd8 <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e14b      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ff0:	4b6d      	ldr	r3, [pc, #436]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8005ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0ee      	beq.n	8005fda <HAL_RCC_OscConfig+0x4f6>
 8005ffc:	e014      	b.n	8006028 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ffe:	f7fb fe6b 	bl	8001cd8 <HAL_GetTick>
 8006002:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006004:	e00a      	b.n	800601c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006006:	f7fb fe67 	bl	8001cd8 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006014:	4293      	cmp	r3, r2
 8006016:	d901      	bls.n	800601c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e135      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800601c:	4b62      	ldr	r3, [pc, #392]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800601e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1ee      	bne.n	8006006 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602c:	2b00      	cmp	r3, #0
 800602e:	f000 812a 	beq.w	8006286 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006032:	4b5d      	ldr	r3, [pc, #372]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800603a:	2b18      	cmp	r3, #24
 800603c:	f000 80ba 	beq.w	80061b4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006044:	2b02      	cmp	r3, #2
 8006046:	f040 8095 	bne.w	8006174 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800604a:	4b57      	ldr	r3, [pc, #348]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a56      	ldr	r2, [pc, #344]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006050:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006056:	f7fb fe3f 	bl	8001cd8 <HAL_GetTick>
 800605a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800605c:	e008      	b.n	8006070 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800605e:	f7fb fe3b 	bl	8001cd8 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d901      	bls.n	8006070 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e10b      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006070:	4b4d      	ldr	r3, [pc, #308]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1f0      	bne.n	800605e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800607c:	4b4a      	ldr	r3, [pc, #296]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800607e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006080:	4b4a      	ldr	r3, [pc, #296]	@ (80061ac <HAL_RCC_OscConfig+0x6c8>)
 8006082:	4013      	ands	r3, r2
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800608c:	0112      	lsls	r2, r2, #4
 800608e:	430a      	orrs	r2, r1
 8006090:	4945      	ldr	r1, [pc, #276]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006092:	4313      	orrs	r3, r2
 8006094:	628b      	str	r3, [r1, #40]	@ 0x28
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800609a:	3b01      	subs	r3, #1
 800609c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060a4:	3b01      	subs	r3, #1
 80060a6:	025b      	lsls	r3, r3, #9
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	431a      	orrs	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b0:	3b01      	subs	r3, #1
 80060b2:	041b      	lsls	r3, r3, #16
 80060b4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80060b8:	431a      	orrs	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060be:	3b01      	subs	r3, #1
 80060c0:	061b      	lsls	r3, r3, #24
 80060c2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80060c6:	4938      	ldr	r1, [pc, #224]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80060cc:	4b36      	ldr	r3, [pc, #216]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d0:	4a35      	ldr	r2, [pc, #212]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060d2:	f023 0301 	bic.w	r3, r3, #1
 80060d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80060d8:	4b33      	ldr	r3, [pc, #204]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060dc:	4b34      	ldr	r3, [pc, #208]	@ (80061b0 <HAL_RCC_OscConfig+0x6cc>)
 80060de:	4013      	ands	r3, r2
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80060e4:	00d2      	lsls	r2, r2, #3
 80060e6:	4930      	ldr	r1, [pc, #192]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80060ec:	4b2e      	ldr	r3, [pc, #184]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	f023 020c 	bic.w	r2, r3, #12
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f8:	492b      	ldr	r1, [pc, #172]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80060fe:	4b2a      	ldr	r3, [pc, #168]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006102:	f023 0202 	bic.w	r2, r3, #2
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800610a:	4927      	ldr	r1, [pc, #156]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800610c:	4313      	orrs	r3, r2
 800610e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006110:	4b25      	ldr	r3, [pc, #148]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006114:	4a24      	ldr	r2, [pc, #144]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800611a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800611c:	4b22      	ldr	r3, [pc, #136]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800611e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006120:	4a21      	ldr	r2, [pc, #132]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006122:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006126:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006128:	4b1f      	ldr	r3, [pc, #124]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800612a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612c:	4a1e      	ldr	r2, [pc, #120]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800612e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006132:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006134:	4b1c      	ldr	r3, [pc, #112]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006138:	4a1b      	ldr	r2, [pc, #108]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800613a:	f043 0301 	orr.w	r3, r3, #1
 800613e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006140:	4b19      	ldr	r3, [pc, #100]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a18      	ldr	r2, [pc, #96]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006146:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800614a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800614c:	f7fb fdc4 	bl	8001cd8 <HAL_GetTick>
 8006150:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006152:	e008      	b.n	8006166 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006154:	f7fb fdc0 	bl	8001cd8 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	2b02      	cmp	r3, #2
 8006160:	d901      	bls.n	8006166 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e090      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006166:	4b10      	ldr	r3, [pc, #64]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d0f0      	beq.n	8006154 <HAL_RCC_OscConfig+0x670>
 8006172:	e088      	b.n	8006286 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006174:	4b0c      	ldr	r3, [pc, #48]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a0b      	ldr	r2, [pc, #44]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800617a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800617e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006180:	f7fb fdaa 	bl	8001cd8 <HAL_GetTick>
 8006184:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006186:	e008      	b.n	800619a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006188:	f7fb fda6 	bl	8001cd8 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b02      	cmp	r3, #2
 8006194:	d901      	bls.n	800619a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e076      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800619a:	4b03      	ldr	r3, [pc, #12]	@ (80061a8 <HAL_RCC_OscConfig+0x6c4>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1f0      	bne.n	8006188 <HAL_RCC_OscConfig+0x6a4>
 80061a6:	e06e      	b.n	8006286 <HAL_RCC_OscConfig+0x7a2>
 80061a8:	58024400 	.word	0x58024400
 80061ac:	fffffc0c 	.word	0xfffffc0c
 80061b0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80061b4:	4b36      	ldr	r3, [pc, #216]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 80061b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80061ba:	4b35      	ldr	r3, [pc, #212]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 80061bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061be:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d031      	beq.n	800622c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	f003 0203 	and.w	r2, r3, #3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d12a      	bne.n	800622c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	091b      	lsrs	r3, r3, #4
 80061da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d122      	bne.n	800622c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d11a      	bne.n	800622c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	0a5b      	lsrs	r3, r3, #9
 80061fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006202:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006204:	429a      	cmp	r2, r3
 8006206:	d111      	bne.n	800622c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	0c1b      	lsrs	r3, r3, #16
 800620c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006214:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006216:	429a      	cmp	r2, r3
 8006218:	d108      	bne.n	800622c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	0e1b      	lsrs	r3, r3, #24
 800621e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006226:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006228:	429a      	cmp	r2, r3
 800622a:	d001      	beq.n	8006230 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e02b      	b.n	8006288 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006230:	4b17      	ldr	r3, [pc, #92]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 8006232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006234:	08db      	lsrs	r3, r3, #3
 8006236:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800623a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	429a      	cmp	r2, r3
 8006244:	d01f      	beq.n	8006286 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006246:	4b12      	ldr	r3, [pc, #72]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 8006248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624a:	4a11      	ldr	r2, [pc, #68]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 800624c:	f023 0301 	bic.w	r3, r3, #1
 8006250:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006252:	f7fb fd41 	bl	8001cd8 <HAL_GetTick>
 8006256:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006258:	bf00      	nop
 800625a:	f7fb fd3d 	bl	8001cd8 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006262:	4293      	cmp	r3, r2
 8006264:	d0f9      	beq.n	800625a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006266:	4b0a      	ldr	r3, [pc, #40]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 8006268:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800626a:	4b0a      	ldr	r3, [pc, #40]	@ (8006294 <HAL_RCC_OscConfig+0x7b0>)
 800626c:	4013      	ands	r3, r2
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006272:	00d2      	lsls	r2, r2, #3
 8006274:	4906      	ldr	r1, [pc, #24]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 8006276:	4313      	orrs	r3, r2
 8006278:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800627a:	4b05      	ldr	r3, [pc, #20]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 800627c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627e:	4a04      	ldr	r2, [pc, #16]	@ (8006290 <HAL_RCC_OscConfig+0x7ac>)
 8006280:	f043 0301 	orr.w	r3, r3, #1
 8006284:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3730      	adds	r7, #48	@ 0x30
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	58024400 	.word	0x58024400
 8006294:	ffff0007 	.word	0xffff0007

08006298 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e19c      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062ac:	4b8a      	ldr	r3, [pc, #552]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 030f 	and.w	r3, r3, #15
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d910      	bls.n	80062dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ba:	4b87      	ldr	r3, [pc, #540]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f023 020f 	bic.w	r2, r3, #15
 80062c2:	4985      	ldr	r1, [pc, #532]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ca:	4b83      	ldr	r3, [pc, #524]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d001      	beq.n	80062dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e184      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0304 	and.w	r3, r3, #4
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d010      	beq.n	800630a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	691a      	ldr	r2, [r3, #16]
 80062ec:	4b7b      	ldr	r3, [pc, #492]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d908      	bls.n	800630a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80062f8:	4b78      	ldr	r3, [pc, #480]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80062fa:	699b      	ldr	r3, [r3, #24]
 80062fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	4975      	ldr	r1, [pc, #468]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006306:	4313      	orrs	r3, r2
 8006308:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0308 	and.w	r3, r3, #8
 8006312:	2b00      	cmp	r3, #0
 8006314:	d010      	beq.n	8006338 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	695a      	ldr	r2, [r3, #20]
 800631a:	4b70      	ldr	r3, [pc, #448]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800631c:	69db      	ldr	r3, [r3, #28]
 800631e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006322:	429a      	cmp	r2, r3
 8006324:	d908      	bls.n	8006338 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006326:	4b6d      	ldr	r3, [pc, #436]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006328:	69db      	ldr	r3, [r3, #28]
 800632a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	496a      	ldr	r1, [pc, #424]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006334:	4313      	orrs	r3, r2
 8006336:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0310 	and.w	r3, r3, #16
 8006340:	2b00      	cmp	r3, #0
 8006342:	d010      	beq.n	8006366 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	699a      	ldr	r2, [r3, #24]
 8006348:	4b64      	ldr	r3, [pc, #400]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800634a:	69db      	ldr	r3, [r3, #28]
 800634c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006350:	429a      	cmp	r2, r3
 8006352:	d908      	bls.n	8006366 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006354:	4b61      	ldr	r3, [pc, #388]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006356:	69db      	ldr	r3, [r3, #28]
 8006358:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	699b      	ldr	r3, [r3, #24]
 8006360:	495e      	ldr	r1, [pc, #376]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006362:	4313      	orrs	r3, r2
 8006364:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	d010      	beq.n	8006394 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	69da      	ldr	r2, [r3, #28]
 8006376:	4b59      	ldr	r3, [pc, #356]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800637e:	429a      	cmp	r2, r3
 8006380:	d908      	bls.n	8006394 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006382:	4b56      	ldr	r3, [pc, #344]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	69db      	ldr	r3, [r3, #28]
 800638e:	4953      	ldr	r1, [pc, #332]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006390:	4313      	orrs	r3, r2
 8006392:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0302 	and.w	r3, r3, #2
 800639c:	2b00      	cmp	r3, #0
 800639e:	d010      	beq.n	80063c2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	68da      	ldr	r2, [r3, #12]
 80063a4:	4b4d      	ldr	r3, [pc, #308]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	f003 030f 	and.w	r3, r3, #15
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d908      	bls.n	80063c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063b0:	4b4a      	ldr	r3, [pc, #296]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	f023 020f 	bic.w	r2, r3, #15
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	4947      	ldr	r1, [pc, #284]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d055      	beq.n	800647a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80063ce:	4b43      	ldr	r3, [pc, #268]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	4940      	ldr	r1, [pc, #256]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d107      	bne.n	80063f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063e8:	4b3c      	ldr	r3, [pc, #240]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d121      	bne.n	8006438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e0f6      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d107      	bne.n	8006410 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006400:	4b36      	ldr	r3, [pc, #216]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006408:	2b00      	cmp	r3, #0
 800640a:	d115      	bne.n	8006438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e0ea      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d107      	bne.n	8006428 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006418:	4b30      	ldr	r3, [pc, #192]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006420:	2b00      	cmp	r3, #0
 8006422:	d109      	bne.n	8006438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e0de      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006428:	4b2c      	ldr	r3, [pc, #176]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e0d6      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006438:	4b28      	ldr	r3, [pc, #160]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	f023 0207 	bic.w	r2, r3, #7
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	4925      	ldr	r1, [pc, #148]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006446:	4313      	orrs	r3, r2
 8006448:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800644a:	f7fb fc45 	bl	8001cd8 <HAL_GetTick>
 800644e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006450:	e00a      	b.n	8006468 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006452:	f7fb fc41 	bl	8001cd8 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006460:	4293      	cmp	r3, r2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e0be      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006468:	4b1c      	ldr	r3, [pc, #112]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	00db      	lsls	r3, r3, #3
 8006476:	429a      	cmp	r2, r3
 8006478:	d1eb      	bne.n	8006452 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0302 	and.w	r3, r3, #2
 8006482:	2b00      	cmp	r3, #0
 8006484:	d010      	beq.n	80064a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	4b14      	ldr	r3, [pc, #80]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	f003 030f 	and.w	r3, r3, #15
 8006492:	429a      	cmp	r2, r3
 8006494:	d208      	bcs.n	80064a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006496:	4b11      	ldr	r3, [pc, #68]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	f023 020f 	bic.w	r2, r3, #15
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	490e      	ldr	r1, [pc, #56]	@ (80064dc <HAL_RCC_ClockConfig+0x244>)
 80064a4:	4313      	orrs	r3, r2
 80064a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064a8:	4b0b      	ldr	r3, [pc, #44]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 030f 	and.w	r3, r3, #15
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d214      	bcs.n	80064e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064b6:	4b08      	ldr	r3, [pc, #32]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f023 020f 	bic.w	r2, r3, #15
 80064be:	4906      	ldr	r1, [pc, #24]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c6:	4b04      	ldr	r3, [pc, #16]	@ (80064d8 <HAL_RCC_ClockConfig+0x240>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 030f 	and.w	r3, r3, #15
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d005      	beq.n	80064e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e086      	b.n	80065e6 <HAL_RCC_ClockConfig+0x34e>
 80064d8:	52002000 	.word	0x52002000
 80064dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d010      	beq.n	800650e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	691a      	ldr	r2, [r3, #16]
 80064f0:	4b3f      	ldr	r3, [pc, #252]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d208      	bcs.n	800650e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80064fc:	4b3c      	ldr	r3, [pc, #240]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 80064fe:	699b      	ldr	r3, [r3, #24]
 8006500:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	4939      	ldr	r1, [pc, #228]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 800650a:	4313      	orrs	r3, r2
 800650c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0308 	and.w	r3, r3, #8
 8006516:	2b00      	cmp	r3, #0
 8006518:	d010      	beq.n	800653c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	695a      	ldr	r2, [r3, #20]
 800651e:	4b34      	ldr	r3, [pc, #208]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 8006520:	69db      	ldr	r3, [r3, #28]
 8006522:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006526:	429a      	cmp	r2, r3
 8006528:	d208      	bcs.n	800653c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800652a:	4b31      	ldr	r3, [pc, #196]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	492e      	ldr	r1, [pc, #184]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 8006538:	4313      	orrs	r3, r2
 800653a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0310 	and.w	r3, r3, #16
 8006544:	2b00      	cmp	r3, #0
 8006546:	d010      	beq.n	800656a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	699a      	ldr	r2, [r3, #24]
 800654c:	4b28      	ldr	r3, [pc, #160]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 800654e:	69db      	ldr	r3, [r3, #28]
 8006550:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006554:	429a      	cmp	r2, r3
 8006556:	d208      	bcs.n	800656a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006558:	4b25      	ldr	r3, [pc, #148]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 800655a:	69db      	ldr	r3, [r3, #28]
 800655c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	699b      	ldr	r3, [r3, #24]
 8006564:	4922      	ldr	r1, [pc, #136]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 8006566:	4313      	orrs	r3, r2
 8006568:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b00      	cmp	r3, #0
 8006574:	d010      	beq.n	8006598 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	69da      	ldr	r2, [r3, #28]
 800657a:	4b1d      	ldr	r3, [pc, #116]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006582:	429a      	cmp	r2, r3
 8006584:	d208      	bcs.n	8006598 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006586:	4b1a      	ldr	r3, [pc, #104]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	69db      	ldr	r3, [r3, #28]
 8006592:	4917      	ldr	r1, [pc, #92]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 8006594:	4313      	orrs	r3, r2
 8006596:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006598:	f000 f834 	bl	8006604 <HAL_RCC_GetSysClockFreq>
 800659c:	4602      	mov	r2, r0
 800659e:	4b14      	ldr	r3, [pc, #80]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	0a1b      	lsrs	r3, r3, #8
 80065a4:	f003 030f 	and.w	r3, r3, #15
 80065a8:	4912      	ldr	r1, [pc, #72]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80065aa:	5ccb      	ldrb	r3, [r1, r3]
 80065ac:	f003 031f 	and.w	r3, r3, #31
 80065b0:	fa22 f303 	lsr.w	r3, r2, r3
 80065b4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065b6:	4b0e      	ldr	r3, [pc, #56]	@ (80065f0 <HAL_RCC_ClockConfig+0x358>)
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	f003 030f 	and.w	r3, r3, #15
 80065be:	4a0d      	ldr	r2, [pc, #52]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80065c0:	5cd3      	ldrb	r3, [r2, r3]
 80065c2:	f003 031f 	and.w	r3, r3, #31
 80065c6:	693a      	ldr	r2, [r7, #16]
 80065c8:	fa22 f303 	lsr.w	r3, r2, r3
 80065cc:	4a0a      	ldr	r2, [pc, #40]	@ (80065f8 <HAL_RCC_ClockConfig+0x360>)
 80065ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065d0:	4a0a      	ldr	r2, [pc, #40]	@ (80065fc <HAL_RCC_ClockConfig+0x364>)
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80065d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006600 <HAL_RCC_ClockConfig+0x368>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4618      	mov	r0, r3
 80065dc:	f7fb f844 	bl	8001668 <HAL_InitTick>
 80065e0:	4603      	mov	r3, r0
 80065e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80065e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3718      	adds	r7, #24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	58024400 	.word	0x58024400
 80065f4:	080228cc 	.word	0x080228cc
 80065f8:	24000004 	.word	0x24000004
 80065fc:	24000000 	.word	0x24000000
 8006600:	24000008 	.word	0x24000008

08006604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006604:	b480      	push	{r7}
 8006606:	b089      	sub	sp, #36	@ 0x24
 8006608:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800660a:	4bb3      	ldr	r3, [pc, #716]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006612:	2b18      	cmp	r3, #24
 8006614:	f200 8155 	bhi.w	80068c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006618:	a201      	add	r2, pc, #4	@ (adr r2, 8006620 <HAL_RCC_GetSysClockFreq+0x1c>)
 800661a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800661e:	bf00      	nop
 8006620:	08006685 	.word	0x08006685
 8006624:	080068c3 	.word	0x080068c3
 8006628:	080068c3 	.word	0x080068c3
 800662c:	080068c3 	.word	0x080068c3
 8006630:	080068c3 	.word	0x080068c3
 8006634:	080068c3 	.word	0x080068c3
 8006638:	080068c3 	.word	0x080068c3
 800663c:	080068c3 	.word	0x080068c3
 8006640:	080066ab 	.word	0x080066ab
 8006644:	080068c3 	.word	0x080068c3
 8006648:	080068c3 	.word	0x080068c3
 800664c:	080068c3 	.word	0x080068c3
 8006650:	080068c3 	.word	0x080068c3
 8006654:	080068c3 	.word	0x080068c3
 8006658:	080068c3 	.word	0x080068c3
 800665c:	080068c3 	.word	0x080068c3
 8006660:	080066b1 	.word	0x080066b1
 8006664:	080068c3 	.word	0x080068c3
 8006668:	080068c3 	.word	0x080068c3
 800666c:	080068c3 	.word	0x080068c3
 8006670:	080068c3 	.word	0x080068c3
 8006674:	080068c3 	.word	0x080068c3
 8006678:	080068c3 	.word	0x080068c3
 800667c:	080068c3 	.word	0x080068c3
 8006680:	080066b7 	.word	0x080066b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006684:	4b94      	ldr	r3, [pc, #592]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 0320 	and.w	r3, r3, #32
 800668c:	2b00      	cmp	r3, #0
 800668e:	d009      	beq.n	80066a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006690:	4b91      	ldr	r3, [pc, #580]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	08db      	lsrs	r3, r3, #3
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	4a90      	ldr	r2, [pc, #576]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800669c:	fa22 f303 	lsr.w	r3, r2, r3
 80066a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80066a2:	e111      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80066a4:	4b8d      	ldr	r3, [pc, #564]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80066a6:	61bb      	str	r3, [r7, #24]
      break;
 80066a8:	e10e      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80066aa:	4b8d      	ldr	r3, [pc, #564]	@ (80068e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80066ac:	61bb      	str	r3, [r7, #24]
      break;
 80066ae:	e10b      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80066b0:	4b8c      	ldr	r3, [pc, #560]	@ (80068e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80066b2:	61bb      	str	r3, [r7, #24]
      break;
 80066b4:	e108      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80066b6:	4b88      	ldr	r3, [pc, #544]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ba:	f003 0303 	and.w	r3, r3, #3
 80066be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80066c0:	4b85      	ldr	r3, [pc, #532]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	091b      	lsrs	r3, r3, #4
 80066c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80066cc:	4b82      	ldr	r3, [pc, #520]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d0:	f003 0301 	and.w	r3, r3, #1
 80066d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80066d6:	4b80      	ldr	r3, [pc, #512]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066da:	08db      	lsrs	r3, r3, #3
 80066dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	fb02 f303 	mul.w	r3, r2, r3
 80066e6:	ee07 3a90 	vmov	s15, r3
 80066ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 80e1 	beq.w	80068bc <HAL_RCC_GetSysClockFreq+0x2b8>
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	f000 8083 	beq.w	8006808 <HAL_RCC_GetSysClockFreq+0x204>
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	2b02      	cmp	r3, #2
 8006706:	f200 80a1 	bhi.w	800684c <HAL_RCC_GetSysClockFreq+0x248>
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d003      	beq.n	8006718 <HAL_RCC_GetSysClockFreq+0x114>
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d056      	beq.n	80067c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006716:	e099      	b.n	800684c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006718:	4b6f      	ldr	r3, [pc, #444]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0320 	and.w	r3, r3, #32
 8006720:	2b00      	cmp	r3, #0
 8006722:	d02d      	beq.n	8006780 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006724:	4b6c      	ldr	r3, [pc, #432]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	08db      	lsrs	r3, r3, #3
 800672a:	f003 0303 	and.w	r3, r3, #3
 800672e:	4a6b      	ldr	r2, [pc, #428]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006730:	fa22 f303 	lsr.w	r3, r2, r3
 8006734:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	ee07 3a90 	vmov	s15, r3
 800673c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	ee07 3a90 	vmov	s15, r3
 8006746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800674a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800674e:	4b62      	ldr	r3, [pc, #392]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006756:	ee07 3a90 	vmov	s15, r3
 800675a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800675e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006762:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80068e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800676a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800676e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800677a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800677e:	e087      	b.n	8006890 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800678a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80068ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800678e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006792:	4b51      	ldr	r3, [pc, #324]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679a:	ee07 3a90 	vmov	s15, r3
 800679e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80067a6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80068e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067c2:	e065      	b.n	8006890 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	ee07 3a90 	vmov	s15, r3
 80067ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80068f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80067d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067d6:	4b40      	ldr	r3, [pc, #256]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067de:	ee07 3a90 	vmov	s15, r3
 80067e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80067ea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80068e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006802:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006806:	e043      	b.n	8006890 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	ee07 3a90 	vmov	s15, r3
 800680e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006812:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80068f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800681a:	4b2f      	ldr	r3, [pc, #188]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800681c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800681e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006822:	ee07 3a90 	vmov	s15, r3
 8006826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800682a:	ed97 6a02 	vldr	s12, [r7, #8]
 800682e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80068e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800683a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800683e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006846:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800684a:	e021      	b.n	8006890 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	ee07 3a90 	vmov	s15, r3
 8006852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006856:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80068f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800685a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800685e:	4b1e      	ldr	r3, [pc, #120]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006866:	ee07 3a90 	vmov	s15, r3
 800686a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800686e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006872:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80068e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800687a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800687e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800688a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800688e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006890:	4b11      	ldr	r3, [pc, #68]	@ (80068d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006894:	0a5b      	lsrs	r3, r3, #9
 8006896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800689a:	3301      	adds	r3, #1
 800689c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	ee07 3a90 	vmov	s15, r3
 80068a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80068a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80068ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068b4:	ee17 3a90 	vmov	r3, s15
 80068b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80068ba:	e005      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	61bb      	str	r3, [r7, #24]
      break;
 80068c0:	e002      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80068c2:	4b07      	ldr	r3, [pc, #28]	@ (80068e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80068c4:	61bb      	str	r3, [r7, #24]
      break;
 80068c6:	bf00      	nop
  }

  return sysclockfreq;
 80068c8:	69bb      	ldr	r3, [r7, #24]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3724      	adds	r7, #36	@ 0x24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	58024400 	.word	0x58024400
 80068dc:	03d09000 	.word	0x03d09000
 80068e0:	003d0900 	.word	0x003d0900
 80068e4:	007a1200 	.word	0x007a1200
 80068e8:	46000000 	.word	0x46000000
 80068ec:	4c742400 	.word	0x4c742400
 80068f0:	4a742400 	.word	0x4a742400
 80068f4:	4af42400 	.word	0x4af42400

080068f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80068fe:	f7ff fe81 	bl	8006604 <HAL_RCC_GetSysClockFreq>
 8006902:	4602      	mov	r2, r0
 8006904:	4b10      	ldr	r3, [pc, #64]	@ (8006948 <HAL_RCC_GetHCLKFreq+0x50>)
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	0a1b      	lsrs	r3, r3, #8
 800690a:	f003 030f 	and.w	r3, r3, #15
 800690e:	490f      	ldr	r1, [pc, #60]	@ (800694c <HAL_RCC_GetHCLKFreq+0x54>)
 8006910:	5ccb      	ldrb	r3, [r1, r3]
 8006912:	f003 031f 	and.w	r3, r3, #31
 8006916:	fa22 f303 	lsr.w	r3, r2, r3
 800691a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800691c:	4b0a      	ldr	r3, [pc, #40]	@ (8006948 <HAL_RCC_GetHCLKFreq+0x50>)
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	f003 030f 	and.w	r3, r3, #15
 8006924:	4a09      	ldr	r2, [pc, #36]	@ (800694c <HAL_RCC_GetHCLKFreq+0x54>)
 8006926:	5cd3      	ldrb	r3, [r2, r3]
 8006928:	f003 031f 	and.w	r3, r3, #31
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	fa22 f303 	lsr.w	r3, r2, r3
 8006932:	4a07      	ldr	r2, [pc, #28]	@ (8006950 <HAL_RCC_GetHCLKFreq+0x58>)
 8006934:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006936:	4a07      	ldr	r2, [pc, #28]	@ (8006954 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800693c:	4b04      	ldr	r3, [pc, #16]	@ (8006950 <HAL_RCC_GetHCLKFreq+0x58>)
 800693e:	681b      	ldr	r3, [r3, #0]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3708      	adds	r7, #8
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	58024400 	.word	0x58024400
 800694c:	080228cc 	.word	0x080228cc
 8006950:	24000004 	.word	0x24000004
 8006954:	24000000 	.word	0x24000000

08006958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800695c:	f7ff ffcc 	bl	80068f8 <HAL_RCC_GetHCLKFreq>
 8006960:	4602      	mov	r2, r0
 8006962:	4b06      	ldr	r3, [pc, #24]	@ (800697c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	091b      	lsrs	r3, r3, #4
 8006968:	f003 0307 	and.w	r3, r3, #7
 800696c:	4904      	ldr	r1, [pc, #16]	@ (8006980 <HAL_RCC_GetPCLK1Freq+0x28>)
 800696e:	5ccb      	ldrb	r3, [r1, r3]
 8006970:	f003 031f 	and.w	r3, r3, #31
 8006974:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006978:	4618      	mov	r0, r3
 800697a:	bd80      	pop	{r7, pc}
 800697c:	58024400 	.word	0x58024400
 8006980:	080228cc 	.word	0x080228cc

08006984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006988:	f7ff ffb6 	bl	80068f8 <HAL_RCC_GetHCLKFreq>
 800698c:	4602      	mov	r2, r0
 800698e:	4b06      	ldr	r3, [pc, #24]	@ (80069a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	0a1b      	lsrs	r3, r3, #8
 8006994:	f003 0307 	and.w	r3, r3, #7
 8006998:	4904      	ldr	r1, [pc, #16]	@ (80069ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800699a:	5ccb      	ldrb	r3, [r1, r3]
 800699c:	f003 031f 	and.w	r3, r3, #31
 80069a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	58024400 	.word	0x58024400
 80069ac:	080228cc 	.word	0x080228cc

080069b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	223f      	movs	r2, #63	@ 0x3f
 80069be:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069c0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	f003 0207 	and.w	r2, r3, #7
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80069cc:	4b17      	ldr	r3, [pc, #92]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 80069ce:	699b      	ldr	r3, [r3, #24]
 80069d0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80069d8:	4b14      	ldr	r3, [pc, #80]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	f003 020f 	and.w	r2, r3, #15
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80069e4:	4b11      	ldr	r3, [pc, #68]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 80069e6:	699b      	ldr	r3, [r3, #24]
 80069e8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80069f0:	4b0e      	ldr	r3, [pc, #56]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 80069f2:	69db      	ldr	r3, [r3, #28]
 80069f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80069fc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006a08:	4b08      	ldr	r3, [pc, #32]	@ (8006a2c <HAL_RCC_GetClockConfig+0x7c>)
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a14:	4b06      	ldr	r3, [pc, #24]	@ (8006a30 <HAL_RCC_GetClockConfig+0x80>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 020f 	and.w	r2, r3, #15
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	601a      	str	r2, [r3, #0]
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr
 8006a2c:	58024400 	.word	0x58024400
 8006a30:	52002000 	.word	0x52002000

08006a34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a38:	b0c6      	sub	sp, #280	@ 0x118
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a40:	2300      	movs	r3, #0
 8006a42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a46:	2300      	movs	r3, #0
 8006a48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006a58:	2500      	movs	r5, #0
 8006a5a:	ea54 0305 	orrs.w	r3, r4, r5
 8006a5e:	d049      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a6a:	d02f      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006a6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a70:	d828      	bhi.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006a72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a76:	d01a      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006a78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a7c:	d822      	bhi.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d003      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006a82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a86:	d007      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006a88:	e01c      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a8a:	4bab      	ldr	r3, [pc, #684]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8e:	4aaa      	ldr	r2, [pc, #680]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a96:	e01a      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	2102      	movs	r1, #2
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f002 fa49 	bl	8008f38 <RCCEx_PLL2_Config>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006aac:	e00f      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab2:	3328      	adds	r3, #40	@ 0x28
 8006ab4:	2102      	movs	r1, #2
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f002 faf0 	bl	800909c <RCCEx_PLL3_Config>
 8006abc:	4603      	mov	r3, r0
 8006abe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006ac2:	e004      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006aca:	e000      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006acc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ace:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10a      	bne.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006ad6:	4b98      	ldr	r3, [pc, #608]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ada:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ae4:	4a94      	ldr	r2, [pc, #592]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ae6:	430b      	orrs	r3, r1
 8006ae8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006aea:	e003      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006af0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006b00:	f04f 0900 	mov.w	r9, #0
 8006b04:	ea58 0309 	orrs.w	r3, r8, r9
 8006b08:	d047      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006b0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b10:	2b04      	cmp	r3, #4
 8006b12:	d82a      	bhi.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006b14:	a201      	add	r2, pc, #4	@ (adr r2, 8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1a:	bf00      	nop
 8006b1c:	08006b31 	.word	0x08006b31
 8006b20:	08006b3f 	.word	0x08006b3f
 8006b24:	08006b55 	.word	0x08006b55
 8006b28:	08006b73 	.word	0x08006b73
 8006b2c:	08006b73 	.word	0x08006b73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b30:	4b81      	ldr	r3, [pc, #516]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b34:	4a80      	ldr	r2, [pc, #512]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b3c:	e01a      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b42:	3308      	adds	r3, #8
 8006b44:	2100      	movs	r1, #0
 8006b46:	4618      	mov	r0, r3
 8006b48:	f002 f9f6 	bl	8008f38 <RCCEx_PLL2_Config>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b52:	e00f      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b58:	3328      	adds	r3, #40	@ 0x28
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f002 fa9d 	bl	800909c <RCCEx_PLL3_Config>
 8006b62:	4603      	mov	r3, r0
 8006b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b68:	e004      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b70:	e000      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006b72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10a      	bne.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b7c:	4b6e      	ldr	r3, [pc, #440]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b80:	f023 0107 	bic.w	r1, r3, #7
 8006b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8a:	4a6b      	ldr	r2, [pc, #428]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b8c:	430b      	orrs	r3, r1
 8006b8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b90:	e003      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006ba6:	f04f 0b00 	mov.w	fp, #0
 8006baa:	ea5a 030b 	orrs.w	r3, sl, fp
 8006bae:	d05b      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006bb8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006bbc:	d03b      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006bbe:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006bc2:	d834      	bhi.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006bc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006bc8:	d037      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006bca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006bce:	d82e      	bhi.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006bd0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006bd4:	d033      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006bd6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006bda:	d828      	bhi.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006bdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006be0:	d01a      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006be2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006be6:	d822      	bhi.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d003      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006bec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bf0:	d007      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006bf2:	e01c      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bf4:	4b50      	ldr	r3, [pc, #320]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf8:	4a4f      	ldr	r2, [pc, #316]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c00:	e01e      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c06:	3308      	adds	r3, #8
 8006c08:	2100      	movs	r1, #0
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f002 f994 	bl	8008f38 <RCCEx_PLL2_Config>
 8006c10:	4603      	mov	r3, r0
 8006c12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006c16:	e013      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c1c:	3328      	adds	r3, #40	@ 0x28
 8006c1e:	2100      	movs	r1, #0
 8006c20:	4618      	mov	r0, r3
 8006c22:	f002 fa3b 	bl	800909c <RCCEx_PLL3_Config>
 8006c26:	4603      	mov	r3, r0
 8006c28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c2c:	e008      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c34:	e004      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006c36:	bf00      	nop
 8006c38:	e002      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006c3a:	bf00      	nop
 8006c3c:	e000      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006c3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10b      	bne.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006c48:	4b3b      	ldr	r3, [pc, #236]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c4c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c58:	4a37      	ldr	r2, [pc, #220]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c5a:	430b      	orrs	r3, r1
 8006c5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c5e:	e003      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006c74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006c7e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006c82:	460b      	mov	r3, r1
 8006c84:	4313      	orrs	r3, r2
 8006c86:	d05d      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c8c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c90:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006c94:	d03b      	beq.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006c96:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006c9a:	d834      	bhi.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006c9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ca0:	d037      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006ca2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ca6:	d82e      	bhi.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006ca8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006cac:	d033      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006cae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006cb2:	d828      	bhi.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006cb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cb8:	d01a      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006cba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cbe:	d822      	bhi.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d003      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006cc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cc8:	d007      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006cca:	e01c      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd0:	4a19      	ldr	r2, [pc, #100]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006cd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cd8:	e01e      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cde:	3308      	adds	r3, #8
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f002 f928 	bl	8008f38 <RCCEx_PLL2_Config>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006cee:	e013      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cf4:	3328      	adds	r3, #40	@ 0x28
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f002 f9cf 	bl	800909c <RCCEx_PLL3_Config>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d04:	e008      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d0c:	e004      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006d0e:	bf00      	nop
 8006d10:	e002      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006d12:	bf00      	nop
 8006d14:	e000      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006d16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d10d      	bne.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006d20:	4b05      	ldr	r3, [pc, #20]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d24:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d30:	4a01      	ldr	r2, [pc, #4]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d32:	430b      	orrs	r3, r1
 8006d34:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d36:	e005      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006d38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006d44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006d50:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006d54:	2300      	movs	r3, #0
 8006d56:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006d5a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4313      	orrs	r3, r2
 8006d62:	d03a      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d6a:	2b30      	cmp	r3, #48	@ 0x30
 8006d6c:	d01f      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006d6e:	2b30      	cmp	r3, #48	@ 0x30
 8006d70:	d819      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d00c      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006d76:	2b20      	cmp	r3, #32
 8006d78:	d815      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d019      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	d111      	bne.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d82:	4baa      	ldr	r3, [pc, #680]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d86:	4aa9      	ldr	r2, [pc, #676]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006d8e:	e011      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d94:	3308      	adds	r3, #8
 8006d96:	2102      	movs	r1, #2
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f002 f8cd 	bl	8008f38 <RCCEx_PLL2_Config>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006da4:	e006      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006dac:	e002      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006dae:	bf00      	nop
 8006db0:	e000      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006db2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006db4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d10a      	bne.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006dbc:	4b9b      	ldr	r3, [pc, #620]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dc0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dca:	4a98      	ldr	r2, [pc, #608]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006dd0:	e003      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dd6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006de6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dea:	2300      	movs	r3, #0
 8006dec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006df0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006df4:	460b      	mov	r3, r1
 8006df6:	4313      	orrs	r3, r2
 8006df8:	d051      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006dfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e04:	d035      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006e06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e0a:	d82e      	bhi.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006e0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e10:	d031      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006e12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e16:	d828      	bhi.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006e18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e1c:	d01a      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e22:	d822      	bhi.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006e28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e2c:	d007      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006e2e:	e01c      	b.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e30:	4b7e      	ldr	r3, [pc, #504]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e34:	4a7d      	ldr	r2, [pc, #500]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e3c:	e01c      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e42:	3308      	adds	r3, #8
 8006e44:	2100      	movs	r1, #0
 8006e46:	4618      	mov	r0, r3
 8006e48:	f002 f876 	bl	8008f38 <RCCEx_PLL2_Config>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e52:	e011      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e58:	3328      	adds	r3, #40	@ 0x28
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f002 f91d 	bl	800909c <RCCEx_PLL3_Config>
 8006e62:	4603      	mov	r3, r0
 8006e64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e68:	e006      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e70:	e002      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006e72:	bf00      	nop
 8006e74:	e000      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006e76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10a      	bne.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006e80:	4b6a      	ldr	r3, [pc, #424]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e84:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e8e:	4a67      	ldr	r2, [pc, #412]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e90:	430b      	orrs	r3, r1
 8006e92:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e94:	e003      	b.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e9a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006eaa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006eae:	2300      	movs	r3, #0
 8006eb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eb4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006eb8:	460b      	mov	r3, r1
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	d053      	beq.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006ebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ec8:	d033      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006eca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ece:	d82c      	bhi.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ed0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ed4:	d02f      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006ed6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006eda:	d826      	bhi.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006edc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ee0:	d02b      	beq.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006ee2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ee6:	d820      	bhi.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ee8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eec:	d012      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006eee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ef2:	d81a      	bhi.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d022      	beq.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006efc:	d115      	bne.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f02:	3308      	adds	r3, #8
 8006f04:	2101      	movs	r1, #1
 8006f06:	4618      	mov	r0, r3
 8006f08:	f002 f816 	bl	8008f38 <RCCEx_PLL2_Config>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006f12:	e015      	b.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f18:	3328      	adds	r3, #40	@ 0x28
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f002 f8bd 	bl	800909c <RCCEx_PLL3_Config>
 8006f22:	4603      	mov	r3, r0
 8006f24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006f28:	e00a      	b.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f30:	e006      	b.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f32:	bf00      	nop
 8006f34:	e004      	b.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f36:	bf00      	nop
 8006f38:	e002      	b.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f3a:	bf00      	nop
 8006f3c:	e000      	b.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d10a      	bne.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006f48:	4b38      	ldr	r3, [pc, #224]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f4c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006f50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f56:	4a35      	ldr	r2, [pc, #212]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f58:	430b      	orrs	r3, r1
 8006f5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f5c:	e003      	b.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006f72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f76:	2300      	movs	r3, #0
 8006f78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006f7c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f80:	460b      	mov	r3, r1
 8006f82:	4313      	orrs	r3, r2
 8006f84:	d058      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f92:	d033      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f98:	d82c      	bhi.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f9e:	d02f      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fa4:	d826      	bhi.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006fa6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006faa:	d02b      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006fac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fb0:	d820      	bhi.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006fb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fb6:	d012      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fbc:	d81a      	bhi.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d022      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006fc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fc6:	d115      	bne.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006fc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fcc:	3308      	adds	r3, #8
 8006fce:	2101      	movs	r1, #1
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f001 ffb1 	bl	8008f38 <RCCEx_PLL2_Config>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006fdc:	e015      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fe2:	3328      	adds	r3, #40	@ 0x28
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f002 f858 	bl	800909c <RCCEx_PLL3_Config>
 8006fec:	4603      	mov	r3, r0
 8006fee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006ff2:	e00a      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ffa:	e006      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006ffc:	bf00      	nop
 8006ffe:	e004      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007000:	bf00      	nop
 8007002:	e002      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007004:	bf00      	nop
 8007006:	e000      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800700a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10e      	bne.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007012:	4b06      	ldr	r3, [pc, #24]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007016:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800701a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800701e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007022:	4a02      	ldr	r2, [pc, #8]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007024:	430b      	orrs	r3, r1
 8007026:	6593      	str	r3, [r2, #88]	@ 0x58
 8007028:	e006      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800702a:	bf00      	nop
 800702c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007030:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007034:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800703c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007040:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007044:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007048:	2300      	movs	r3, #0
 800704a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800704e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007052:	460b      	mov	r3, r1
 8007054:	4313      	orrs	r3, r2
 8007056:	d037      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007058:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800705c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800705e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007062:	d00e      	beq.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007064:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007068:	d816      	bhi.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d018      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800706e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007072:	d111      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007074:	4bc4      	ldr	r3, [pc, #784]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007078:	4ac3      	ldr	r2, [pc, #780]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800707a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800707e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007080:	e00f      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007082:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007086:	3308      	adds	r3, #8
 8007088:	2101      	movs	r1, #1
 800708a:	4618      	mov	r0, r3
 800708c:	f001 ff54 	bl	8008f38 <RCCEx_PLL2_Config>
 8007090:	4603      	mov	r3, r0
 8007092:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007096:	e004      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800709e:	e000      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80070a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10a      	bne.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80070aa:	4bb7      	ldr	r3, [pc, #732]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070ae:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80070b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070b8:	4ab3      	ldr	r2, [pc, #716]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070ba:	430b      	orrs	r3, r1
 80070bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80070be:	e003      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80070c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80070d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070d8:	2300      	movs	r3, #0
 80070da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80070e2:	460b      	mov	r3, r1
 80070e4:	4313      	orrs	r3, r2
 80070e6:	d039      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80070e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d81c      	bhi.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80070f2:	a201      	add	r2, pc, #4	@ (adr r2, 80070f8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	08007135 	.word	0x08007135
 80070fc:	08007109 	.word	0x08007109
 8007100:	08007117 	.word	0x08007117
 8007104:	08007135 	.word	0x08007135
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007108:	4b9f      	ldr	r3, [pc, #636]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800710a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710c:	4a9e      	ldr	r2, [pc, #632]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800710e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007114:	e00f      	b.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800711a:	3308      	adds	r3, #8
 800711c:	2102      	movs	r1, #2
 800711e:	4618      	mov	r0, r3
 8007120:	f001 ff0a 	bl	8008f38 <RCCEx_PLL2_Config>
 8007124:	4603      	mov	r3, r0
 8007126:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800712a:	e004      	b.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007132:	e000      	b.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007134:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007136:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10a      	bne.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800713e:	4b92      	ldr	r3, [pc, #584]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007142:	f023 0103 	bic.w	r1, r3, #3
 8007146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800714a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800714c:	4a8e      	ldr	r2, [pc, #568]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800714e:	430b      	orrs	r3, r1
 8007150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007152:	e003      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007154:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007158:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800715c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007164:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007168:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800716c:	2300      	movs	r3, #0
 800716e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007172:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007176:	460b      	mov	r3, r1
 8007178:	4313      	orrs	r3, r2
 800717a:	f000 8099 	beq.w	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800717e:	4b83      	ldr	r3, [pc, #524]	@ (800738c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a82      	ldr	r2, [pc, #520]	@ (800738c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007184:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007188:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800718a:	f7fa fda5 	bl	8001cd8 <HAL_GetTick>
 800718e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007192:	e00b      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007194:	f7fa fda0 	bl	8001cd8 <HAL_GetTick>
 8007198:	4602      	mov	r2, r0
 800719a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	2b64      	cmp	r3, #100	@ 0x64
 80071a2:	d903      	bls.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071aa:	e005      	b.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071ac:	4b77      	ldr	r3, [pc, #476]	@ (800738c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d0ed      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80071b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d173      	bne.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80071c0:	4b71      	ldr	r3, [pc, #452]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80071c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071cc:	4053      	eors	r3, r2
 80071ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d015      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071d6:	4b6c      	ldr	r3, [pc, #432]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071de:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071e2:	4b69      	ldr	r3, [pc, #420]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071e6:	4a68      	ldr	r2, [pc, #416]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071ec:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071ee:	4b66      	ldr	r3, [pc, #408]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071f2:	4a65      	ldr	r2, [pc, #404]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071f8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80071fa:	4a63      	ldr	r2, [pc, #396]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007200:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007206:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800720a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800720e:	d118      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007210:	f7fa fd62 	bl	8001cd8 <HAL_GetTick>
 8007214:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007218:	e00d      	b.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800721a:	f7fa fd5d 	bl	8001cd8 <HAL_GetTick>
 800721e:	4602      	mov	r2, r0
 8007220:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007224:	1ad2      	subs	r2, r2, r3
 8007226:	f241 3388 	movw	r3, #5000	@ 0x1388
 800722a:	429a      	cmp	r2, r3
 800722c:	d903      	bls.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007234:	e005      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007236:	4b54      	ldr	r3, [pc, #336]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800723a:	f003 0302 	and.w	r3, r3, #2
 800723e:	2b00      	cmp	r3, #0
 8007240:	d0eb      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007246:	2b00      	cmp	r3, #0
 8007248:	d129      	bne.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800724a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007256:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800725a:	d10e      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800725c:	4b4a      	ldr	r3, [pc, #296]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007268:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800726c:	091a      	lsrs	r2, r3, #4
 800726e:	4b48      	ldr	r3, [pc, #288]	@ (8007390 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007270:	4013      	ands	r3, r2
 8007272:	4a45      	ldr	r2, [pc, #276]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007274:	430b      	orrs	r3, r1
 8007276:	6113      	str	r3, [r2, #16]
 8007278:	e005      	b.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800727a:	4b43      	ldr	r3, [pc, #268]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	4a42      	ldr	r2, [pc, #264]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007280:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007284:	6113      	str	r3, [r2, #16]
 8007286:	4b40      	ldr	r3, [pc, #256]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007288:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800728a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800728e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007292:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007296:	4a3c      	ldr	r2, [pc, #240]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007298:	430b      	orrs	r3, r1
 800729a:	6713      	str	r3, [r2, #112]	@ 0x70
 800729c:	e008      	b.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800729e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80072a6:	e003      	b.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80072b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b8:	f002 0301 	and.w	r3, r2, #1
 80072bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072c0:	2300      	movs	r3, #0
 80072c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80072c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80072ca:	460b      	mov	r3, r1
 80072cc:	4313      	orrs	r3, r2
 80072ce:	f000 808f 	beq.w	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80072d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80072d8:	2b28      	cmp	r3, #40	@ 0x28
 80072da:	d871      	bhi.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80072dc:	a201      	add	r2, pc, #4	@ (adr r2, 80072e4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80072de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e2:	bf00      	nop
 80072e4:	080073c9 	.word	0x080073c9
 80072e8:	080073c1 	.word	0x080073c1
 80072ec:	080073c1 	.word	0x080073c1
 80072f0:	080073c1 	.word	0x080073c1
 80072f4:	080073c1 	.word	0x080073c1
 80072f8:	080073c1 	.word	0x080073c1
 80072fc:	080073c1 	.word	0x080073c1
 8007300:	080073c1 	.word	0x080073c1
 8007304:	08007395 	.word	0x08007395
 8007308:	080073c1 	.word	0x080073c1
 800730c:	080073c1 	.word	0x080073c1
 8007310:	080073c1 	.word	0x080073c1
 8007314:	080073c1 	.word	0x080073c1
 8007318:	080073c1 	.word	0x080073c1
 800731c:	080073c1 	.word	0x080073c1
 8007320:	080073c1 	.word	0x080073c1
 8007324:	080073ab 	.word	0x080073ab
 8007328:	080073c1 	.word	0x080073c1
 800732c:	080073c1 	.word	0x080073c1
 8007330:	080073c1 	.word	0x080073c1
 8007334:	080073c1 	.word	0x080073c1
 8007338:	080073c1 	.word	0x080073c1
 800733c:	080073c1 	.word	0x080073c1
 8007340:	080073c1 	.word	0x080073c1
 8007344:	080073c9 	.word	0x080073c9
 8007348:	080073c1 	.word	0x080073c1
 800734c:	080073c1 	.word	0x080073c1
 8007350:	080073c1 	.word	0x080073c1
 8007354:	080073c1 	.word	0x080073c1
 8007358:	080073c1 	.word	0x080073c1
 800735c:	080073c1 	.word	0x080073c1
 8007360:	080073c1 	.word	0x080073c1
 8007364:	080073c9 	.word	0x080073c9
 8007368:	080073c1 	.word	0x080073c1
 800736c:	080073c1 	.word	0x080073c1
 8007370:	080073c1 	.word	0x080073c1
 8007374:	080073c1 	.word	0x080073c1
 8007378:	080073c1 	.word	0x080073c1
 800737c:	080073c1 	.word	0x080073c1
 8007380:	080073c1 	.word	0x080073c1
 8007384:	080073c9 	.word	0x080073c9
 8007388:	58024400 	.word	0x58024400
 800738c:	58024800 	.word	0x58024800
 8007390:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007398:	3308      	adds	r3, #8
 800739a:	2101      	movs	r1, #1
 800739c:	4618      	mov	r0, r3
 800739e:	f001 fdcb 	bl	8008f38 <RCCEx_PLL2_Config>
 80073a2:	4603      	mov	r3, r0
 80073a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80073a8:	e00f      	b.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ae:	3328      	adds	r3, #40	@ 0x28
 80073b0:	2101      	movs	r1, #1
 80073b2:	4618      	mov	r0, r3
 80073b4:	f001 fe72 	bl	800909c <RCCEx_PLL3_Config>
 80073b8:	4603      	mov	r3, r0
 80073ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80073be:	e004      	b.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073c6:	e000      	b.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80073c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10a      	bne.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80073d2:	4bbf      	ldr	r3, [pc, #764]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073d6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80073da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073e0:	4abb      	ldr	r2, [pc, #748]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073e2:	430b      	orrs	r3, r1
 80073e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80073e6:	e003      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80073f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f8:	f002 0302 	and.w	r3, r2, #2
 80073fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007400:	2300      	movs	r3, #0
 8007402:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007406:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800740a:	460b      	mov	r3, r1
 800740c:	4313      	orrs	r3, r2
 800740e:	d041      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007416:	2b05      	cmp	r3, #5
 8007418:	d824      	bhi.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800741a:	a201      	add	r2, pc, #4	@ (adr r2, 8007420 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800741c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007420:	0800746d 	.word	0x0800746d
 8007424:	08007439 	.word	0x08007439
 8007428:	0800744f 	.word	0x0800744f
 800742c:	0800746d 	.word	0x0800746d
 8007430:	0800746d 	.word	0x0800746d
 8007434:	0800746d 	.word	0x0800746d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800743c:	3308      	adds	r3, #8
 800743e:	2101      	movs	r1, #1
 8007440:	4618      	mov	r0, r3
 8007442:	f001 fd79 	bl	8008f38 <RCCEx_PLL2_Config>
 8007446:	4603      	mov	r3, r0
 8007448:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800744c:	e00f      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800744e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007452:	3328      	adds	r3, #40	@ 0x28
 8007454:	2101      	movs	r1, #1
 8007456:	4618      	mov	r0, r3
 8007458:	f001 fe20 	bl	800909c <RCCEx_PLL3_Config>
 800745c:	4603      	mov	r3, r0
 800745e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007462:	e004      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800746a:	e000      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800746c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800746e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10a      	bne.n	800748c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007476:	4b96      	ldr	r3, [pc, #600]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800747a:	f023 0107 	bic.w	r1, r3, #7
 800747e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007482:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007484:	4a92      	ldr	r2, [pc, #584]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007486:	430b      	orrs	r3, r1
 8007488:	6553      	str	r3, [r2, #84]	@ 0x54
 800748a:	e003      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800748c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007490:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749c:	f002 0304 	and.w	r3, r2, #4
 80074a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80074a4:	2300      	movs	r3, #0
 80074a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80074aa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80074ae:	460b      	mov	r3, r1
 80074b0:	4313      	orrs	r3, r2
 80074b2:	d044      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80074b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074bc:	2b05      	cmp	r3, #5
 80074be:	d825      	bhi.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80074c0:	a201      	add	r2, pc, #4	@ (adr r2, 80074c8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80074c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c6:	bf00      	nop
 80074c8:	08007515 	.word	0x08007515
 80074cc:	080074e1 	.word	0x080074e1
 80074d0:	080074f7 	.word	0x080074f7
 80074d4:	08007515 	.word	0x08007515
 80074d8:	08007515 	.word	0x08007515
 80074dc:	08007515 	.word	0x08007515
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e4:	3308      	adds	r3, #8
 80074e6:	2101      	movs	r1, #1
 80074e8:	4618      	mov	r0, r3
 80074ea:	f001 fd25 	bl	8008f38 <RCCEx_PLL2_Config>
 80074ee:	4603      	mov	r3, r0
 80074f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80074f4:	e00f      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074fa:	3328      	adds	r3, #40	@ 0x28
 80074fc:	2101      	movs	r1, #1
 80074fe:	4618      	mov	r0, r3
 8007500:	f001 fdcc 	bl	800909c <RCCEx_PLL3_Config>
 8007504:	4603      	mov	r3, r0
 8007506:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800750a:	e004      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007512:	e000      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007516:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10b      	bne.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800751e:	4b6c      	ldr	r3, [pc, #432]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007522:	f023 0107 	bic.w	r1, r3, #7
 8007526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800752e:	4a68      	ldr	r2, [pc, #416]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007530:	430b      	orrs	r3, r1
 8007532:	6593      	str	r3, [r2, #88]	@ 0x58
 8007534:	e003      	b.n	800753e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007536:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800753a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800753e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007546:	f002 0320 	and.w	r3, r2, #32
 800754a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800754e:	2300      	movs	r3, #0
 8007550:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007554:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007558:	460b      	mov	r3, r1
 800755a:	4313      	orrs	r3, r2
 800755c:	d055      	beq.n	800760a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800755e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007566:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800756a:	d033      	beq.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800756c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007570:	d82c      	bhi.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007576:	d02f      	beq.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800757c:	d826      	bhi.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800757e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007582:	d02b      	beq.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007584:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007588:	d820      	bhi.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800758a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800758e:	d012      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007594:	d81a      	bhi.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007596:	2b00      	cmp	r3, #0
 8007598:	d022      	beq.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800759a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800759e:	d115      	bne.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a4:	3308      	adds	r3, #8
 80075a6:	2100      	movs	r1, #0
 80075a8:	4618      	mov	r0, r3
 80075aa:	f001 fcc5 	bl	8008f38 <RCCEx_PLL2_Config>
 80075ae:	4603      	mov	r3, r0
 80075b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80075b4:	e015      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80075b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ba:	3328      	adds	r3, #40	@ 0x28
 80075bc:	2102      	movs	r1, #2
 80075be:	4618      	mov	r0, r3
 80075c0:	f001 fd6c 	bl	800909c <RCCEx_PLL3_Config>
 80075c4:	4603      	mov	r3, r0
 80075c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80075ca:	e00a      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075d2:	e006      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075d4:	bf00      	nop
 80075d6:	e004      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075d8:	bf00      	nop
 80075da:	e002      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075dc:	bf00      	nop
 80075de:	e000      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10b      	bne.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075ea:	4b39      	ldr	r3, [pc, #228]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80075f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075fa:	4a35      	ldr	r2, [pc, #212]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075fc:	430b      	orrs	r3, r1
 80075fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8007600:	e003      	b.n	800760a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007602:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007606:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800760a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800760e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007612:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007616:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800761a:	2300      	movs	r3, #0
 800761c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007620:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007624:	460b      	mov	r3, r1
 8007626:	4313      	orrs	r3, r2
 8007628:	d058      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800762a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800762e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007632:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007636:	d033      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007638:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800763c:	d82c      	bhi.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800763e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007642:	d02f      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007644:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007648:	d826      	bhi.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800764a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800764e:	d02b      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007650:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007654:	d820      	bhi.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007656:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800765a:	d012      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800765c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007660:	d81a      	bhi.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007662:	2b00      	cmp	r3, #0
 8007664:	d022      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800766a:	d115      	bne.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800766c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007670:	3308      	adds	r3, #8
 8007672:	2100      	movs	r1, #0
 8007674:	4618      	mov	r0, r3
 8007676:	f001 fc5f 	bl	8008f38 <RCCEx_PLL2_Config>
 800767a:	4603      	mov	r3, r0
 800767c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007680:	e015      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007686:	3328      	adds	r3, #40	@ 0x28
 8007688:	2102      	movs	r1, #2
 800768a:	4618      	mov	r0, r3
 800768c:	f001 fd06 	bl	800909c <RCCEx_PLL3_Config>
 8007690:	4603      	mov	r3, r0
 8007692:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007696:	e00a      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800769e:	e006      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80076a0:	bf00      	nop
 80076a2:	e004      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80076a4:	bf00      	nop
 80076a6:	e002      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80076a8:	bf00      	nop
 80076aa:	e000      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80076ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10e      	bne.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80076b6:	4b06      	ldr	r3, [pc, #24]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80076b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ba:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80076be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076c6:	4a02      	ldr	r2, [pc, #8]	@ (80076d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80076c8:	430b      	orrs	r3, r1
 80076ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80076cc:	e006      	b.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80076ce:	bf00      	nop
 80076d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80076dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80076e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80076ec:	2300      	movs	r3, #0
 80076ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076f2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80076f6:	460b      	mov	r3, r1
 80076f8:	4313      	orrs	r3, r2
 80076fa:	d055      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80076fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007700:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007704:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007708:	d033      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800770a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800770e:	d82c      	bhi.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007710:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007714:	d02f      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007716:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800771a:	d826      	bhi.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800771c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007720:	d02b      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007722:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007726:	d820      	bhi.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007728:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800772c:	d012      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800772e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007732:	d81a      	bhi.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007734:	2b00      	cmp	r3, #0
 8007736:	d022      	beq.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800773c:	d115      	bne.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800773e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007742:	3308      	adds	r3, #8
 8007744:	2100      	movs	r1, #0
 8007746:	4618      	mov	r0, r3
 8007748:	f001 fbf6 	bl	8008f38 <RCCEx_PLL2_Config>
 800774c:	4603      	mov	r3, r0
 800774e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007752:	e015      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007758:	3328      	adds	r3, #40	@ 0x28
 800775a:	2102      	movs	r1, #2
 800775c:	4618      	mov	r0, r3
 800775e:	f001 fc9d 	bl	800909c <RCCEx_PLL3_Config>
 8007762:	4603      	mov	r3, r0
 8007764:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007768:	e00a      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007770:	e006      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007772:	bf00      	nop
 8007774:	e004      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007776:	bf00      	nop
 8007778:	e002      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800777a:	bf00      	nop
 800777c:	e000      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800777e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007784:	2b00      	cmp	r3, #0
 8007786:	d10b      	bne.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007788:	4ba0      	ldr	r3, [pc, #640]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800778a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800778c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007794:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007798:	4a9c      	ldr	r2, [pc, #624]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800779a:	430b      	orrs	r3, r1
 800779c:	6593      	str	r3, [r2, #88]	@ 0x58
 800779e:	e003      	b.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80077a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b0:	f002 0308 	and.w	r3, r2, #8
 80077b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80077b8:	2300      	movs	r3, #0
 80077ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80077be:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80077c2:	460b      	mov	r3, r1
 80077c4:	4313      	orrs	r3, r2
 80077c6:	d01e      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80077c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077d4:	d10c      	bne.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80077d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077da:	3328      	adds	r3, #40	@ 0x28
 80077dc:	2102      	movs	r1, #2
 80077de:	4618      	mov	r0, r3
 80077e0:	f001 fc5c 	bl	800909c <RCCEx_PLL3_Config>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d002      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80077f0:	4b86      	ldr	r3, [pc, #536]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007800:	4a82      	ldr	r2, [pc, #520]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007802:	430b      	orrs	r3, r1
 8007804:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800780e:	f002 0310 	and.w	r3, r2, #16
 8007812:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007816:	2300      	movs	r3, #0
 8007818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800781c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007820:	460b      	mov	r3, r1
 8007822:	4313      	orrs	r3, r2
 8007824:	d01e      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800782e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007832:	d10c      	bne.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007838:	3328      	adds	r3, #40	@ 0x28
 800783a:	2102      	movs	r1, #2
 800783c:	4618      	mov	r0, r3
 800783e:	f001 fc2d 	bl	800909c <RCCEx_PLL3_Config>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d002      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800784e:	4b6f      	ldr	r3, [pc, #444]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007852:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800785a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800785e:	4a6b      	ldr	r2, [pc, #428]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007860:	430b      	orrs	r3, r1
 8007862:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007870:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007872:	2300      	movs	r3, #0
 8007874:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007876:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800787a:	460b      	mov	r3, r1
 800787c:	4313      	orrs	r3, r2
 800787e:	d03e      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007884:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007888:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800788c:	d022      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800788e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007892:	d81b      	bhi.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007894:	2b00      	cmp	r3, #0
 8007896:	d003      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800789c:	d00b      	beq.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800789e:	e015      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80078a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a4:	3308      	adds	r3, #8
 80078a6:	2100      	movs	r1, #0
 80078a8:	4618      	mov	r0, r3
 80078aa:	f001 fb45 	bl	8008f38 <RCCEx_PLL2_Config>
 80078ae:	4603      	mov	r3, r0
 80078b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80078b4:	e00f      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ba:	3328      	adds	r3, #40	@ 0x28
 80078bc:	2102      	movs	r1, #2
 80078be:	4618      	mov	r0, r3
 80078c0:	f001 fbec 	bl	800909c <RCCEx_PLL3_Config>
 80078c4:	4603      	mov	r3, r0
 80078c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80078ca:	e004      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078d2:	e000      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80078d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10b      	bne.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80078de:	4b4b      	ldr	r3, [pc, #300]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80078e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80078ee:	4a47      	ldr	r2, [pc, #284]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078f0:	430b      	orrs	r3, r1
 80078f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80078f4:	e003      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80078fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007906:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800790a:	673b      	str	r3, [r7, #112]	@ 0x70
 800790c:	2300      	movs	r3, #0
 800790e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007910:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007914:	460b      	mov	r3, r1
 8007916:	4313      	orrs	r3, r2
 8007918:	d03b      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800791a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800791e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007922:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007926:	d01f      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007928:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800792c:	d818      	bhi.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800792e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007932:	d003      	beq.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007934:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007938:	d007      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800793a:	e011      	b.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800793c:	4b33      	ldr	r3, [pc, #204]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800793e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007940:	4a32      	ldr	r2, [pc, #200]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007942:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007946:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007948:	e00f      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800794a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800794e:	3328      	adds	r3, #40	@ 0x28
 8007950:	2101      	movs	r1, #1
 8007952:	4618      	mov	r0, r3
 8007954:	f001 fba2 	bl	800909c <RCCEx_PLL3_Config>
 8007958:	4603      	mov	r3, r0
 800795a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800795e:	e004      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007966:	e000      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007968:	bf00      	nop
    }

    if (ret == HAL_OK)
 800796a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10b      	bne.n	800798a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007972:	4b26      	ldr	r3, [pc, #152]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007976:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800797a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800797e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007982:	4a22      	ldr	r2, [pc, #136]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007984:	430b      	orrs	r3, r1
 8007986:	6553      	str	r3, [r2, #84]	@ 0x54
 8007988:	e003      	b.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800798e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800799e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079a0:	2300      	movs	r3, #0
 80079a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079a4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80079a8:	460b      	mov	r3, r1
 80079aa:	4313      	orrs	r3, r2
 80079ac:	d034      	beq.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80079ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d003      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80079b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079bc:	d007      	beq.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80079be:	e011      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079c0:	4b12      	ldr	r3, [pc, #72]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c4:	4a11      	ldr	r2, [pc, #68]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80079cc:	e00e      	b.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079d2:	3308      	adds	r3, #8
 80079d4:	2102      	movs	r1, #2
 80079d6:	4618      	mov	r0, r3
 80079d8:	f001 faae 	bl	8008f38 <RCCEx_PLL2_Config>
 80079dc:	4603      	mov	r3, r0
 80079de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80079e2:	e003      	b.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10d      	bne.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80079f4:	4b05      	ldr	r3, [pc, #20]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079f8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a02:	4a02      	ldr	r2, [pc, #8]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a04:	430b      	orrs	r3, r1
 8007a06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a08:	e006      	b.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007a0a:	bf00      	nop
 8007a0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a20:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007a24:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a26:	2300      	movs	r3, #0
 8007a28:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a2a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007a2e:	460b      	mov	r3, r1
 8007a30:	4313      	orrs	r3, r2
 8007a32:	d00c      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a38:	3328      	adds	r3, #40	@ 0x28
 8007a3a:	2102      	movs	r1, #2
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f001 fb2d 	bl	800909c <RCCEx_PLL3_Config>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a56:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a60:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007a64:	460b      	mov	r3, r1
 8007a66:	4313      	orrs	r3, r2
 8007a68:	d036      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a74:	d018      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a7a:	d811      	bhi.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a80:	d014      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007a82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a86:	d80b      	bhi.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d011      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a90:	d106      	bne.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a92:	4bb7      	ldr	r3, [pc, #732]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a96:	4ab6      	ldr	r2, [pc, #728]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007a9e:	e008      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007aa6:	e004      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007aa8:	bf00      	nop
 8007aaa:	e002      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007aac:	bf00      	nop
 8007aae:	e000      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ab2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10a      	bne.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007aba:	4bad      	ldr	r3, [pc, #692]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007abe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ac8:	4aa9      	ldr	r2, [pc, #676]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007aca:	430b      	orrs	r3, r1
 8007acc:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ace:	e003      	b.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ad4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007ae4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007aea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007aee:	460b      	mov	r3, r1
 8007af0:	4313      	orrs	r3, r2
 8007af2:	d009      	beq.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007af4:	4b9e      	ldr	r3, [pc, #632]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007af6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007af8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b02:	4a9b      	ldr	r2, [pc, #620]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b04:	430b      	orrs	r3, r1
 8007b06:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b10:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b16:	2300      	movs	r3, #0
 8007b18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b1a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007b1e:	460b      	mov	r3, r1
 8007b20:	4313      	orrs	r3, r2
 8007b22:	d009      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007b24:	4b92      	ldr	r3, [pc, #584]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b28:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b32:	4a8f      	ldr	r2, [pc, #572]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b34:	430b      	orrs	r3, r1
 8007b36:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b40:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007b44:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b46:	2300      	movs	r3, #0
 8007b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b4a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4313      	orrs	r3, r2
 8007b52:	d00e      	beq.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b54:	4b86      	ldr	r3, [pc, #536]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	4a85      	ldr	r2, [pc, #532]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b5e:	6113      	str	r3, [r2, #16]
 8007b60:	4b83      	ldr	r3, [pc, #524]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b62:	6919      	ldr	r1, [r3, #16]
 8007b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007b6c:	4a80      	ldr	r2, [pc, #512]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b6e:	430b      	orrs	r3, r1
 8007b70:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b80:	2300      	movs	r3, #0
 8007b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b84:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	d009      	beq.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007b8e:	4b78      	ldr	r3, [pc, #480]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b92:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9c:	4a74      	ldr	r2, [pc, #464]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b9e:	430b      	orrs	r3, r1
 8007ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007baa:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007bae:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007bb8:	460b      	mov	r3, r1
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	d00a      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007bbe:	4b6c      	ldr	r3, [pc, #432]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bc2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bce:	4a68      	ldr	r2, [pc, #416]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bd0:	430b      	orrs	r3, r1
 8007bd2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007bd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bdc:	2100      	movs	r1, #0
 8007bde:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007be0:	f003 0301 	and.w	r3, r3, #1
 8007be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007be6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007bea:	460b      	mov	r3, r1
 8007bec:	4313      	orrs	r3, r2
 8007bee:	d011      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	2100      	movs	r1, #0
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f001 f99d 	bl	8008f38 <RCCEx_PLL2_Config>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	6239      	str	r1, [r7, #32]
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c26:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	d011      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c34:	3308      	adds	r3, #8
 8007c36:	2101      	movs	r1, #1
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f001 f97d 	bl	8008f38 <RCCEx_PLL2_Config>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d003      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	61b9      	str	r1, [r7, #24]
 8007c60:	f003 0304 	and.w	r3, r3, #4
 8007c64:	61fb      	str	r3, [r7, #28]
 8007c66:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	d011      	beq.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c74:	3308      	adds	r3, #8
 8007c76:	2102      	movs	r1, #2
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 f95d 	bl	8008f38 <RCCEx_PLL2_Config>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d003      	beq.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	6139      	str	r1, [r7, #16]
 8007ca0:	f003 0308 	and.w	r3, r3, #8
 8007ca4:	617b      	str	r3, [r7, #20]
 8007ca6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007caa:	460b      	mov	r3, r1
 8007cac:	4313      	orrs	r3, r2
 8007cae:	d011      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb4:	3328      	adds	r3, #40	@ 0x28
 8007cb6:	2100      	movs	r1, #0
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f001 f9ef 	bl	800909c <RCCEx_PLL3_Config>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007cc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d003      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ccc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cdc:	2100      	movs	r1, #0
 8007cde:	60b9      	str	r1, [r7, #8]
 8007ce0:	f003 0310 	and.w	r3, r3, #16
 8007ce4:	60fb      	str	r3, [r7, #12]
 8007ce6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007cea:	460b      	mov	r3, r1
 8007cec:	4313      	orrs	r3, r2
 8007cee:	d011      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf4:	3328      	adds	r3, #40	@ 0x28
 8007cf6:	2101      	movs	r1, #1
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f001 f9cf 	bl	800909c <RCCEx_PLL3_Config>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	6039      	str	r1, [r7, #0]
 8007d20:	f003 0320 	and.w	r3, r3, #32
 8007d24:	607b      	str	r3, [r7, #4]
 8007d26:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	d011      	beq.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d34:	3328      	adds	r3, #40	@ 0x28
 8007d36:	2102      	movs	r1, #2
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f001 f9af 	bl	800909c <RCCEx_PLL3_Config>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d003      	beq.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007d54:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d101      	bne.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	e000      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d6e:	bf00      	nop
 8007d70:	58024400 	.word	0x58024400

08007d74 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b090      	sub	sp, #64	@ 0x40
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007d7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d82:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007d86:	430b      	orrs	r3, r1
 8007d88:	f040 8094 	bne.w	8007eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007d8c:	4b9b      	ldr	r3, [pc, #620]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	f200 8087 	bhi.w	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007da4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da4:	08007db9 	.word	0x08007db9
 8007da8:	08007de1 	.word	0x08007de1
 8007dac:	08007e09 	.word	0x08007e09
 8007db0:	08007ea5 	.word	0x08007ea5
 8007db4:	08007e31 	.word	0x08007e31
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007db8:	4b90      	ldr	r3, [pc, #576]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dc4:	d108      	bne.n	8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f000 ff62 	bl	8008c94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dd4:	f000 bc93 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ddc:	f000 bc8f 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007de0:	4b86      	ldr	r3, [pc, #536]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007de8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dec:	d108      	bne.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dee:	f107 0318 	add.w	r3, r7, #24
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 fca6 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dfc:	f000 bc7f 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e00:	2300      	movs	r3, #0
 8007e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e04:	f000 bc7b 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e08:	4b7c      	ldr	r3, [pc, #496]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e14:	d108      	bne.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e16:	f107 030c 	add.w	r3, r7, #12
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 fde6 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e24:	f000 bc6b 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e2c:	f000 bc67 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e30:	4b72      	ldr	r3, [pc, #456]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e38:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e3a:	4b70      	ldr	r3, [pc, #448]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0304 	and.w	r3, r3, #4
 8007e42:	2b04      	cmp	r3, #4
 8007e44:	d10c      	bne.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d109      	bne.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e4c:	4b6b      	ldr	r3, [pc, #428]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	08db      	lsrs	r3, r3, #3
 8007e52:	f003 0303 	and.w	r3, r3, #3
 8007e56:	4a6a      	ldr	r2, [pc, #424]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007e58:	fa22 f303 	lsr.w	r3, r2, r3
 8007e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e5e:	e01f      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e60:	4b66      	ldr	r3, [pc, #408]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e6c:	d106      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e74:	d102      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007e76:	4b63      	ldr	r3, [pc, #396]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e7a:	e011      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e7c:	4b5f      	ldr	r3, [pc, #380]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e88:	d106      	bne.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e90:	d102      	bne.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007e92:	4b5d      	ldr	r3, [pc, #372]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e96:	e003      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007e9c:	f000 bc2f 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ea0:	f000 bc2d 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007ea4:	4b59      	ldr	r3, [pc, #356]	@ (800800c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ea8:	f000 bc29 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8007eac:	2300      	movs	r3, #0
 8007eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007eb0:	f000 bc25 	b.w	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007eb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007eb8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007ebc:	430b      	orrs	r3, r1
 8007ebe:	f040 80a7 	bne.w	8008010 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007ec2:	4b4e      	ldr	r3, [pc, #312]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007eca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ece:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ed2:	d054      	beq.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8007ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007eda:	f200 808b 	bhi.w	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ee4:	f000 8083 	beq.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007eee:	f200 8081 	bhi.w	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ef8:	d02f      	beq.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f00:	d878      	bhi.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8007f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f0e:	d012      	beq.n	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8007f10:	e070      	b.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f12:	4b3a      	ldr	r3, [pc, #232]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f1e:	d107      	bne.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f24:	4618      	mov	r0, r3
 8007f26:	f000 feb5 	bl	8008c94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f2e:	e3e6      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f30:	2300      	movs	r3, #0
 8007f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f34:	e3e3      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f36:	4b31      	ldr	r3, [pc, #196]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f42:	d107      	bne.n	8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f44:	f107 0318 	add.w	r3, r7, #24
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f000 fbfb 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f52:	e3d4      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f54:	2300      	movs	r3, #0
 8007f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f58:	e3d1      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f5a:	4b28      	ldr	r3, [pc, #160]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f66:	d107      	bne.n	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f68:	f107 030c 	add.w	r3, r7, #12
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f000 fd3d 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f76:	e3c2      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f7c:	e3bf      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007f86:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f88:	4b1c      	ldr	r3, [pc, #112]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d10c      	bne.n	8007fae <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8007f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d109      	bne.n	8007fae <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f9a:	4b18      	ldr	r3, [pc, #96]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	08db      	lsrs	r3, r3, #3
 8007fa0:	f003 0303 	and.w	r3, r3, #3
 8007fa4:	4a16      	ldr	r2, [pc, #88]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8007faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fac:	e01e      	b.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007fae:	4b13      	ldr	r3, [pc, #76]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fba:	d106      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8007fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fc2:	d102      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fc8:	e010      	b.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007fca:	4b0c      	ldr	r3, [pc, #48]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fd6:	d106      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fde:	d102      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007fe0:	4b09      	ldr	r3, [pc, #36]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fe4:	e002      	b.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007fea:	e388      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007fec:	e387      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007fee:	4b07      	ldr	r3, [pc, #28]	@ (800800c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ff2:	e384      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ff8:	e381      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ffa:	bf00      	nop
 8007ffc:	58024400 	.word	0x58024400
 8008000:	03d09000 	.word	0x03d09000
 8008004:	003d0900 	.word	0x003d0900
 8008008:	007a1200 	.word	0x007a1200
 800800c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008014:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008018:	430b      	orrs	r3, r1
 800801a:	f040 809c 	bne.w	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800801e:	4b9e      	ldr	r3, [pc, #632]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008022:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008026:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800802e:	d054      	beq.n	80080da <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008036:	f200 808b 	bhi.w	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800803a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008040:	f000 8083 	beq.w	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008046:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800804a:	f200 8081 	bhi.w	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008050:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008054:	d02f      	beq.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800805c:	d878      	bhi.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800805e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008060:	2b00      	cmp	r3, #0
 8008062:	d004      	beq.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008066:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800806a:	d012      	beq.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800806c:	e070      	b.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800806e:	4b8a      	ldr	r3, [pc, #552]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008076:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800807a:	d107      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800807c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008080:	4618      	mov	r0, r3
 8008082:	f000 fe07 	bl	8008c94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800808a:	e338      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800808c:	2300      	movs	r3, #0
 800808e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008090:	e335      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008092:	4b81      	ldr	r3, [pc, #516]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800809a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800809e:	d107      	bne.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080a0:	f107 0318 	add.w	r3, r7, #24
 80080a4:	4618      	mov	r0, r3
 80080a6:	f000 fb4d 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080ae:	e326      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80080b0:	2300      	movs	r3, #0
 80080b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080b4:	e323      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80080b6:	4b78      	ldr	r3, [pc, #480]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080c2:	d107      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080c4:	f107 030c 	add.w	r3, r7, #12
 80080c8:	4618      	mov	r0, r3
 80080ca:	f000 fc8f 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080d2:	e314      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80080d4:	2300      	movs	r3, #0
 80080d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080d8:	e311      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80080da:	4b6f      	ldr	r3, [pc, #444]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80080e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80080e4:	4b6c      	ldr	r3, [pc, #432]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 0304 	and.w	r3, r3, #4
 80080ec:	2b04      	cmp	r3, #4
 80080ee:	d10c      	bne.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80080f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d109      	bne.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80080f6:	4b68      	ldr	r3, [pc, #416]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	08db      	lsrs	r3, r3, #3
 80080fc:	f003 0303 	and.w	r3, r3, #3
 8008100:	4a66      	ldr	r2, [pc, #408]	@ (800829c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008102:	fa22 f303 	lsr.w	r3, r2, r3
 8008106:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008108:	e01e      	b.n	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800810a:	4b63      	ldr	r3, [pc, #396]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008116:	d106      	bne.n	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800811a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800811e:	d102      	bne.n	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008120:	4b5f      	ldr	r3, [pc, #380]	@ (80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008122:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008124:	e010      	b.n	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008126:	4b5c      	ldr	r3, [pc, #368]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800812e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008132:	d106      	bne.n	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008136:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800813a:	d102      	bne.n	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800813c:	4b59      	ldr	r3, [pc, #356]	@ (80082a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800813e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008140:	e002      	b.n	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008142:	2300      	movs	r3, #0
 8008144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008146:	e2da      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008148:	e2d9      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800814a:	4b57      	ldr	r3, [pc, #348]	@ (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800814c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800814e:	e2d6      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008150:	2300      	movs	r3, #0
 8008152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008154:	e2d3      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008156:	e9d7 2300 	ldrd	r2, r3, [r7]
 800815a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800815e:	430b      	orrs	r3, r1
 8008160:	f040 80a7 	bne.w	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008164:	4b4c      	ldr	r3, [pc, #304]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008168:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800816c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800816e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008170:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008174:	d055      	beq.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8008176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008178:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800817c:	f200 8096 	bhi.w	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008182:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008186:	f000 8084 	beq.w	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800818a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008190:	f200 808c 	bhi.w	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008196:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800819a:	d030      	beq.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800819c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800819e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081a2:	f200 8083 	bhi.w	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80081a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d004      	beq.n	80081b6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80081ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081b2:	d012      	beq.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80081b4:	e07a      	b.n	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80081b6:	4b38      	ldr	r3, [pc, #224]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081c2:	d107      	bne.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80081c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081c8:	4618      	mov	r0, r3
 80081ca:	f000 fd63 	bl	8008c94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80081ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081d2:	e294      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80081d4:	2300      	movs	r3, #0
 80081d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d8:	e291      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081da:	4b2f      	ldr	r3, [pc, #188]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081e6:	d107      	bne.n	80081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081e8:	f107 0318 	add.w	r3, r7, #24
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 faa9 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081f6:	e282      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80081f8:	2300      	movs	r3, #0
 80081fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081fc:	e27f      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80081fe:	4b26      	ldr	r3, [pc, #152]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008206:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800820a:	d107      	bne.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800820c:	f107 030c 	add.w	r3, r7, #12
 8008210:	4618      	mov	r0, r3
 8008212:	f000 fbeb 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800821a:	e270      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800821c:	2300      	movs	r3, #0
 800821e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008220:	e26d      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008222:	4b1d      	ldr	r3, [pc, #116]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008226:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800822a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800822c:	4b1a      	ldr	r3, [pc, #104]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0304 	and.w	r3, r3, #4
 8008234:	2b04      	cmp	r3, #4
 8008236:	d10c      	bne.n	8008252 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800823a:	2b00      	cmp	r3, #0
 800823c:	d109      	bne.n	8008252 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800823e:	4b16      	ldr	r3, [pc, #88]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	08db      	lsrs	r3, r3, #3
 8008244:	f003 0303 	and.w	r3, r3, #3
 8008248:	4a14      	ldr	r2, [pc, #80]	@ (800829c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800824a:	fa22 f303 	lsr.w	r3, r2, r3
 800824e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008250:	e01e      	b.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008252:	4b11      	ldr	r3, [pc, #68]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800825a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800825e:	d106      	bne.n	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008262:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008266:	d102      	bne.n	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008268:	4b0d      	ldr	r3, [pc, #52]	@ (80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800826a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800826c:	e010      	b.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800826e:	4b0a      	ldr	r3, [pc, #40]	@ (8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008276:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800827a:	d106      	bne.n	800828a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800827c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800827e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008282:	d102      	bne.n	800828a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008284:	4b07      	ldr	r3, [pc, #28]	@ (80082a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008286:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008288:	e002      	b.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800828e:	e236      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008290:	e235      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008292:	4b05      	ldr	r3, [pc, #20]	@ (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008296:	e232      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008298:	58024400 	.word	0x58024400
 800829c:	03d09000 	.word	0x03d09000
 80082a0:	003d0900 	.word	0x003d0900
 80082a4:	007a1200 	.word	0x007a1200
 80082a8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80082ac:	2300      	movs	r3, #0
 80082ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082b0:	e225      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80082b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082b6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80082ba:	430b      	orrs	r3, r1
 80082bc:	f040 8085 	bne.w	80083ca <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80082c0:	4b9c      	ldr	r3, [pc, #624]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80082c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082c4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80082c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80082ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80082d0:	d06b      	beq.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80082d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80082d8:	d874      	bhi.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082e0:	d056      	beq.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80082e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082e8:	d86c      	bhi.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80082f0:	d03b      	beq.n	800836a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80082f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80082f8:	d864      	bhi.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008300:	d021      	beq.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008304:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008308:	d85c      	bhi.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800830a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800830c:	2b00      	cmp	r3, #0
 800830e:	d004      	beq.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008316:	d004      	beq.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008318:	e054      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800831a:	f7fe fb1d 	bl	8006958 <HAL_RCC_GetPCLK1Freq>
 800831e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008320:	e1ed      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008322:	4b84      	ldr	r3, [pc, #528]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800832a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800832e:	d107      	bne.n	8008340 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008330:	f107 0318 	add.w	r3, r7, #24
 8008334:	4618      	mov	r0, r3
 8008336:	f000 fa05 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800833e:	e1de      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008340:	2300      	movs	r3, #0
 8008342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008344:	e1db      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008346:	4b7b      	ldr	r3, [pc, #492]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800834e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008352:	d107      	bne.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008354:	f107 030c 	add.w	r3, r7, #12
 8008358:	4618      	mov	r0, r3
 800835a:	f000 fb47 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008362:	e1cc      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008364:	2300      	movs	r3, #0
 8008366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008368:	e1c9      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800836a:	4b72      	ldr	r3, [pc, #456]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 0304 	and.w	r3, r3, #4
 8008372:	2b04      	cmp	r3, #4
 8008374:	d109      	bne.n	800838a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008376:	4b6f      	ldr	r3, [pc, #444]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	08db      	lsrs	r3, r3, #3
 800837c:	f003 0303 	and.w	r3, r3, #3
 8008380:	4a6d      	ldr	r2, [pc, #436]	@ (8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008382:	fa22 f303 	lsr.w	r3, r2, r3
 8008386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008388:	e1b9      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800838a:	2300      	movs	r3, #0
 800838c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800838e:	e1b6      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008390:	4b68      	ldr	r3, [pc, #416]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008398:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800839c:	d102      	bne.n	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800839e:	4b67      	ldr	r3, [pc, #412]	@ (800853c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80083a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083a2:	e1ac      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80083a4:	2300      	movs	r3, #0
 80083a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083a8:	e1a9      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80083aa:	4b62      	ldr	r3, [pc, #392]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083b6:	d102      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80083b8:	4b61      	ldr	r3, [pc, #388]	@ (8008540 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083bc:	e19f      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80083be:	2300      	movs	r3, #0
 80083c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c2:	e19c      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80083c4:	2300      	movs	r3, #0
 80083c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c8:	e199      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80083ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083ce:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80083d2:	430b      	orrs	r3, r1
 80083d4:	d173      	bne.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80083d6:	4b57      	ldr	r3, [pc, #348]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80083de:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80083e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083e6:	d02f      	beq.n	8008448 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80083e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083ee:	d863      	bhi.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80083f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d004      	beq.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80083f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083fc:	d012      	beq.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80083fe:	e05b      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008400:	4b4c      	ldr	r3, [pc, #304]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008408:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800840c:	d107      	bne.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800840e:	f107 0318 	add.w	r3, r7, #24
 8008412:	4618      	mov	r0, r3
 8008414:	f000 f996 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800841c:	e16f      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008422:	e16c      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008424:	4b43      	ldr	r3, [pc, #268]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800842c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008430:	d107      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008432:	f107 030c 	add.w	r3, r7, #12
 8008436:	4618      	mov	r0, r3
 8008438:	f000 fad8 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008440:	e15d      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008442:	2300      	movs	r3, #0
 8008444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008446:	e15a      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008448:	4b3a      	ldr	r3, [pc, #232]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800844a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800844c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008450:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008452:	4b38      	ldr	r3, [pc, #224]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f003 0304 	and.w	r3, r3, #4
 800845a:	2b04      	cmp	r3, #4
 800845c:	d10c      	bne.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800845e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008460:	2b00      	cmp	r3, #0
 8008462:	d109      	bne.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008464:	4b33      	ldr	r3, [pc, #204]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	08db      	lsrs	r3, r3, #3
 800846a:	f003 0303 	and.w	r3, r3, #3
 800846e:	4a32      	ldr	r2, [pc, #200]	@ (8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008470:	fa22 f303 	lsr.w	r3, r2, r3
 8008474:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008476:	e01e      	b.n	80084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008478:	4b2e      	ldr	r3, [pc, #184]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008484:	d106      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008488:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800848c:	d102      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800848e:	4b2b      	ldr	r3, [pc, #172]	@ (800853c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008490:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008492:	e010      	b.n	80084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008494:	4b27      	ldr	r3, [pc, #156]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800849c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084a0:	d106      	bne.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80084a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084a8:	d102      	bne.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80084aa:	4b25      	ldr	r3, [pc, #148]	@ (8008540 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80084ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084ae:	e002      	b.n	80084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80084b0:	2300      	movs	r3, #0
 80084b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80084b4:	e123      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80084b6:	e122      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80084b8:	2300      	movs	r3, #0
 80084ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084bc:	e11f      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80084be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084c2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80084c6:	430b      	orrs	r3, r1
 80084c8:	d13c      	bne.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80084ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80084cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084d2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80084d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d004      	beq.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80084da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084e0:	d012      	beq.n	8008508 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80084e2:	e023      	b.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084e4:	4b13      	ldr	r3, [pc, #76]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084f0:	d107      	bne.n	8008502 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084f6:	4618      	mov	r0, r3
 80084f8:	f000 fbcc 	bl	8008c94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008500:	e0fd      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008502:	2300      	movs	r3, #0
 8008504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008506:	e0fa      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008508:	4b0a      	ldr	r3, [pc, #40]	@ (8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008510:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008514:	d107      	bne.n	8008526 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008516:	f107 0318 	add.w	r3, r7, #24
 800851a:	4618      	mov	r0, r3
 800851c:	f000 f912 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008520:	6a3b      	ldr	r3, [r7, #32]
 8008522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008524:	e0eb      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008526:	2300      	movs	r3, #0
 8008528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800852a:	e0e8      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800852c:	2300      	movs	r3, #0
 800852e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008530:	e0e5      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008532:	bf00      	nop
 8008534:	58024400 	.word	0x58024400
 8008538:	03d09000 	.word	0x03d09000
 800853c:	003d0900 	.word	0x003d0900
 8008540:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008548:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800854c:	430b      	orrs	r3, r1
 800854e:	f040 8085 	bne.w	800865c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008552:	4b6d      	ldr	r3, [pc, #436]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008556:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800855a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800855c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008562:	d06b      	beq.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008566:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800856a:	d874      	bhi.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800856c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800856e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008572:	d056      	beq.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800857a:	d86c      	bhi.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800857c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008582:	d03b      	beq.n	80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008586:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800858a:	d864      	bhi.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800858c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008592:	d021      	beq.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008596:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800859a:	d85c      	bhi.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800859c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d004      	beq.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 80085a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085a8:	d004      	beq.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80085aa:	e054      	b.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80085ac:	f000 f8b4 	bl	8008718 <HAL_RCCEx_GetD3PCLK1Freq>
 80085b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085b2:	e0a4      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085b4:	4b54      	ldr	r3, [pc, #336]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085c0:	d107      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085c2:	f107 0318 	add.w	r3, r7, #24
 80085c6:	4618      	mov	r0, r3
 80085c8:	f000 f8bc 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085d0:	e095      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085d2:	2300      	movs	r3, #0
 80085d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d6:	e092      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80085d8:	4b4b      	ldr	r3, [pc, #300]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085e4:	d107      	bne.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085e6:	f107 030c 	add.w	r3, r7, #12
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 f9fe 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085f4:	e083      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085f6:	2300      	movs	r3, #0
 80085f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085fa:	e080      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085fc:	4b42      	ldr	r3, [pc, #264]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 0304 	and.w	r3, r3, #4
 8008604:	2b04      	cmp	r3, #4
 8008606:	d109      	bne.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008608:	4b3f      	ldr	r3, [pc, #252]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	08db      	lsrs	r3, r3, #3
 800860e:	f003 0303 	and.w	r3, r3, #3
 8008612:	4a3e      	ldr	r2, [pc, #248]	@ (800870c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008614:	fa22 f303 	lsr.w	r3, r2, r3
 8008618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800861a:	e070      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008620:	e06d      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008622:	4b39      	ldr	r3, [pc, #228]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800862a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800862e:	d102      	bne.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008630:	4b37      	ldr	r3, [pc, #220]	@ (8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008634:	e063      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008636:	2300      	movs	r3, #0
 8008638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800863a:	e060      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800863c:	4b32      	ldr	r3, [pc, #200]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008644:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008648:	d102      	bne.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800864a:	4b32      	ldr	r3, [pc, #200]	@ (8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800864c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800864e:	e056      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008650:	2300      	movs	r3, #0
 8008652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008654:	e053      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008656:	2300      	movs	r3, #0
 8008658:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800865a:	e050      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800865c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008660:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008664:	430b      	orrs	r3, r1
 8008666:	d148      	bne.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008668:	4b27      	ldr	r3, [pc, #156]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800866a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800866c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008670:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008674:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008678:	d02a      	beq.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800867a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800867c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008680:	d838      	bhi.n	80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008684:	2b00      	cmp	r3, #0
 8008686:	d004      	beq.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800868e:	d00d      	beq.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008690:	e030      	b.n	80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008692:	4b1d      	ldr	r3, [pc, #116]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800869a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800869e:	d102      	bne.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 80086a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80086a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086a4:	e02b      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086a6:	2300      	movs	r3, #0
 80086a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086aa:	e028      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80086ac:	4b16      	ldr	r3, [pc, #88]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086b8:	d107      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086be:	4618      	mov	r0, r3
 80086c0:	f000 fae8 	bl	8008c94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086c8:	e019      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086ca:	2300      	movs	r3, #0
 80086cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ce:	e016      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086d0:	4b0d      	ldr	r3, [pc, #52]	@ (8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086dc:	d107      	bne.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086de:	f107 0318 	add.w	r3, r7, #24
 80086e2:	4618      	mov	r0, r3
 80086e4:	f000 f82e 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086ec:	e007      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086ee:	2300      	movs	r3, #0
 80086f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086f2:	e004      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086f8:	e001      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80086fa:	2300      	movs	r3, #0
 80086fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80086fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008700:	4618      	mov	r0, r3
 8008702:	3740      	adds	r7, #64	@ 0x40
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}
 8008708:	58024400 	.word	0x58024400
 800870c:	03d09000 	.word	0x03d09000
 8008710:	003d0900 	.word	0x003d0900
 8008714:	007a1200 	.word	0x007a1200

08008718 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800871c:	f7fe f8ec 	bl	80068f8 <HAL_RCC_GetHCLKFreq>
 8008720:	4602      	mov	r2, r0
 8008722:	4b06      	ldr	r3, [pc, #24]	@ (800873c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008724:	6a1b      	ldr	r3, [r3, #32]
 8008726:	091b      	lsrs	r3, r3, #4
 8008728:	f003 0307 	and.w	r3, r3, #7
 800872c:	4904      	ldr	r1, [pc, #16]	@ (8008740 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800872e:	5ccb      	ldrb	r3, [r1, r3]
 8008730:	f003 031f 	and.w	r3, r3, #31
 8008734:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008738:	4618      	mov	r0, r3
 800873a:	bd80      	pop	{r7, pc}
 800873c:	58024400 	.word	0x58024400
 8008740:	080228cc 	.word	0x080228cc

08008744 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008744:	b480      	push	{r7}
 8008746:	b089      	sub	sp, #36	@ 0x24
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800874c:	4ba1      	ldr	r3, [pc, #644]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800874e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008750:	f003 0303 	and.w	r3, r3, #3
 8008754:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008756:	4b9f      	ldr	r3, [pc, #636]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800875a:	0b1b      	lsrs	r3, r3, #12
 800875c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008760:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008762:	4b9c      	ldr	r3, [pc, #624]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008766:	091b      	lsrs	r3, r3, #4
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800876e:	4b99      	ldr	r3, [pc, #612]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008772:	08db      	lsrs	r3, r3, #3
 8008774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	fb02 f303 	mul.w	r3, r2, r3
 800877e:	ee07 3a90 	vmov	s15, r3
 8008782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008786:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2b00      	cmp	r3, #0
 800878e:	f000 8111 	beq.w	80089b4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	2b02      	cmp	r3, #2
 8008796:	f000 8083 	beq.w	80088a0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800879a:	69bb      	ldr	r3, [r7, #24]
 800879c:	2b02      	cmp	r3, #2
 800879e:	f200 80a1 	bhi.w	80088e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d003      	beq.n	80087b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80087a8:	69bb      	ldr	r3, [r7, #24]
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d056      	beq.n	800885c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80087ae:	e099      	b.n	80088e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80087b0:	4b88      	ldr	r3, [pc, #544]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 0320 	and.w	r3, r3, #32
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d02d      	beq.n	8008818 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087bc:	4b85      	ldr	r3, [pc, #532]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	08db      	lsrs	r3, r3, #3
 80087c2:	f003 0303 	and.w	r3, r3, #3
 80087c6:	4a84      	ldr	r2, [pc, #528]	@ (80089d8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80087c8:	fa22 f303 	lsr.w	r3, r2, r3
 80087cc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	ee07 3a90 	vmov	s15, r3
 80087d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	ee07 3a90 	vmov	s15, r3
 80087de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087e6:	4b7b      	ldr	r3, [pc, #492]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ee:	ee07 3a90 	vmov	s15, r3
 80087f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80087fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80089dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800880a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800880e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008812:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008816:	e087      	b.n	8008928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	ee07 3a90 	vmov	s15, r3
 800881e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008822:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80089e0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800882a:	4b6a      	ldr	r3, [pc, #424]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800882c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008832:	ee07 3a90 	vmov	s15, r3
 8008836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800883a:	ed97 6a03 	vldr	s12, [r7, #12]
 800883e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80089dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800884a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800884e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008856:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800885a:	e065      	b.n	8008928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	ee07 3a90 	vmov	s15, r3
 8008862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008866:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80089e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800886a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800886e:	4b59      	ldr	r3, [pc, #356]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008876:	ee07 3a90 	vmov	s15, r3
 800887a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800887e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008882:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80089dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800888a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800888e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800889a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800889e:	e043      	b.n	8008928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	ee07 3a90 	vmov	s15, r3
 80088a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80089e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80088ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088b2:	4b48      	ldr	r3, [pc, #288]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088ba:	ee07 3a90 	vmov	s15, r3
 80088be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80088c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80089dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80088e2:	e021      	b.n	8008928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	ee07 3a90 	vmov	s15, r3
 80088ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80089e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80088f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088f6:	4b37      	ldr	r3, [pc, #220]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088fe:	ee07 3a90 	vmov	s15, r3
 8008902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008906:	ed97 6a03 	vldr	s12, [r7, #12]
 800890a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80089dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800890e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800891a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800891e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008922:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008926:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008928:	4b2a      	ldr	r3, [pc, #168]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800892a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800892c:	0a5b      	lsrs	r3, r3, #9
 800892e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008932:	ee07 3a90 	vmov	s15, r3
 8008936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800893a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800893e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008942:	edd7 6a07 	vldr	s13, [r7, #28]
 8008946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800894a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800894e:	ee17 2a90 	vmov	r2, s15
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008956:	4b1f      	ldr	r3, [pc, #124]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800895a:	0c1b      	lsrs	r3, r3, #16
 800895c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008960:	ee07 3a90 	vmov	s15, r3
 8008964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008968:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800896c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008970:	edd7 6a07 	vldr	s13, [r7, #28]
 8008974:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008978:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800897c:	ee17 2a90 	vmov	r2, s15
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008984:	4b13      	ldr	r3, [pc, #76]	@ (80089d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008988:	0e1b      	lsrs	r3, r3, #24
 800898a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800898e:	ee07 3a90 	vmov	s15, r3
 8008992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800899a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800899e:	edd7 6a07 	vldr	s13, [r7, #28]
 80089a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80089aa:	ee17 2a90 	vmov	r2, s15
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80089b2:	e008      	b.n	80089c6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	609a      	str	r2, [r3, #8]
}
 80089c6:	bf00      	nop
 80089c8:	3724      	adds	r7, #36	@ 0x24
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	58024400 	.word	0x58024400
 80089d8:	03d09000 	.word	0x03d09000
 80089dc:	46000000 	.word	0x46000000
 80089e0:	4c742400 	.word	0x4c742400
 80089e4:	4a742400 	.word	0x4a742400
 80089e8:	4af42400 	.word	0x4af42400

080089ec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b089      	sub	sp, #36	@ 0x24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089f4:	4ba1      	ldr	r3, [pc, #644]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089f8:	f003 0303 	and.w	r3, r3, #3
 80089fc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80089fe:	4b9f      	ldr	r3, [pc, #636]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a02:	0d1b      	lsrs	r3, r3, #20
 8008a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008a08:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008a0a:	4b9c      	ldr	r3, [pc, #624]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0e:	0a1b      	lsrs	r3, r3, #8
 8008a10:	f003 0301 	and.w	r3, r3, #1
 8008a14:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008a16:	4b99      	ldr	r3, [pc, #612]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a1a:	08db      	lsrs	r3, r3, #3
 8008a1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	fb02 f303 	mul.w	r3, r2, r3
 8008a26:	ee07 3a90 	vmov	s15, r3
 8008a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 8111 	beq.w	8008c5c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	f000 8083 	beq.w	8008b48 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	2b02      	cmp	r3, #2
 8008a46:	f200 80a1 	bhi.w	8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d003      	beq.n	8008a58 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d056      	beq.n	8008b04 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008a56:	e099      	b.n	8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a58:	4b88      	ldr	r3, [pc, #544]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 0320 	and.w	r3, r3, #32
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d02d      	beq.n	8008ac0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a64:	4b85      	ldr	r3, [pc, #532]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	08db      	lsrs	r3, r3, #3
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	4a84      	ldr	r2, [pc, #528]	@ (8008c80 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008a70:	fa22 f303 	lsr.w	r3, r2, r3
 8008a74:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	ee07 3a90 	vmov	s15, r3
 8008a7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	ee07 3a90 	vmov	s15, r3
 8008a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a8e:	4b7b      	ldr	r3, [pc, #492]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a96:	ee07 3a90 	vmov	s15, r3
 8008a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008aa2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008abe:	e087      	b.n	8008bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	ee07 3a90 	vmov	s15, r3
 8008ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008c88 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ad2:	4b6a      	ldr	r3, [pc, #424]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ada:	ee07 3a90 	vmov	s15, r3
 8008ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ae2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ae6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008afe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b02:	e065      	b.n	8008bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	ee07 3a90 	vmov	s15, r3
 8008b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008c8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b16:	4b59      	ldr	r3, [pc, #356]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b1e:	ee07 3a90 	vmov	s15, r3
 8008b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b46:	e043      	b.n	8008bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	ee07 3a90 	vmov	s15, r3
 8008b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008c90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b5a:	4b48      	ldr	r3, [pc, #288]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b62:	ee07 3a90 	vmov	s15, r3
 8008b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b8a:	e021      	b.n	8008bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	ee07 3a90 	vmov	s15, r3
 8008b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008c8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b9e:	4b37      	ldr	r3, [pc, #220]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ba6:	ee07 3a90 	vmov	s15, r3
 8008baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008bce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd4:	0a5b      	lsrs	r3, r3, #9
 8008bd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bda:	ee07 3a90 	vmov	s15, r3
 8008bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008be2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008be6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008bea:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bf6:	ee17 2a90 	vmov	r2, s15
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c02:	0c1b      	lsrs	r3, r3, #16
 8008c04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c08:	ee07 3a90 	vmov	s15, r3
 8008c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008c14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c18:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c24:	ee17 2a90 	vmov	r2, s15
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008c2c:	4b13      	ldr	r3, [pc, #76]	@ (8008c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c30:	0e1b      	lsrs	r3, r3, #24
 8008c32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008c42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c46:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c52:	ee17 2a90 	vmov	r2, s15
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008c5a:	e008      	b.n	8008c6e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	609a      	str	r2, [r3, #8]
}
 8008c6e:	bf00      	nop
 8008c70:	3724      	adds	r7, #36	@ 0x24
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	58024400 	.word	0x58024400
 8008c80:	03d09000 	.word	0x03d09000
 8008c84:	46000000 	.word	0x46000000
 8008c88:	4c742400 	.word	0x4c742400
 8008c8c:	4a742400 	.word	0x4a742400
 8008c90:	4af42400 	.word	0x4af42400

08008c94 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b089      	sub	sp, #36	@ 0x24
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c9c:	4ba0      	ldr	r3, [pc, #640]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ca0:	f003 0303 	and.w	r3, r3, #3
 8008ca4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008ca6:	4b9e      	ldr	r3, [pc, #632]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008caa:	091b      	lsrs	r3, r3, #4
 8008cac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008cb0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008cb2:	4b9b      	ldr	r3, [pc, #620]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cb6:	f003 0301 	and.w	r3, r3, #1
 8008cba:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008cbc:	4b98      	ldr	r3, [pc, #608]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc0:	08db      	lsrs	r3, r3, #3
 8008cc2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	fb02 f303 	mul.w	r3, r2, r3
 8008ccc:	ee07 3a90 	vmov	s15, r3
 8008cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cd4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 8111 	beq.w	8008f02 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	f000 8083 	beq.w	8008dee <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	2b02      	cmp	r3, #2
 8008cec:	f200 80a1 	bhi.w	8008e32 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d003      	beq.n	8008cfe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d056      	beq.n	8008daa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008cfc:	e099      	b.n	8008e32 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008cfe:	4b88      	ldr	r3, [pc, #544]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f003 0320 	and.w	r3, r3, #32
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d02d      	beq.n	8008d66 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d0a:	4b85      	ldr	r3, [pc, #532]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	08db      	lsrs	r3, r3, #3
 8008d10:	f003 0303 	and.w	r3, r3, #3
 8008d14:	4a83      	ldr	r2, [pc, #524]	@ (8008f24 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008d16:	fa22 f303 	lsr.w	r3, r2, r3
 8008d1a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	ee07 3a90 	vmov	s15, r3
 8008d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	ee07 3a90 	vmov	s15, r3
 8008d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d34:	4b7a      	ldr	r3, [pc, #488]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d3c:	ee07 3a90 	vmov	s15, r3
 8008d40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d44:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d48:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008f28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d60:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008d64:	e087      	b.n	8008e76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	ee07 3a90 	vmov	s15, r3
 8008d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d70:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008f2c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008d74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d78:	4b69      	ldr	r3, [pc, #420]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d80:	ee07 3a90 	vmov	s15, r3
 8008d84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d88:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d8c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008f28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008da8:	e065      	b.n	8008e76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	ee07 3a90 	vmov	s15, r3
 8008db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008f30 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008db8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dbc:	4b58      	ldr	r3, [pc, #352]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc4:	ee07 3a90 	vmov	s15, r3
 8008dc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dcc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dd0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008f28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008dd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ddc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008de8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008dec:	e043      	b.n	8008e76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	ee07 3a90 	vmov	s15, r3
 8008df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008df8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008f34 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008dfc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e00:	4b47      	ldr	r3, [pc, #284]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e08:	ee07 3a90 	vmov	s15, r3
 8008e0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e10:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e14:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008f28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008e18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e2c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e30:	e021      	b.n	8008e76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	ee07 3a90 	vmov	s15, r3
 8008e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e3c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008f2c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008e40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e44:	4b36      	ldr	r3, [pc, #216]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e4c:	ee07 3a90 	vmov	s15, r3
 8008e50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e54:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e58:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008f28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008e5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e70:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e74:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008e76:	4b2a      	ldr	r3, [pc, #168]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e7a:	0a5b      	lsrs	r3, r3, #9
 8008e7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e80:	ee07 3a90 	vmov	s15, r3
 8008e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e90:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e9c:	ee17 2a90 	vmov	r2, s15
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008ea4:	4b1e      	ldr	r3, [pc, #120]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ea8:	0c1b      	lsrs	r3, r3, #16
 8008eaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008eae:	ee07 3a90 	vmov	s15, r3
 8008eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008eba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ebe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008eca:	ee17 2a90 	vmov	r2, s15
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008ed2:	4b13      	ldr	r3, [pc, #76]	@ (8008f20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ed6:	0e1b      	lsrs	r3, r3, #24
 8008ed8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008edc:	ee07 3a90 	vmov	s15, r3
 8008ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ee4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ee8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ef8:	ee17 2a90 	vmov	r2, s15
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008f00:	e008      	b.n	8008f14 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	609a      	str	r2, [r3, #8]
}
 8008f14:	bf00      	nop
 8008f16:	3724      	adds	r7, #36	@ 0x24
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr
 8008f20:	58024400 	.word	0x58024400
 8008f24:	03d09000 	.word	0x03d09000
 8008f28:	46000000 	.word	0x46000000
 8008f2c:	4c742400 	.word	0x4c742400
 8008f30:	4a742400 	.word	0x4a742400
 8008f34:	4af42400 	.word	0x4af42400

08008f38 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008f42:	2300      	movs	r3, #0
 8008f44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f46:	4b53      	ldr	r3, [pc, #332]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f4a:	f003 0303 	and.w	r3, r3, #3
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d101      	bne.n	8008f56 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008f52:	2301      	movs	r3, #1
 8008f54:	e099      	b.n	800908a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008f56:	4b4f      	ldr	r3, [pc, #316]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a4e      	ldr	r2, [pc, #312]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008f5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f62:	f7f8 feb9 	bl	8001cd8 <HAL_GetTick>
 8008f66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f68:	e008      	b.n	8008f7c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f6a:	f7f8 feb5 	bl	8001cd8 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d901      	bls.n	8008f7c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e086      	b.n	800908a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f7c:	4b45      	ldr	r3, [pc, #276]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1f0      	bne.n	8008f6a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008f88:	4b42      	ldr	r3, [pc, #264]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f8c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	031b      	lsls	r3, r3, #12
 8008f96:	493f      	ldr	r1, [pc, #252]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	3b01      	subs	r3, #1
 8008fac:	025b      	lsls	r3, r3, #9
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	431a      	orrs	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	041b      	lsls	r3, r3, #16
 8008fba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	061b      	lsls	r3, r3, #24
 8008fc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008fcc:	4931      	ldr	r1, [pc, #196]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008fd2:	4b30      	ldr	r3, [pc, #192]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	695b      	ldr	r3, [r3, #20]
 8008fde:	492d      	ldr	r1, [pc, #180]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fe8:	f023 0220 	bic.w	r2, r3, #32
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	4928      	ldr	r1, [pc, #160]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008ff6:	4b27      	ldr	r3, [pc, #156]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ffa:	4a26      	ldr	r2, [pc, #152]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8008ffc:	f023 0310 	bic.w	r3, r3, #16
 8009000:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009002:	4b24      	ldr	r3, [pc, #144]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8009004:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009006:	4b24      	ldr	r3, [pc, #144]	@ (8009098 <RCCEx_PLL2_Config+0x160>)
 8009008:	4013      	ands	r3, r2
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	69d2      	ldr	r2, [r2, #28]
 800900e:	00d2      	lsls	r2, r2, #3
 8009010:	4920      	ldr	r1, [pc, #128]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8009012:	4313      	orrs	r3, r2
 8009014:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009016:	4b1f      	ldr	r3, [pc, #124]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8009018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901a:	4a1e      	ldr	r2, [pc, #120]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800901c:	f043 0310 	orr.w	r3, r3, #16
 8009020:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d106      	bne.n	8009036 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009028:	4b1a      	ldr	r3, [pc, #104]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800902a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902c:	4a19      	ldr	r2, [pc, #100]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800902e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009032:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009034:	e00f      	b.n	8009056 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d106      	bne.n	800904a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800903c:	4b15      	ldr	r3, [pc, #84]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800903e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009040:	4a14      	ldr	r2, [pc, #80]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8009042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009046:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009048:	e005      	b.n	8009056 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800904a:	4b12      	ldr	r3, [pc, #72]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800904c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904e:	4a11      	ldr	r2, [pc, #68]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8009050:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009054:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009056:	4b0f      	ldr	r3, [pc, #60]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a0e      	ldr	r2, [pc, #56]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800905c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009060:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009062:	f7f8 fe39 	bl	8001cd8 <HAL_GetTick>
 8009066:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009068:	e008      	b.n	800907c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800906a:	f7f8 fe35 	bl	8001cd8 <HAL_GetTick>
 800906e:	4602      	mov	r2, r0
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	2b02      	cmp	r3, #2
 8009076:	d901      	bls.n	800907c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009078:	2303      	movs	r3, #3
 800907a:	e006      	b.n	800908a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800907c:	4b05      	ldr	r3, [pc, #20]	@ (8009094 <RCCEx_PLL2_Config+0x15c>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009084:	2b00      	cmp	r3, #0
 8009086:	d0f0      	beq.n	800906a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009088:	7bfb      	ldrb	r3, [r7, #15]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	58024400 	.word	0x58024400
 8009098:	ffff0007 	.word	0xffff0007

0800909c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80090a6:	2300      	movs	r3, #0
 80090a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80090aa:	4b53      	ldr	r3, [pc, #332]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80090ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ae:	f003 0303 	and.w	r3, r3, #3
 80090b2:	2b03      	cmp	r3, #3
 80090b4:	d101      	bne.n	80090ba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e099      	b.n	80091ee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80090ba:	4b4f      	ldr	r3, [pc, #316]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a4e      	ldr	r2, [pc, #312]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80090c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090c6:	f7f8 fe07 	bl	8001cd8 <HAL_GetTick>
 80090ca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80090cc:	e008      	b.n	80090e0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090ce:	f7f8 fe03 	bl	8001cd8 <HAL_GetTick>
 80090d2:	4602      	mov	r2, r0
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d901      	bls.n	80090e0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e086      	b.n	80091ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80090e0:	4b45      	ldr	r3, [pc, #276]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d1f0      	bne.n	80090ce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80090ec:	4b42      	ldr	r3, [pc, #264]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80090ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090f0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	051b      	lsls	r3, r3, #20
 80090fa:	493f      	ldr	r1, [pc, #252]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80090fc:	4313      	orrs	r3, r2
 80090fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	3b01      	subs	r3, #1
 8009106:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	3b01      	subs	r3, #1
 8009110:	025b      	lsls	r3, r3, #9
 8009112:	b29b      	uxth	r3, r3
 8009114:	431a      	orrs	r2, r3
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	3b01      	subs	r3, #1
 800911c:	041b      	lsls	r3, r3, #16
 800911e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009122:	431a      	orrs	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	691b      	ldr	r3, [r3, #16]
 8009128:	3b01      	subs	r3, #1
 800912a:	061b      	lsls	r3, r3, #24
 800912c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009130:	4931      	ldr	r1, [pc, #196]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009132:	4313      	orrs	r3, r2
 8009134:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009136:	4b30      	ldr	r3, [pc, #192]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800913a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	695b      	ldr	r3, [r3, #20]
 8009142:	492d      	ldr	r1, [pc, #180]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009144:	4313      	orrs	r3, r2
 8009146:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009148:	4b2b      	ldr	r3, [pc, #172]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 800914a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800914c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	699b      	ldr	r3, [r3, #24]
 8009154:	4928      	ldr	r1, [pc, #160]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009156:	4313      	orrs	r3, r2
 8009158:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800915a:	4b27      	ldr	r3, [pc, #156]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 800915c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800915e:	4a26      	ldr	r2, [pc, #152]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009160:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009164:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009166:	4b24      	ldr	r3, [pc, #144]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800916a:	4b24      	ldr	r3, [pc, #144]	@ (80091fc <RCCEx_PLL3_Config+0x160>)
 800916c:	4013      	ands	r3, r2
 800916e:	687a      	ldr	r2, [r7, #4]
 8009170:	69d2      	ldr	r2, [r2, #28]
 8009172:	00d2      	lsls	r2, r2, #3
 8009174:	4920      	ldr	r1, [pc, #128]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009176:	4313      	orrs	r3, r2
 8009178:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800917a:	4b1f      	ldr	r3, [pc, #124]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 800917c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800917e:	4a1e      	ldr	r2, [pc, #120]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009184:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d106      	bne.n	800919a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800918c:	4b1a      	ldr	r3, [pc, #104]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 800918e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009190:	4a19      	ldr	r2, [pc, #100]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 8009192:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009196:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009198:	e00f      	b.n	80091ba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	2b01      	cmp	r3, #1
 800919e:	d106      	bne.n	80091ae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80091a0:	4b15      	ldr	r3, [pc, #84]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a4:	4a14      	ldr	r2, [pc, #80]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091a6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80091aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80091ac:	e005      	b.n	80091ba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80091ae:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b2:	4a11      	ldr	r2, [pc, #68]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80091b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80091ba:	4b0f      	ldr	r3, [pc, #60]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a0e      	ldr	r2, [pc, #56]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091c6:	f7f8 fd87 	bl	8001cd8 <HAL_GetTick>
 80091ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80091cc:	e008      	b.n	80091e0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80091ce:	f7f8 fd83 	bl	8001cd8 <HAL_GetTick>
 80091d2:	4602      	mov	r2, r0
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	1ad3      	subs	r3, r2, r3
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d901      	bls.n	80091e0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80091dc:	2303      	movs	r3, #3
 80091de:	e006      	b.n	80091ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80091e0:	4b05      	ldr	r3, [pc, #20]	@ (80091f8 <RCCEx_PLL3_Config+0x15c>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d0f0      	beq.n	80091ce <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80091ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
 80091f6:	bf00      	nop
 80091f8:	58024400 	.word	0x58024400
 80091fc:	ffff0007 	.word	0xffff0007

08009200 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	e049      	b.n	80092a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009218:	b2db      	uxtb	r3, r3
 800921a:	2b00      	cmp	r3, #0
 800921c:	d106      	bne.n	800922c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f841 	bl	80092ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2202      	movs	r2, #2
 8009230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	3304      	adds	r3, #4
 800923c:	4619      	mov	r1, r3
 800923e:	4610      	mov	r0, r2
 8009240:	f000 fc7e 	bl	8009b40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2201      	movs	r2, #1
 8009258:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2201      	movs	r2, #1
 8009260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2201      	movs	r2, #1
 8009268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3708      	adds	r7, #8
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80092ae:	b480      	push	{r7}
 80092b0:	b083      	sub	sp, #12
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80092b6:	bf00      	nop
 80092b8:	370c      	adds	r7, #12
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr
	...

080092c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d001      	beq.n	80092dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	e05e      	b.n	800939a <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2202      	movs	r2, #2
 80092e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68da      	ldr	r2, [r3, #12]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0201 	orr.w	r2, r2, #1
 80092f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a2b      	ldr	r2, [pc, #172]	@ (80093a8 <HAL_TIM_Base_Start_IT+0xe4>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d02c      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009306:	d027      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a27      	ldr	r2, [pc, #156]	@ (80093ac <HAL_TIM_Base_Start_IT+0xe8>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d022      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a26      	ldr	r2, [pc, #152]	@ (80093b0 <HAL_TIM_Base_Start_IT+0xec>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d01d      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a24      	ldr	r2, [pc, #144]	@ (80093b4 <HAL_TIM_Base_Start_IT+0xf0>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d018      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a23      	ldr	r2, [pc, #140]	@ (80093b8 <HAL_TIM_Base_Start_IT+0xf4>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d013      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a21      	ldr	r2, [pc, #132]	@ (80093bc <HAL_TIM_Base_Start_IT+0xf8>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d00e      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a20      	ldr	r2, [pc, #128]	@ (80093c0 <HAL_TIM_Base_Start_IT+0xfc>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d009      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a1e      	ldr	r2, [pc, #120]	@ (80093c4 <HAL_TIM_Base_Start_IT+0x100>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d004      	beq.n	8009358 <HAL_TIM_Base_Start_IT+0x94>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a1d      	ldr	r2, [pc, #116]	@ (80093c8 <HAL_TIM_Base_Start_IT+0x104>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d115      	bne.n	8009384 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	689a      	ldr	r2, [r3, #8]
 800935e:	4b1b      	ldr	r3, [pc, #108]	@ (80093cc <HAL_TIM_Base_Start_IT+0x108>)
 8009360:	4013      	ands	r3, r2
 8009362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b06      	cmp	r3, #6
 8009368:	d015      	beq.n	8009396 <HAL_TIM_Base_Start_IT+0xd2>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009370:	d011      	beq.n	8009396 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f042 0201 	orr.w	r2, r2, #1
 8009380:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009382:	e008      	b.n	8009396 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f042 0201 	orr.w	r2, r2, #1
 8009392:	601a      	str	r2, [r3, #0]
 8009394:	e000      	b.n	8009398 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009396:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3714      	adds	r7, #20
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr
 80093a6:	bf00      	nop
 80093a8:	40010000 	.word	0x40010000
 80093ac:	40000400 	.word	0x40000400
 80093b0:	40000800 	.word	0x40000800
 80093b4:	40000c00 	.word	0x40000c00
 80093b8:	40010400 	.word	0x40010400
 80093bc:	40001800 	.word	0x40001800
 80093c0:	40014000 	.word	0x40014000
 80093c4:	4000e000 	.word	0x4000e000
 80093c8:	4000e400 	.word	0x4000e400
 80093cc:	00010007 	.word	0x00010007

080093d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d101      	bne.n	80093e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	e049      	b.n	8009476 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d106      	bne.n	80093fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7f7 ffac 	bl	8001354 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2202      	movs	r2, #2
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	3304      	adds	r3, #4
 800940c:	4619      	mov	r1, r3
 800940e:	4610      	mov	r0, r2
 8009410:	f000 fb96 	bl	8009b40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2201      	movs	r2, #1
 8009420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2201      	movs	r2, #1
 8009430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2201      	movs	r2, #1
 8009460:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	3708      	adds	r7, #8
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
	...

08009480 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d109      	bne.n	80094a4 <HAL_TIM_PWM_Start+0x24>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009496:	b2db      	uxtb	r3, r3
 8009498:	2b01      	cmp	r3, #1
 800949a:	bf14      	ite	ne
 800949c:	2301      	movne	r3, #1
 800949e:	2300      	moveq	r3, #0
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	e03c      	b.n	800951e <HAL_TIM_PWM_Start+0x9e>
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	2b04      	cmp	r3, #4
 80094a8:	d109      	bne.n	80094be <HAL_TIM_PWM_Start+0x3e>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	bf14      	ite	ne
 80094b6:	2301      	movne	r3, #1
 80094b8:	2300      	moveq	r3, #0
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	e02f      	b.n	800951e <HAL_TIM_PWM_Start+0x9e>
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	2b08      	cmp	r3, #8
 80094c2:	d109      	bne.n	80094d8 <HAL_TIM_PWM_Start+0x58>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	bf14      	ite	ne
 80094d0:	2301      	movne	r3, #1
 80094d2:	2300      	moveq	r3, #0
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	e022      	b.n	800951e <HAL_TIM_PWM_Start+0x9e>
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	2b0c      	cmp	r3, #12
 80094dc:	d109      	bne.n	80094f2 <HAL_TIM_PWM_Start+0x72>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	bf14      	ite	ne
 80094ea:	2301      	movne	r3, #1
 80094ec:	2300      	moveq	r3, #0
 80094ee:	b2db      	uxtb	r3, r3
 80094f0:	e015      	b.n	800951e <HAL_TIM_PWM_Start+0x9e>
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	2b10      	cmp	r3, #16
 80094f6:	d109      	bne.n	800950c <HAL_TIM_PWM_Start+0x8c>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	2b01      	cmp	r3, #1
 8009502:	bf14      	ite	ne
 8009504:	2301      	movne	r3, #1
 8009506:	2300      	moveq	r3, #0
 8009508:	b2db      	uxtb	r3, r3
 800950a:	e008      	b.n	800951e <HAL_TIM_PWM_Start+0x9e>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009512:	b2db      	uxtb	r3, r3
 8009514:	2b01      	cmp	r3, #1
 8009516:	bf14      	ite	ne
 8009518:	2301      	movne	r3, #1
 800951a:	2300      	moveq	r3, #0
 800951c:	b2db      	uxtb	r3, r3
 800951e:	2b00      	cmp	r3, #0
 8009520:	d001      	beq.n	8009526 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009522:	2301      	movs	r3, #1
 8009524:	e0ab      	b.n	800967e <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d104      	bne.n	8009536 <HAL_TIM_PWM_Start+0xb6>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2202      	movs	r2, #2
 8009530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009534:	e023      	b.n	800957e <HAL_TIM_PWM_Start+0xfe>
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	2b04      	cmp	r3, #4
 800953a:	d104      	bne.n	8009546 <HAL_TIM_PWM_Start+0xc6>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2202      	movs	r2, #2
 8009540:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009544:	e01b      	b.n	800957e <HAL_TIM_PWM_Start+0xfe>
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	2b08      	cmp	r3, #8
 800954a:	d104      	bne.n	8009556 <HAL_TIM_PWM_Start+0xd6>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2202      	movs	r2, #2
 8009550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009554:	e013      	b.n	800957e <HAL_TIM_PWM_Start+0xfe>
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b0c      	cmp	r3, #12
 800955a:	d104      	bne.n	8009566 <HAL_TIM_PWM_Start+0xe6>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2202      	movs	r2, #2
 8009560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009564:	e00b      	b.n	800957e <HAL_TIM_PWM_Start+0xfe>
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	2b10      	cmp	r3, #16
 800956a:	d104      	bne.n	8009576 <HAL_TIM_PWM_Start+0xf6>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2202      	movs	r2, #2
 8009570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009574:	e003      	b.n	800957e <HAL_TIM_PWM_Start+0xfe>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2202      	movs	r2, #2
 800957a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2201      	movs	r2, #1
 8009584:	6839      	ldr	r1, [r7, #0]
 8009586:	4618      	mov	r0, r3
 8009588:	f000 fe62 	bl	800a250 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a3d      	ldr	r2, [pc, #244]	@ (8009688 <HAL_TIM_PWM_Start+0x208>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d013      	beq.n	80095be <HAL_TIM_PWM_Start+0x13e>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a3c      	ldr	r2, [pc, #240]	@ (800968c <HAL_TIM_PWM_Start+0x20c>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d00e      	beq.n	80095be <HAL_TIM_PWM_Start+0x13e>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a3a      	ldr	r2, [pc, #232]	@ (8009690 <HAL_TIM_PWM_Start+0x210>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d009      	beq.n	80095be <HAL_TIM_PWM_Start+0x13e>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a39      	ldr	r2, [pc, #228]	@ (8009694 <HAL_TIM_PWM_Start+0x214>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d004      	beq.n	80095be <HAL_TIM_PWM_Start+0x13e>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a37      	ldr	r2, [pc, #220]	@ (8009698 <HAL_TIM_PWM_Start+0x218>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d101      	bne.n	80095c2 <HAL_TIM_PWM_Start+0x142>
 80095be:	2301      	movs	r3, #1
 80095c0:	e000      	b.n	80095c4 <HAL_TIM_PWM_Start+0x144>
 80095c2:	2300      	movs	r3, #0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d007      	beq.n	80095d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80095d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a2a      	ldr	r2, [pc, #168]	@ (8009688 <HAL_TIM_PWM_Start+0x208>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d02c      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ea:	d027      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a2a      	ldr	r2, [pc, #168]	@ (800969c <HAL_TIM_PWM_Start+0x21c>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d022      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a29      	ldr	r2, [pc, #164]	@ (80096a0 <HAL_TIM_PWM_Start+0x220>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d01d      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a27      	ldr	r2, [pc, #156]	@ (80096a4 <HAL_TIM_PWM_Start+0x224>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d018      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a1f      	ldr	r2, [pc, #124]	@ (800968c <HAL_TIM_PWM_Start+0x20c>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d013      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a23      	ldr	r2, [pc, #140]	@ (80096a8 <HAL_TIM_PWM_Start+0x228>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d00e      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a1b      	ldr	r2, [pc, #108]	@ (8009690 <HAL_TIM_PWM_Start+0x210>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d009      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a1f      	ldr	r2, [pc, #124]	@ (80096ac <HAL_TIM_PWM_Start+0x22c>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d004      	beq.n	800963c <HAL_TIM_PWM_Start+0x1bc>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a1e      	ldr	r2, [pc, #120]	@ (80096b0 <HAL_TIM_PWM_Start+0x230>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d115      	bne.n	8009668 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	689a      	ldr	r2, [r3, #8]
 8009642:	4b1c      	ldr	r3, [pc, #112]	@ (80096b4 <HAL_TIM_PWM_Start+0x234>)
 8009644:	4013      	ands	r3, r2
 8009646:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2b06      	cmp	r3, #6
 800964c:	d015      	beq.n	800967a <HAL_TIM_PWM_Start+0x1fa>
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009654:	d011      	beq.n	800967a <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f042 0201 	orr.w	r2, r2, #1
 8009664:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009666:	e008      	b.n	800967a <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f042 0201 	orr.w	r2, r2, #1
 8009676:	601a      	str	r2, [r3, #0]
 8009678:	e000      	b.n	800967c <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800967a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800967c:	2300      	movs	r3, #0
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	40010000 	.word	0x40010000
 800968c:	40010400 	.word	0x40010400
 8009690:	40014000 	.word	0x40014000
 8009694:	40014400 	.word	0x40014400
 8009698:	40014800 	.word	0x40014800
 800969c:	40000400 	.word	0x40000400
 80096a0:	40000800 	.word	0x40000800
 80096a4:	40000c00 	.word	0x40000c00
 80096a8:	40001800 	.word	0x40001800
 80096ac:	4000e000 	.word	0x4000e000
 80096b0:	4000e400 	.word	0x4000e400
 80096b4:	00010007 	.word	0x00010007

080096b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	f003 0302 	and.w	r3, r3, #2
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d020      	beq.n	800971c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f003 0302 	and.w	r3, r3, #2
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d01b      	beq.n	800971c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f06f 0202 	mvn.w	r2, #2
 80096ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2201      	movs	r2, #1
 80096f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	699b      	ldr	r3, [r3, #24]
 80096fa:	f003 0303 	and.w	r3, r3, #3
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d003      	beq.n	800970a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 f9fe 	bl	8009b04 <HAL_TIM_IC_CaptureCallback>
 8009708:	e005      	b.n	8009716 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f9f0 	bl	8009af0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fa01 	bl	8009b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2200      	movs	r2, #0
 800971a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	f003 0304 	and.w	r3, r3, #4
 8009722:	2b00      	cmp	r3, #0
 8009724:	d020      	beq.n	8009768 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f003 0304 	and.w	r3, r3, #4
 800972c:	2b00      	cmp	r3, #0
 800972e:	d01b      	beq.n	8009768 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f06f 0204 	mvn.w	r2, #4
 8009738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2202      	movs	r2, #2
 800973e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800974a:	2b00      	cmp	r3, #0
 800974c:	d003      	beq.n	8009756 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 f9d8 	bl	8009b04 <HAL_TIM_IC_CaptureCallback>
 8009754:	e005      	b.n	8009762 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 f9ca 	bl	8009af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f9db 	bl	8009b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	f003 0308 	and.w	r3, r3, #8
 800976e:	2b00      	cmp	r3, #0
 8009770:	d020      	beq.n	80097b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f003 0308 	and.w	r3, r3, #8
 8009778:	2b00      	cmp	r3, #0
 800977a:	d01b      	beq.n	80097b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f06f 0208 	mvn.w	r2, #8
 8009784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2204      	movs	r2, #4
 800978a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	69db      	ldr	r3, [r3, #28]
 8009792:	f003 0303 	and.w	r3, r3, #3
 8009796:	2b00      	cmp	r3, #0
 8009798:	d003      	beq.n	80097a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f9b2 	bl	8009b04 <HAL_TIM_IC_CaptureCallback>
 80097a0:	e005      	b.n	80097ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 f9a4 	bl	8009af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f9b5 	bl	8009b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	f003 0310 	and.w	r3, r3, #16
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d020      	beq.n	8009800 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f003 0310 	and.w	r3, r3, #16
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d01b      	beq.n	8009800 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f06f 0210 	mvn.w	r2, #16
 80097d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2208      	movs	r2, #8
 80097d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	69db      	ldr	r3, [r3, #28]
 80097de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d003      	beq.n	80097ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 f98c 	bl	8009b04 <HAL_TIM_IC_CaptureCallback>
 80097ec:	e005      	b.n	80097fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 f97e 	bl	8009af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 f98f 	bl	8009b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	2b00      	cmp	r3, #0
 8009808:	d00c      	beq.n	8009824 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f003 0301 	and.w	r3, r3, #1
 8009810:	2b00      	cmp	r3, #0
 8009812:	d007      	beq.n	8009824 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f06f 0201 	mvn.w	r2, #1
 800981c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7f7 fcac 	bl	800117c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800982a:	2b00      	cmp	r3, #0
 800982c:	d104      	bne.n	8009838 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009834:	2b00      	cmp	r3, #0
 8009836:	d00c      	beq.n	8009852 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800983e:	2b00      	cmp	r3, #0
 8009840:	d007      	beq.n	8009852 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800984a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 fdcb 	bl	800a3e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009858:	2b00      	cmp	r3, #0
 800985a:	d00c      	beq.n	8009876 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009862:	2b00      	cmp	r3, #0
 8009864:	d007      	beq.n	8009876 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800986e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 fdc3 	bl	800a3fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00c      	beq.n	800989a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009886:	2b00      	cmp	r3, #0
 8009888:	d007      	beq.n	800989a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 f949 	bl	8009b2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	f003 0320 	and.w	r3, r3, #32
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d00c      	beq.n	80098be <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f003 0320 	and.w	r3, r3, #32
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d007      	beq.n	80098be <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f06f 0220 	mvn.w	r2, #32
 80098b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 fd8b 	bl	800a3d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80098be:	bf00      	nop
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
	...

080098c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b086      	sub	sp, #24
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80098d4:	2300      	movs	r3, #0
 80098d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d101      	bne.n	80098e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80098e2:	2302      	movs	r3, #2
 80098e4:	e0ff      	b.n	8009ae6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2201      	movs	r2, #1
 80098ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2b14      	cmp	r3, #20
 80098f2:	f200 80f0 	bhi.w	8009ad6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80098f6:	a201      	add	r2, pc, #4	@ (adr r2, 80098fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80098f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098fc:	08009951 	.word	0x08009951
 8009900:	08009ad7 	.word	0x08009ad7
 8009904:	08009ad7 	.word	0x08009ad7
 8009908:	08009ad7 	.word	0x08009ad7
 800990c:	08009991 	.word	0x08009991
 8009910:	08009ad7 	.word	0x08009ad7
 8009914:	08009ad7 	.word	0x08009ad7
 8009918:	08009ad7 	.word	0x08009ad7
 800991c:	080099d3 	.word	0x080099d3
 8009920:	08009ad7 	.word	0x08009ad7
 8009924:	08009ad7 	.word	0x08009ad7
 8009928:	08009ad7 	.word	0x08009ad7
 800992c:	08009a13 	.word	0x08009a13
 8009930:	08009ad7 	.word	0x08009ad7
 8009934:	08009ad7 	.word	0x08009ad7
 8009938:	08009ad7 	.word	0x08009ad7
 800993c:	08009a55 	.word	0x08009a55
 8009940:	08009ad7 	.word	0x08009ad7
 8009944:	08009ad7 	.word	0x08009ad7
 8009948:	08009ad7 	.word	0x08009ad7
 800994c:	08009a95 	.word	0x08009a95
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68b9      	ldr	r1, [r7, #8]
 8009956:	4618      	mov	r0, r3
 8009958:	f000 f9a4 	bl	8009ca4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	699a      	ldr	r2, [r3, #24]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f042 0208 	orr.w	r2, r2, #8
 800996a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	699a      	ldr	r2, [r3, #24]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f022 0204 	bic.w	r2, r2, #4
 800997a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	6999      	ldr	r1, [r3, #24]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	691a      	ldr	r2, [r3, #16]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	430a      	orrs	r2, r1
 800998c:	619a      	str	r2, [r3, #24]
      break;
 800998e:	e0a5      	b.n	8009adc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	68b9      	ldr	r1, [r7, #8]
 8009996:	4618      	mov	r0, r3
 8009998:	f000 fa14 	bl	8009dc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	699a      	ldr	r2, [r3, #24]
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80099aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	699a      	ldr	r2, [r3, #24]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80099ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	6999      	ldr	r1, [r3, #24]
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	691b      	ldr	r3, [r3, #16]
 80099c6:	021a      	lsls	r2, r3, #8
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	430a      	orrs	r2, r1
 80099ce:	619a      	str	r2, [r3, #24]
      break;
 80099d0:	e084      	b.n	8009adc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68b9      	ldr	r1, [r7, #8]
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 fa7d 	bl	8009ed8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	69da      	ldr	r2, [r3, #28]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f042 0208 	orr.w	r2, r2, #8
 80099ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	69da      	ldr	r2, [r3, #28]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f022 0204 	bic.w	r2, r2, #4
 80099fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	69d9      	ldr	r1, [r3, #28]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	691a      	ldr	r2, [r3, #16]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	430a      	orrs	r2, r1
 8009a0e:	61da      	str	r2, [r3, #28]
      break;
 8009a10:	e064      	b.n	8009adc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68b9      	ldr	r1, [r7, #8]
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f000 fae5 	bl	8009fe8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	69da      	ldr	r2, [r3, #28]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	69da      	ldr	r2, [r3, #28]
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	69d9      	ldr	r1, [r3, #28]
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	021a      	lsls	r2, r3, #8
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	430a      	orrs	r2, r1
 8009a50:	61da      	str	r2, [r3, #28]
      break;
 8009a52:	e043      	b.n	8009adc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68b9      	ldr	r1, [r7, #8]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f000 fb2e 	bl	800a0bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f042 0208 	orr.w	r2, r2, #8
 8009a6e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f022 0204 	bic.w	r2, r2, #4
 8009a7e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	691a      	ldr	r2, [r3, #16]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	430a      	orrs	r2, r1
 8009a90:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009a92:	e023      	b.n	8009adc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	68b9      	ldr	r1, [r7, #8]
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f000 fb72 	bl	800a184 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009aae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009abe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	691b      	ldr	r3, [r3, #16]
 8009aca:	021a      	lsls	r2, r3, #8
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	430a      	orrs	r2, r1
 8009ad2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009ad4:	e002      	b.n	8009adc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	75fb      	strb	r3, [r7, #23]
      break;
 8009ada:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3718      	adds	r7, #24
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	bf00      	nop

08009af0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009af8:	bf00      	nop
 8009afa:	370c      	adds	r7, #12
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr

08009b04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b34:	bf00      	nop
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b085      	sub	sp, #20
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	4a4a      	ldr	r2, [pc, #296]	@ (8009c7c <TIM_Base_SetConfig+0x13c>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d013      	beq.n	8009b80 <TIM_Base_SetConfig+0x40>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b5e:	d00f      	beq.n	8009b80 <TIM_Base_SetConfig+0x40>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	4a47      	ldr	r2, [pc, #284]	@ (8009c80 <TIM_Base_SetConfig+0x140>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d00b      	beq.n	8009b80 <TIM_Base_SetConfig+0x40>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a46      	ldr	r2, [pc, #280]	@ (8009c84 <TIM_Base_SetConfig+0x144>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d007      	beq.n	8009b80 <TIM_Base_SetConfig+0x40>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a45      	ldr	r2, [pc, #276]	@ (8009c88 <TIM_Base_SetConfig+0x148>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d003      	beq.n	8009b80 <TIM_Base_SetConfig+0x40>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a44      	ldr	r2, [pc, #272]	@ (8009c8c <TIM_Base_SetConfig+0x14c>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d108      	bne.n	8009b92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	68fa      	ldr	r2, [r7, #12]
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	4a39      	ldr	r2, [pc, #228]	@ (8009c7c <TIM_Base_SetConfig+0x13c>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d027      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ba0:	d023      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4a36      	ldr	r2, [pc, #216]	@ (8009c80 <TIM_Base_SetConfig+0x140>)
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d01f      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	4a35      	ldr	r2, [pc, #212]	@ (8009c84 <TIM_Base_SetConfig+0x144>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d01b      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4a34      	ldr	r2, [pc, #208]	@ (8009c88 <TIM_Base_SetConfig+0x148>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d017      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a33      	ldr	r2, [pc, #204]	@ (8009c8c <TIM_Base_SetConfig+0x14c>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d013      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a32      	ldr	r2, [pc, #200]	@ (8009c90 <TIM_Base_SetConfig+0x150>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d00f      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a31      	ldr	r2, [pc, #196]	@ (8009c94 <TIM_Base_SetConfig+0x154>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d00b      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a30      	ldr	r2, [pc, #192]	@ (8009c98 <TIM_Base_SetConfig+0x158>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d007      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a2f      	ldr	r2, [pc, #188]	@ (8009c9c <TIM_Base_SetConfig+0x15c>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d003      	beq.n	8009bea <TIM_Base_SetConfig+0xaa>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a2e      	ldr	r2, [pc, #184]	@ (8009ca0 <TIM_Base_SetConfig+0x160>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d108      	bne.n	8009bfc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009bf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	695b      	ldr	r3, [r3, #20]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68fa      	ldr	r2, [r7, #12]
 8009c0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	689a      	ldr	r2, [r3, #8]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a16      	ldr	r2, [pc, #88]	@ (8009c7c <TIM_Base_SetConfig+0x13c>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d00f      	beq.n	8009c48 <TIM_Base_SetConfig+0x108>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a18      	ldr	r2, [pc, #96]	@ (8009c8c <TIM_Base_SetConfig+0x14c>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d00b      	beq.n	8009c48 <TIM_Base_SetConfig+0x108>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a17      	ldr	r2, [pc, #92]	@ (8009c90 <TIM_Base_SetConfig+0x150>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d007      	beq.n	8009c48 <TIM_Base_SetConfig+0x108>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a16      	ldr	r2, [pc, #88]	@ (8009c94 <TIM_Base_SetConfig+0x154>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d003      	beq.n	8009c48 <TIM_Base_SetConfig+0x108>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a15      	ldr	r2, [pc, #84]	@ (8009c98 <TIM_Base_SetConfig+0x158>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d103      	bne.n	8009c50 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	691a      	ldr	r2, [r3, #16]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	691b      	ldr	r3, [r3, #16]
 8009c5a:	f003 0301 	and.w	r3, r3, #1
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d105      	bne.n	8009c6e <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	f023 0201 	bic.w	r2, r3, #1
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	611a      	str	r2, [r3, #16]
  }
}
 8009c6e:	bf00      	nop
 8009c70:	3714      	adds	r7, #20
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop
 8009c7c:	40010000 	.word	0x40010000
 8009c80:	40000400 	.word	0x40000400
 8009c84:	40000800 	.word	0x40000800
 8009c88:	40000c00 	.word	0x40000c00
 8009c8c:	40010400 	.word	0x40010400
 8009c90:	40014000 	.word	0x40014000
 8009c94:	40014400 	.word	0x40014400
 8009c98:	40014800 	.word	0x40014800
 8009c9c:	4000e000 	.word	0x4000e000
 8009ca0:	4000e400 	.word	0x4000e400

08009ca4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b087      	sub	sp, #28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a1b      	ldr	r3, [r3, #32]
 8009cb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a1b      	ldr	r3, [r3, #32]
 8009cb8:	f023 0201 	bic.w	r2, r3, #1
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	699b      	ldr	r3, [r3, #24]
 8009cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ccc:	68fa      	ldr	r2, [r7, #12]
 8009cce:	4b37      	ldr	r3, [pc, #220]	@ (8009dac <TIM_OC1_SetConfig+0x108>)
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f023 0303 	bic.w	r3, r3, #3
 8009cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	f023 0302 	bic.w	r3, r3, #2
 8009cec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	689b      	ldr	r3, [r3, #8]
 8009cf2:	697a      	ldr	r2, [r7, #20]
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8009db0 <TIM_OC1_SetConfig+0x10c>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d00f      	beq.n	8009d20 <TIM_OC1_SetConfig+0x7c>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	4a2c      	ldr	r2, [pc, #176]	@ (8009db4 <TIM_OC1_SetConfig+0x110>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d00b      	beq.n	8009d20 <TIM_OC1_SetConfig+0x7c>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a2b      	ldr	r2, [pc, #172]	@ (8009db8 <TIM_OC1_SetConfig+0x114>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d007      	beq.n	8009d20 <TIM_OC1_SetConfig+0x7c>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	4a2a      	ldr	r2, [pc, #168]	@ (8009dbc <TIM_OC1_SetConfig+0x118>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d003      	beq.n	8009d20 <TIM_OC1_SetConfig+0x7c>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	4a29      	ldr	r2, [pc, #164]	@ (8009dc0 <TIM_OC1_SetConfig+0x11c>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d10c      	bne.n	8009d3a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	f023 0308 	bic.w	r3, r3, #8
 8009d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	697a      	ldr	r2, [r7, #20]
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	f023 0304 	bic.w	r3, r3, #4
 8009d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8009db0 <TIM_OC1_SetConfig+0x10c>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d00f      	beq.n	8009d62 <TIM_OC1_SetConfig+0xbe>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4a1b      	ldr	r2, [pc, #108]	@ (8009db4 <TIM_OC1_SetConfig+0x110>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d00b      	beq.n	8009d62 <TIM_OC1_SetConfig+0xbe>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8009db8 <TIM_OC1_SetConfig+0x114>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d007      	beq.n	8009d62 <TIM_OC1_SetConfig+0xbe>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a19      	ldr	r2, [pc, #100]	@ (8009dbc <TIM_OC1_SetConfig+0x118>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d003      	beq.n	8009d62 <TIM_OC1_SetConfig+0xbe>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a18      	ldr	r2, [pc, #96]	@ (8009dc0 <TIM_OC1_SetConfig+0x11c>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d111      	bne.n	8009d86 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	693a      	ldr	r2, [r7, #16]
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	699b      	ldr	r3, [r3, #24]
 8009d80:	693a      	ldr	r2, [r7, #16]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	693a      	ldr	r2, [r7, #16]
 8009d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	685a      	ldr	r2, [r3, #4]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	697a      	ldr	r2, [r7, #20]
 8009d9e:	621a      	str	r2, [r3, #32]
}
 8009da0:	bf00      	nop
 8009da2:	371c      	adds	r7, #28
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr
 8009dac:	fffeff8f 	.word	0xfffeff8f
 8009db0:	40010000 	.word	0x40010000
 8009db4:	40010400 	.word	0x40010400
 8009db8:	40014000 	.word	0x40014000
 8009dbc:	40014400 	.word	0x40014400
 8009dc0:	40014800 	.word	0x40014800

08009dc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b087      	sub	sp, #28
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a1b      	ldr	r3, [r3, #32]
 8009dd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6a1b      	ldr	r3, [r3, #32]
 8009dd8:	f023 0210 	bic.w	r2, r3, #16
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009dec:	68fa      	ldr	r2, [r7, #12]
 8009dee:	4b34      	ldr	r3, [pc, #208]	@ (8009ec0 <TIM_OC2_SetConfig+0xfc>)
 8009df0:	4013      	ands	r3, r2
 8009df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	021b      	lsls	r3, r3, #8
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	f023 0320 	bic.w	r3, r3, #32
 8009e0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	011b      	lsls	r3, r3, #4
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a29      	ldr	r2, [pc, #164]	@ (8009ec4 <TIM_OC2_SetConfig+0x100>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d003      	beq.n	8009e2c <TIM_OC2_SetConfig+0x68>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a28      	ldr	r2, [pc, #160]	@ (8009ec8 <TIM_OC2_SetConfig+0x104>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d10d      	bne.n	8009e48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	011b      	lsls	r3, r3, #4
 8009e3a:	697a      	ldr	r2, [r7, #20]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ec4 <TIM_OC2_SetConfig+0x100>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d00f      	beq.n	8009e70 <TIM_OC2_SetConfig+0xac>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	4a1d      	ldr	r2, [pc, #116]	@ (8009ec8 <TIM_OC2_SetConfig+0x104>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d00b      	beq.n	8009e70 <TIM_OC2_SetConfig+0xac>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	4a1c      	ldr	r2, [pc, #112]	@ (8009ecc <TIM_OC2_SetConfig+0x108>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d007      	beq.n	8009e70 <TIM_OC2_SetConfig+0xac>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	4a1b      	ldr	r2, [pc, #108]	@ (8009ed0 <TIM_OC2_SetConfig+0x10c>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d003      	beq.n	8009e70 <TIM_OC2_SetConfig+0xac>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8009ed4 <TIM_OC2_SetConfig+0x110>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d113      	bne.n	8009e98 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	695b      	ldr	r3, [r3, #20]
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	693a      	ldr	r2, [r7, #16]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	699b      	ldr	r3, [r3, #24]
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	693a      	ldr	r2, [r7, #16]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	693a      	ldr	r2, [r7, #16]
 8009e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	68fa      	ldr	r2, [r7, #12]
 8009ea2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	685a      	ldr	r2, [r3, #4]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	697a      	ldr	r2, [r7, #20]
 8009eb0:	621a      	str	r2, [r3, #32]
}
 8009eb2:	bf00      	nop
 8009eb4:	371c      	adds	r7, #28
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop
 8009ec0:	feff8fff 	.word	0xfeff8fff
 8009ec4:	40010000 	.word	0x40010000
 8009ec8:	40010400 	.word	0x40010400
 8009ecc:	40014000 	.word	0x40014000
 8009ed0:	40014400 	.word	0x40014400
 8009ed4:	40014800 	.word	0x40014800

08009ed8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b087      	sub	sp, #28
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a1b      	ldr	r3, [r3, #32]
 8009ee6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a1b      	ldr	r3, [r3, #32]
 8009eec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	69db      	ldr	r3, [r3, #28]
 8009efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f00:	68fa      	ldr	r2, [r7, #12]
 8009f02:	4b33      	ldr	r3, [pc, #204]	@ (8009fd0 <TIM_OC3_SetConfig+0xf8>)
 8009f04:	4013      	ands	r3, r2
 8009f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f023 0303 	bic.w	r3, r3, #3
 8009f0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	021b      	lsls	r3, r3, #8
 8009f28:	697a      	ldr	r2, [r7, #20]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	4a28      	ldr	r2, [pc, #160]	@ (8009fd4 <TIM_OC3_SetConfig+0xfc>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d003      	beq.n	8009f3e <TIM_OC3_SetConfig+0x66>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4a27      	ldr	r2, [pc, #156]	@ (8009fd8 <TIM_OC3_SetConfig+0x100>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d10d      	bne.n	8009f5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	021b      	lsls	r3, r3, #8
 8009f4c:	697a      	ldr	r2, [r7, #20]
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009f58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8009fd4 <TIM_OC3_SetConfig+0xfc>)
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d00f      	beq.n	8009f82 <TIM_OC3_SetConfig+0xaa>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	4a1c      	ldr	r2, [pc, #112]	@ (8009fd8 <TIM_OC3_SetConfig+0x100>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d00b      	beq.n	8009f82 <TIM_OC3_SetConfig+0xaa>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8009fdc <TIM_OC3_SetConfig+0x104>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d007      	beq.n	8009f82 <TIM_OC3_SetConfig+0xaa>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	4a1a      	ldr	r2, [pc, #104]	@ (8009fe0 <TIM_OC3_SetConfig+0x108>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d003      	beq.n	8009f82 <TIM_OC3_SetConfig+0xaa>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	4a19      	ldr	r2, [pc, #100]	@ (8009fe4 <TIM_OC3_SetConfig+0x10c>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d113      	bne.n	8009faa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009f90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	695b      	ldr	r3, [r3, #20]
 8009f96:	011b      	lsls	r3, r3, #4
 8009f98:	693a      	ldr	r2, [r7, #16]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	699b      	ldr	r3, [r3, #24]
 8009fa2:	011b      	lsls	r3, r3, #4
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	693a      	ldr	r2, [r7, #16]
 8009fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	68fa      	ldr	r2, [r7, #12]
 8009fb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	685a      	ldr	r2, [r3, #4]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	697a      	ldr	r2, [r7, #20]
 8009fc2:	621a      	str	r2, [r3, #32]
}
 8009fc4:	bf00      	nop
 8009fc6:	371c      	adds	r7, #28
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr
 8009fd0:	fffeff8f 	.word	0xfffeff8f
 8009fd4:	40010000 	.word	0x40010000
 8009fd8:	40010400 	.word	0x40010400
 8009fdc:	40014000 	.word	0x40014000
 8009fe0:	40014400 	.word	0x40014400
 8009fe4:	40014800 	.word	0x40014800

08009fe8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b087      	sub	sp, #28
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6a1b      	ldr	r3, [r3, #32]
 8009ff6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6a1b      	ldr	r3, [r3, #32]
 8009ffc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	69db      	ldr	r3, [r3, #28]
 800a00e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	4b24      	ldr	r3, [pc, #144]	@ (800a0a4 <TIM_OC4_SetConfig+0xbc>)
 800a014:	4013      	ands	r3, r2
 800a016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a01e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	021b      	lsls	r3, r3, #8
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	4313      	orrs	r3, r2
 800a02a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a02c:	693b      	ldr	r3, [r7, #16]
 800a02e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a032:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	689b      	ldr	r3, [r3, #8]
 800a038:	031b      	lsls	r3, r3, #12
 800a03a:	693a      	ldr	r2, [r7, #16]
 800a03c:	4313      	orrs	r3, r2
 800a03e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a19      	ldr	r2, [pc, #100]	@ (800a0a8 <TIM_OC4_SetConfig+0xc0>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d00f      	beq.n	800a068 <TIM_OC4_SetConfig+0x80>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a18      	ldr	r2, [pc, #96]	@ (800a0ac <TIM_OC4_SetConfig+0xc4>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d00b      	beq.n	800a068 <TIM_OC4_SetConfig+0x80>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4a17      	ldr	r2, [pc, #92]	@ (800a0b0 <TIM_OC4_SetConfig+0xc8>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d007      	beq.n	800a068 <TIM_OC4_SetConfig+0x80>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	4a16      	ldr	r2, [pc, #88]	@ (800a0b4 <TIM_OC4_SetConfig+0xcc>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d003      	beq.n	800a068 <TIM_OC4_SetConfig+0x80>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a15      	ldr	r2, [pc, #84]	@ (800a0b8 <TIM_OC4_SetConfig+0xd0>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d109      	bne.n	800a07c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a06e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	695b      	ldr	r3, [r3, #20]
 800a074:	019b      	lsls	r3, r3, #6
 800a076:	697a      	ldr	r2, [r7, #20]
 800a078:	4313      	orrs	r3, r2
 800a07a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	697a      	ldr	r2, [r7, #20]
 800a080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	68fa      	ldr	r2, [r7, #12]
 800a086:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	685a      	ldr	r2, [r3, #4]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	693a      	ldr	r2, [r7, #16]
 800a094:	621a      	str	r2, [r3, #32]
}
 800a096:	bf00      	nop
 800a098:	371c      	adds	r7, #28
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr
 800a0a2:	bf00      	nop
 800a0a4:	feff8fff 	.word	0xfeff8fff
 800a0a8:	40010000 	.word	0x40010000
 800a0ac:	40010400 	.word	0x40010400
 800a0b0:	40014000 	.word	0x40014000
 800a0b4:	40014400 	.word	0x40014400
 800a0b8:	40014800 	.word	0x40014800

0800a0bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b087      	sub	sp, #28
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6a1b      	ldr	r3, [r3, #32]
 800a0ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6a1b      	ldr	r3, [r3, #32]
 800a0d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	4b21      	ldr	r3, [pc, #132]	@ (800a16c <TIM_OC5_SetConfig+0xb0>)
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a0fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	041b      	lsls	r3, r3, #16
 800a104:	693a      	ldr	r2, [r7, #16]
 800a106:	4313      	orrs	r3, r2
 800a108:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a18      	ldr	r2, [pc, #96]	@ (800a170 <TIM_OC5_SetConfig+0xb4>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d00f      	beq.n	800a132 <TIM_OC5_SetConfig+0x76>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a17      	ldr	r2, [pc, #92]	@ (800a174 <TIM_OC5_SetConfig+0xb8>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d00b      	beq.n	800a132 <TIM_OC5_SetConfig+0x76>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a16      	ldr	r2, [pc, #88]	@ (800a178 <TIM_OC5_SetConfig+0xbc>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d007      	beq.n	800a132 <TIM_OC5_SetConfig+0x76>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a15      	ldr	r2, [pc, #84]	@ (800a17c <TIM_OC5_SetConfig+0xc0>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d003      	beq.n	800a132 <TIM_OC5_SetConfig+0x76>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	4a14      	ldr	r2, [pc, #80]	@ (800a180 <TIM_OC5_SetConfig+0xc4>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d109      	bne.n	800a146 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a138:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	695b      	ldr	r3, [r3, #20]
 800a13e:	021b      	lsls	r3, r3, #8
 800a140:	697a      	ldr	r2, [r7, #20]
 800a142:	4313      	orrs	r3, r2
 800a144:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	697a      	ldr	r2, [r7, #20]
 800a14a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	68fa      	ldr	r2, [r7, #12]
 800a150:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	685a      	ldr	r2, [r3, #4]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	621a      	str	r2, [r3, #32]
}
 800a160:	bf00      	nop
 800a162:	371c      	adds	r7, #28
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr
 800a16c:	fffeff8f 	.word	0xfffeff8f
 800a170:	40010000 	.word	0x40010000
 800a174:	40010400 	.word	0x40010400
 800a178:	40014000 	.word	0x40014000
 800a17c:	40014400 	.word	0x40014400
 800a180:	40014800 	.word	0x40014800

0800a184 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a184:	b480      	push	{r7}
 800a186:	b087      	sub	sp, #28
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
 800a18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a1b      	ldr	r3, [r3, #32]
 800a198:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a1ac:	68fa      	ldr	r2, [r7, #12]
 800a1ae:	4b22      	ldr	r3, [pc, #136]	@ (800a238 <TIM_OC6_SetConfig+0xb4>)
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	021b      	lsls	r3, r3, #8
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a1c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	051b      	lsls	r3, r3, #20
 800a1ce:	693a      	ldr	r2, [r7, #16]
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4a19      	ldr	r2, [pc, #100]	@ (800a23c <TIM_OC6_SetConfig+0xb8>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d00f      	beq.n	800a1fc <TIM_OC6_SetConfig+0x78>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	4a18      	ldr	r2, [pc, #96]	@ (800a240 <TIM_OC6_SetConfig+0xbc>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d00b      	beq.n	800a1fc <TIM_OC6_SetConfig+0x78>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	4a17      	ldr	r2, [pc, #92]	@ (800a244 <TIM_OC6_SetConfig+0xc0>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d007      	beq.n	800a1fc <TIM_OC6_SetConfig+0x78>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a16      	ldr	r2, [pc, #88]	@ (800a248 <TIM_OC6_SetConfig+0xc4>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d003      	beq.n	800a1fc <TIM_OC6_SetConfig+0x78>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	4a15      	ldr	r2, [pc, #84]	@ (800a24c <TIM_OC6_SetConfig+0xc8>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d109      	bne.n	800a210 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a202:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	695b      	ldr	r3, [r3, #20]
 800a208:	029b      	lsls	r3, r3, #10
 800a20a:	697a      	ldr	r2, [r7, #20]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	697a      	ldr	r2, [r7, #20]
 800a214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	68fa      	ldr	r2, [r7, #12]
 800a21a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	685a      	ldr	r2, [r3, #4]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	621a      	str	r2, [r3, #32]
}
 800a22a:	bf00      	nop
 800a22c:	371c      	adds	r7, #28
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop
 800a238:	feff8fff 	.word	0xfeff8fff
 800a23c:	40010000 	.word	0x40010000
 800a240:	40010400 	.word	0x40010400
 800a244:	40014000 	.word	0x40014000
 800a248:	40014400 	.word	0x40014400
 800a24c:	40014800 	.word	0x40014800

0800a250 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a250:	b480      	push	{r7}
 800a252:	b087      	sub	sp, #28
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	f003 031f 	and.w	r3, r3, #31
 800a262:	2201      	movs	r2, #1
 800a264:	fa02 f303 	lsl.w	r3, r2, r3
 800a268:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6a1a      	ldr	r2, [r3, #32]
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	43db      	mvns	r3, r3
 800a272:	401a      	ands	r2, r3
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6a1a      	ldr	r2, [r3, #32]
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	f003 031f 	and.w	r3, r3, #31
 800a282:	6879      	ldr	r1, [r7, #4]
 800a284:	fa01 f303 	lsl.w	r3, r1, r3
 800a288:	431a      	orrs	r2, r3
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	621a      	str	r2, [r3, #32]
}
 800a28e:	bf00      	nop
 800a290:	371c      	adds	r7, #28
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr
	...

0800a29c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d101      	bne.n	800a2b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	e077      	b.n	800a3a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2202      	movs	r2, #2
 800a2c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	689b      	ldr	r3, [r3, #8]
 800a2d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a35      	ldr	r2, [pc, #212]	@ (800a3b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d004      	beq.n	800a2e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a34      	ldr	r2, [pc, #208]	@ (800a3b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d108      	bne.n	800a2fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a2ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a300:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	68fa      	ldr	r2, [r7, #12]
 800a308:	4313      	orrs	r3, r2
 800a30a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a25      	ldr	r2, [pc, #148]	@ (800a3b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d02c      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a326:	d027      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a22      	ldr	r2, [pc, #136]	@ (800a3b8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d022      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a21      	ldr	r2, [pc, #132]	@ (800a3bc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d01d      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a1f      	ldr	r2, [pc, #124]	@ (800a3c0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d018      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a1a      	ldr	r2, [pc, #104]	@ (800a3b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d013      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4a1b      	ldr	r2, [pc, #108]	@ (800a3c4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d00e      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4a1a      	ldr	r2, [pc, #104]	@ (800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d009      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a18      	ldr	r2, [pc, #96]	@ (800a3cc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d004      	beq.n	800a378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a17      	ldr	r2, [pc, #92]	@ (800a3d0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d10c      	bne.n	800a392 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a37e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	68ba      	ldr	r2, [r7, #8]
 800a386:	4313      	orrs	r3, r2
 800a388:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	68ba      	ldr	r2, [r7, #8]
 800a390:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2201      	movs	r2, #1
 800a396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2200      	movs	r2, #0
 800a39e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr
 800a3b0:	40010000 	.word	0x40010000
 800a3b4:	40010400 	.word	0x40010400
 800a3b8:	40000400 	.word	0x40000400
 800a3bc:	40000800 	.word	0x40000800
 800a3c0:	40000c00 	.word	0x40000c00
 800a3c4:	40001800 	.word	0x40001800
 800a3c8:	40014000 	.word	0x40014000
 800a3cc:	4000e000 	.word	0x4000e000
 800a3d0:	4000e400 	.word	0x4000e400

0800a3d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr

0800a3fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a404:	bf00      	nop
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d101      	bne.n	800a422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	e042      	b.n	800a4a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d106      	bne.n	800a43a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f7f6 ffe5 	bl	8001404 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2224      	movs	r2, #36	@ 0x24
 800a43e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	681a      	ldr	r2, [r3, #0]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f022 0201 	bic.w	r2, r2, #1
 800a450:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a456:	2b00      	cmp	r3, #0
 800a458:	d002      	beq.n	800a460 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 ffb6 	bl	800b3cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 f947 	bl	800a6f4 <UART_SetConfig>
 800a466:	4603      	mov	r3, r0
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d101      	bne.n	800a470 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a46c:	2301      	movs	r3, #1
 800a46e:	e01b      	b.n	800a4a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a47e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	689a      	ldr	r2, [r3, #8]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a48e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f042 0201 	orr.w	r2, r2, #1
 800a49e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f001 f835 	bl	800b510 <UART_CheckIdleState>
 800a4a6:	4603      	mov	r3, r0
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3708      	adds	r7, #8
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}

0800a4b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b08a      	sub	sp, #40	@ 0x28
 800a4b4:	af02      	add	r7, sp, #8
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	603b      	str	r3, [r7, #0]
 800a4bc:	4613      	mov	r3, r2
 800a4be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4c6:	2b20      	cmp	r3, #32
 800a4c8:	d17b      	bne.n	800a5c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d002      	beq.n	800a4d6 <HAL_UART_Transmit+0x26>
 800a4d0:	88fb      	ldrh	r3, [r7, #6]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d101      	bne.n	800a4da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e074      	b.n	800a5c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2221      	movs	r2, #33	@ 0x21
 800a4e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a4ea:	f7f7 fbf5 	bl	8001cd8 <HAL_GetTick>
 800a4ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	88fa      	ldrh	r2, [r7, #6]
 800a4f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	88fa      	ldrh	r2, [r7, #6]
 800a4fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	689b      	ldr	r3, [r3, #8]
 800a504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a508:	d108      	bne.n	800a51c <HAL_UART_Transmit+0x6c>
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	691b      	ldr	r3, [r3, #16]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d104      	bne.n	800a51c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a512:	2300      	movs	r3, #0
 800a514:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	61bb      	str	r3, [r7, #24]
 800a51a:	e003      	b.n	800a524 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a520:	2300      	movs	r3, #0
 800a522:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a524:	e030      	b.n	800a588 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	9300      	str	r3, [sp, #0]
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	2200      	movs	r2, #0
 800a52e:	2180      	movs	r1, #128	@ 0x80
 800a530:	68f8      	ldr	r0, [r7, #12]
 800a532:	f001 f897 	bl	800b664 <UART_WaitOnFlagUntilTimeout>
 800a536:	4603      	mov	r3, r0
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d005      	beq.n	800a548 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2220      	movs	r2, #32
 800a540:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a544:	2303      	movs	r3, #3
 800a546:	e03d      	b.n	800a5c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a548:	69fb      	ldr	r3, [r7, #28]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d10b      	bne.n	800a566 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a54e:	69bb      	ldr	r3, [r7, #24]
 800a550:	881b      	ldrh	r3, [r3, #0]
 800a552:	461a      	mov	r2, r3
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a55c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a55e:	69bb      	ldr	r3, [r7, #24]
 800a560:	3302      	adds	r3, #2
 800a562:	61bb      	str	r3, [r7, #24]
 800a564:	e007      	b.n	800a576 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a566:	69fb      	ldr	r3, [r7, #28]
 800a568:	781a      	ldrb	r2, [r3, #0]
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	3301      	adds	r3, #1
 800a574:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	3b01      	subs	r3, #1
 800a580:	b29a      	uxth	r2, r3
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a58e:	b29b      	uxth	r3, r3
 800a590:	2b00      	cmp	r3, #0
 800a592:	d1c8      	bne.n	800a526 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	9300      	str	r3, [sp, #0]
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	2200      	movs	r2, #0
 800a59c:	2140      	movs	r1, #64	@ 0x40
 800a59e:	68f8      	ldr	r0, [r7, #12]
 800a5a0:	f001 f860 	bl	800b664 <UART_WaitOnFlagUntilTimeout>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d005      	beq.n	800a5b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2220      	movs	r2, #32
 800a5ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a5b2:	2303      	movs	r3, #3
 800a5b4:	e006      	b.n	800a5c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2220      	movs	r2, #32
 800a5ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	e000      	b.n	800a5c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a5c2:	2302      	movs	r3, #2
  }
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3720      	adds	r7, #32
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b091      	sub	sp, #68	@ 0x44
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	60b9      	str	r1, [r7, #8]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5e0:	2b20      	cmp	r3, #32
 800a5e2:	d178      	bne.n	800a6d6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d002      	beq.n	800a5f0 <HAL_UART_Transmit_IT+0x24>
 800a5ea:	88fb      	ldrh	r3, [r7, #6]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d101      	bne.n	800a5f4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e071      	b.n	800a6d8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	88fa      	ldrh	r2, [r7, #6]
 800a5fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	88fa      	ldrh	r2, [r7, #6]
 800a606:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2200      	movs	r2, #0
 800a614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2221      	movs	r2, #33	@ 0x21
 800a61c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a628:	d12a      	bne.n	800a680 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	689b      	ldr	r3, [r3, #8]
 800a62e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a632:	d107      	bne.n	800a644 <HAL_UART_Transmit_IT+0x78>
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	691b      	ldr	r3, [r3, #16]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d103      	bne.n	800a644 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	4a29      	ldr	r2, [pc, #164]	@ (800a6e4 <HAL_UART_Transmit_IT+0x118>)
 800a640:	679a      	str	r2, [r3, #120]	@ 0x78
 800a642:	e002      	b.n	800a64a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	4a28      	ldr	r2, [pc, #160]	@ (800a6e8 <HAL_UART_Transmit_IT+0x11c>)
 800a648:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	3308      	adds	r3, #8
 800a650:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a654:	e853 3f00 	ldrex	r3, [r3]
 800a658:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a660:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	3308      	adds	r3, #8
 800a668:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a66a:	637a      	str	r2, [r7, #52]	@ 0x34
 800a66c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a66e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a670:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a672:	e841 2300 	strex	r3, r2, [r1]
 800a676:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d1e5      	bne.n	800a64a <HAL_UART_Transmit_IT+0x7e>
 800a67e:	e028      	b.n	800a6d2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a688:	d107      	bne.n	800a69a <HAL_UART_Transmit_IT+0xce>
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d103      	bne.n	800a69a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4a15      	ldr	r2, [pc, #84]	@ (800a6ec <HAL_UART_Transmit_IT+0x120>)
 800a696:	679a      	str	r2, [r3, #120]	@ 0x78
 800a698:	e002      	b.n	800a6a0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	4a14      	ldr	r2, [pc, #80]	@ (800a6f0 <HAL_UART_Transmit_IT+0x124>)
 800a69e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	e853 3f00 	ldrex	r3, [r3]
 800a6ac:	613b      	str	r3, [r7, #16]
   return(result);
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6be:	623b      	str	r3, [r7, #32]
 800a6c0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c2:	69f9      	ldr	r1, [r7, #28]
 800a6c4:	6a3a      	ldr	r2, [r7, #32]
 800a6c6:	e841 2300 	strex	r3, r2, [r1]
 800a6ca:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6cc:	69bb      	ldr	r3, [r7, #24]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d1e6      	bne.n	800a6a0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	e000      	b.n	800a6d8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800a6d6:	2302      	movs	r3, #2
  }
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3744      	adds	r7, #68	@ 0x44
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr
 800a6e4:	0800ba67 	.word	0x0800ba67
 800a6e8:	0800b987 	.word	0x0800b987
 800a6ec:	0800b8c5 	.word	0x0800b8c5
 800a6f0:	0800b80d 	.word	0x0800b80d

0800a6f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6f8:	b092      	sub	sp, #72	@ 0x48
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a6fe:	2300      	movs	r3, #0
 800a700:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	689a      	ldr	r2, [r3, #8]
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	691b      	ldr	r3, [r3, #16]
 800a70c:	431a      	orrs	r2, r3
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	695b      	ldr	r3, [r3, #20]
 800a712:	431a      	orrs	r2, r3
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	69db      	ldr	r3, [r3, #28]
 800a718:	4313      	orrs	r3, r2
 800a71a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	4bbe      	ldr	r3, [pc, #760]	@ (800aa1c <UART_SetConfig+0x328>)
 800a724:	4013      	ands	r3, r2
 800a726:	697a      	ldr	r2, [r7, #20]
 800a728:	6812      	ldr	r2, [r2, #0]
 800a72a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a72c:	430b      	orrs	r3, r1
 800a72e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	68da      	ldr	r2, [r3, #12]
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	430a      	orrs	r2, r1
 800a744:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	699b      	ldr	r3, [r3, #24]
 800a74a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4ab3      	ldr	r2, [pc, #716]	@ (800aa20 <UART_SetConfig+0x32c>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d004      	beq.n	800a760 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a75c:	4313      	orrs	r3, r2
 800a75e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	689a      	ldr	r2, [r3, #8]
 800a766:	4baf      	ldr	r3, [pc, #700]	@ (800aa24 <UART_SetConfig+0x330>)
 800a768:	4013      	ands	r3, r2
 800a76a:	697a      	ldr	r2, [r7, #20]
 800a76c:	6812      	ldr	r2, [r2, #0]
 800a76e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a770:	430b      	orrs	r3, r1
 800a772:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a77a:	f023 010f 	bic.w	r1, r3, #15
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	430a      	orrs	r2, r1
 800a788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4aa6      	ldr	r2, [pc, #664]	@ (800aa28 <UART_SetConfig+0x334>)
 800a790:	4293      	cmp	r3, r2
 800a792:	d177      	bne.n	800a884 <UART_SetConfig+0x190>
 800a794:	4ba5      	ldr	r3, [pc, #660]	@ (800aa2c <UART_SetConfig+0x338>)
 800a796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a798:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a79c:	2b28      	cmp	r3, #40	@ 0x28
 800a79e:	d86d      	bhi.n	800a87c <UART_SetConfig+0x188>
 800a7a0:	a201      	add	r2, pc, #4	@ (adr r2, 800a7a8 <UART_SetConfig+0xb4>)
 800a7a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a6:	bf00      	nop
 800a7a8:	0800a84d 	.word	0x0800a84d
 800a7ac:	0800a87d 	.word	0x0800a87d
 800a7b0:	0800a87d 	.word	0x0800a87d
 800a7b4:	0800a87d 	.word	0x0800a87d
 800a7b8:	0800a87d 	.word	0x0800a87d
 800a7bc:	0800a87d 	.word	0x0800a87d
 800a7c0:	0800a87d 	.word	0x0800a87d
 800a7c4:	0800a87d 	.word	0x0800a87d
 800a7c8:	0800a855 	.word	0x0800a855
 800a7cc:	0800a87d 	.word	0x0800a87d
 800a7d0:	0800a87d 	.word	0x0800a87d
 800a7d4:	0800a87d 	.word	0x0800a87d
 800a7d8:	0800a87d 	.word	0x0800a87d
 800a7dc:	0800a87d 	.word	0x0800a87d
 800a7e0:	0800a87d 	.word	0x0800a87d
 800a7e4:	0800a87d 	.word	0x0800a87d
 800a7e8:	0800a85d 	.word	0x0800a85d
 800a7ec:	0800a87d 	.word	0x0800a87d
 800a7f0:	0800a87d 	.word	0x0800a87d
 800a7f4:	0800a87d 	.word	0x0800a87d
 800a7f8:	0800a87d 	.word	0x0800a87d
 800a7fc:	0800a87d 	.word	0x0800a87d
 800a800:	0800a87d 	.word	0x0800a87d
 800a804:	0800a87d 	.word	0x0800a87d
 800a808:	0800a865 	.word	0x0800a865
 800a80c:	0800a87d 	.word	0x0800a87d
 800a810:	0800a87d 	.word	0x0800a87d
 800a814:	0800a87d 	.word	0x0800a87d
 800a818:	0800a87d 	.word	0x0800a87d
 800a81c:	0800a87d 	.word	0x0800a87d
 800a820:	0800a87d 	.word	0x0800a87d
 800a824:	0800a87d 	.word	0x0800a87d
 800a828:	0800a86d 	.word	0x0800a86d
 800a82c:	0800a87d 	.word	0x0800a87d
 800a830:	0800a87d 	.word	0x0800a87d
 800a834:	0800a87d 	.word	0x0800a87d
 800a838:	0800a87d 	.word	0x0800a87d
 800a83c:	0800a87d 	.word	0x0800a87d
 800a840:	0800a87d 	.word	0x0800a87d
 800a844:	0800a87d 	.word	0x0800a87d
 800a848:	0800a875 	.word	0x0800a875
 800a84c:	2301      	movs	r3, #1
 800a84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a852:	e326      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a854:	2304      	movs	r3, #4
 800a856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85a:	e322      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a85c:	2308      	movs	r3, #8
 800a85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a862:	e31e      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a864:	2310      	movs	r3, #16
 800a866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86a:	e31a      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a86c:	2320      	movs	r3, #32
 800a86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a872:	e316      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a874:	2340      	movs	r3, #64	@ 0x40
 800a876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a87a:	e312      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a87c:	2380      	movs	r3, #128	@ 0x80
 800a87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a882:	e30e      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4a69      	ldr	r2, [pc, #420]	@ (800aa30 <UART_SetConfig+0x33c>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d130      	bne.n	800a8f0 <UART_SetConfig+0x1fc>
 800a88e:	4b67      	ldr	r3, [pc, #412]	@ (800aa2c <UART_SetConfig+0x338>)
 800a890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a892:	f003 0307 	and.w	r3, r3, #7
 800a896:	2b05      	cmp	r3, #5
 800a898:	d826      	bhi.n	800a8e8 <UART_SetConfig+0x1f4>
 800a89a:	a201      	add	r2, pc, #4	@ (adr r2, 800a8a0 <UART_SetConfig+0x1ac>)
 800a89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a0:	0800a8b9 	.word	0x0800a8b9
 800a8a4:	0800a8c1 	.word	0x0800a8c1
 800a8a8:	0800a8c9 	.word	0x0800a8c9
 800a8ac:	0800a8d1 	.word	0x0800a8d1
 800a8b0:	0800a8d9 	.word	0x0800a8d9
 800a8b4:	0800a8e1 	.word	0x0800a8e1
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8be:	e2f0      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8c0:	2304      	movs	r3, #4
 800a8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c6:	e2ec      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8c8:	2308      	movs	r3, #8
 800a8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ce:	e2e8      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8d0:	2310      	movs	r3, #16
 800a8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d6:	e2e4      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8d8:	2320      	movs	r3, #32
 800a8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8de:	e2e0      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8e0:	2340      	movs	r3, #64	@ 0x40
 800a8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8e6:	e2dc      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8e8:	2380      	movs	r3, #128	@ 0x80
 800a8ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ee:	e2d8      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4a4f      	ldr	r2, [pc, #316]	@ (800aa34 <UART_SetConfig+0x340>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d130      	bne.n	800a95c <UART_SetConfig+0x268>
 800a8fa:	4b4c      	ldr	r3, [pc, #304]	@ (800aa2c <UART_SetConfig+0x338>)
 800a8fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8fe:	f003 0307 	and.w	r3, r3, #7
 800a902:	2b05      	cmp	r3, #5
 800a904:	d826      	bhi.n	800a954 <UART_SetConfig+0x260>
 800a906:	a201      	add	r2, pc, #4	@ (adr r2, 800a90c <UART_SetConfig+0x218>)
 800a908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a90c:	0800a925 	.word	0x0800a925
 800a910:	0800a92d 	.word	0x0800a92d
 800a914:	0800a935 	.word	0x0800a935
 800a918:	0800a93d 	.word	0x0800a93d
 800a91c:	0800a945 	.word	0x0800a945
 800a920:	0800a94d 	.word	0x0800a94d
 800a924:	2300      	movs	r3, #0
 800a926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92a:	e2ba      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a92c:	2304      	movs	r3, #4
 800a92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a932:	e2b6      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a934:	2308      	movs	r3, #8
 800a936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93a:	e2b2      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a93c:	2310      	movs	r3, #16
 800a93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a942:	e2ae      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a944:	2320      	movs	r3, #32
 800a946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a94a:	e2aa      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a94c:	2340      	movs	r3, #64	@ 0x40
 800a94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a952:	e2a6      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a954:	2380      	movs	r3, #128	@ 0x80
 800a956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a95a:	e2a2      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4a35      	ldr	r2, [pc, #212]	@ (800aa38 <UART_SetConfig+0x344>)
 800a962:	4293      	cmp	r3, r2
 800a964:	d130      	bne.n	800a9c8 <UART_SetConfig+0x2d4>
 800a966:	4b31      	ldr	r3, [pc, #196]	@ (800aa2c <UART_SetConfig+0x338>)
 800a968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a96a:	f003 0307 	and.w	r3, r3, #7
 800a96e:	2b05      	cmp	r3, #5
 800a970:	d826      	bhi.n	800a9c0 <UART_SetConfig+0x2cc>
 800a972:	a201      	add	r2, pc, #4	@ (adr r2, 800a978 <UART_SetConfig+0x284>)
 800a974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a978:	0800a991 	.word	0x0800a991
 800a97c:	0800a999 	.word	0x0800a999
 800a980:	0800a9a1 	.word	0x0800a9a1
 800a984:	0800a9a9 	.word	0x0800a9a9
 800a988:	0800a9b1 	.word	0x0800a9b1
 800a98c:	0800a9b9 	.word	0x0800a9b9
 800a990:	2300      	movs	r3, #0
 800a992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a996:	e284      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a998:	2304      	movs	r3, #4
 800a99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99e:	e280      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a9a0:	2308      	movs	r3, #8
 800a9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a6:	e27c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a9a8:	2310      	movs	r3, #16
 800a9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ae:	e278      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a9b0:	2320      	movs	r3, #32
 800a9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9b6:	e274      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a9b8:	2340      	movs	r3, #64	@ 0x40
 800a9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9be:	e270      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a9c0:	2380      	movs	r3, #128	@ 0x80
 800a9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9c6:	e26c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4a1b      	ldr	r2, [pc, #108]	@ (800aa3c <UART_SetConfig+0x348>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d142      	bne.n	800aa58 <UART_SetConfig+0x364>
 800a9d2:	4b16      	ldr	r3, [pc, #88]	@ (800aa2c <UART_SetConfig+0x338>)
 800a9d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9d6:	f003 0307 	and.w	r3, r3, #7
 800a9da:	2b05      	cmp	r3, #5
 800a9dc:	d838      	bhi.n	800aa50 <UART_SetConfig+0x35c>
 800a9de:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e4 <UART_SetConfig+0x2f0>)
 800a9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e4:	0800a9fd 	.word	0x0800a9fd
 800a9e8:	0800aa05 	.word	0x0800aa05
 800a9ec:	0800aa0d 	.word	0x0800aa0d
 800a9f0:	0800aa15 	.word	0x0800aa15
 800a9f4:	0800aa41 	.word	0x0800aa41
 800a9f8:	0800aa49 	.word	0x0800aa49
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa02:	e24e      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa04:	2304      	movs	r3, #4
 800aa06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa0a:	e24a      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa0c:	2308      	movs	r3, #8
 800aa0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa12:	e246      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa14:	2310      	movs	r3, #16
 800aa16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa1a:	e242      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa1c:	cfff69f3 	.word	0xcfff69f3
 800aa20:	58000c00 	.word	0x58000c00
 800aa24:	11fff4ff 	.word	0x11fff4ff
 800aa28:	40011000 	.word	0x40011000
 800aa2c:	58024400 	.word	0x58024400
 800aa30:	40004400 	.word	0x40004400
 800aa34:	40004800 	.word	0x40004800
 800aa38:	40004c00 	.word	0x40004c00
 800aa3c:	40005000 	.word	0x40005000
 800aa40:	2320      	movs	r3, #32
 800aa42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa46:	e22c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa48:	2340      	movs	r3, #64	@ 0x40
 800aa4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa4e:	e228      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa50:	2380      	movs	r3, #128	@ 0x80
 800aa52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa56:	e224      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4ab1      	ldr	r2, [pc, #708]	@ (800ad24 <UART_SetConfig+0x630>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d176      	bne.n	800ab50 <UART_SetConfig+0x45c>
 800aa62:	4bb1      	ldr	r3, [pc, #708]	@ (800ad28 <UART_SetConfig+0x634>)
 800aa64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa6a:	2b28      	cmp	r3, #40	@ 0x28
 800aa6c:	d86c      	bhi.n	800ab48 <UART_SetConfig+0x454>
 800aa6e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa74 <UART_SetConfig+0x380>)
 800aa70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa74:	0800ab19 	.word	0x0800ab19
 800aa78:	0800ab49 	.word	0x0800ab49
 800aa7c:	0800ab49 	.word	0x0800ab49
 800aa80:	0800ab49 	.word	0x0800ab49
 800aa84:	0800ab49 	.word	0x0800ab49
 800aa88:	0800ab49 	.word	0x0800ab49
 800aa8c:	0800ab49 	.word	0x0800ab49
 800aa90:	0800ab49 	.word	0x0800ab49
 800aa94:	0800ab21 	.word	0x0800ab21
 800aa98:	0800ab49 	.word	0x0800ab49
 800aa9c:	0800ab49 	.word	0x0800ab49
 800aaa0:	0800ab49 	.word	0x0800ab49
 800aaa4:	0800ab49 	.word	0x0800ab49
 800aaa8:	0800ab49 	.word	0x0800ab49
 800aaac:	0800ab49 	.word	0x0800ab49
 800aab0:	0800ab49 	.word	0x0800ab49
 800aab4:	0800ab29 	.word	0x0800ab29
 800aab8:	0800ab49 	.word	0x0800ab49
 800aabc:	0800ab49 	.word	0x0800ab49
 800aac0:	0800ab49 	.word	0x0800ab49
 800aac4:	0800ab49 	.word	0x0800ab49
 800aac8:	0800ab49 	.word	0x0800ab49
 800aacc:	0800ab49 	.word	0x0800ab49
 800aad0:	0800ab49 	.word	0x0800ab49
 800aad4:	0800ab31 	.word	0x0800ab31
 800aad8:	0800ab49 	.word	0x0800ab49
 800aadc:	0800ab49 	.word	0x0800ab49
 800aae0:	0800ab49 	.word	0x0800ab49
 800aae4:	0800ab49 	.word	0x0800ab49
 800aae8:	0800ab49 	.word	0x0800ab49
 800aaec:	0800ab49 	.word	0x0800ab49
 800aaf0:	0800ab49 	.word	0x0800ab49
 800aaf4:	0800ab39 	.word	0x0800ab39
 800aaf8:	0800ab49 	.word	0x0800ab49
 800aafc:	0800ab49 	.word	0x0800ab49
 800ab00:	0800ab49 	.word	0x0800ab49
 800ab04:	0800ab49 	.word	0x0800ab49
 800ab08:	0800ab49 	.word	0x0800ab49
 800ab0c:	0800ab49 	.word	0x0800ab49
 800ab10:	0800ab49 	.word	0x0800ab49
 800ab14:	0800ab41 	.word	0x0800ab41
 800ab18:	2301      	movs	r3, #1
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e1c0      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab20:	2304      	movs	r3, #4
 800ab22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab26:	e1bc      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab28:	2308      	movs	r3, #8
 800ab2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2e:	e1b8      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab30:	2310      	movs	r3, #16
 800ab32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab36:	e1b4      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab38:	2320      	movs	r3, #32
 800ab3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3e:	e1b0      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab40:	2340      	movs	r3, #64	@ 0x40
 800ab42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab46:	e1ac      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab48:	2380      	movs	r3, #128	@ 0x80
 800ab4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab4e:	e1a8      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a75      	ldr	r2, [pc, #468]	@ (800ad2c <UART_SetConfig+0x638>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d130      	bne.n	800abbc <UART_SetConfig+0x4c8>
 800ab5a:	4b73      	ldr	r3, [pc, #460]	@ (800ad28 <UART_SetConfig+0x634>)
 800ab5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab5e:	f003 0307 	and.w	r3, r3, #7
 800ab62:	2b05      	cmp	r3, #5
 800ab64:	d826      	bhi.n	800abb4 <UART_SetConfig+0x4c0>
 800ab66:	a201      	add	r2, pc, #4	@ (adr r2, 800ab6c <UART_SetConfig+0x478>)
 800ab68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab6c:	0800ab85 	.word	0x0800ab85
 800ab70:	0800ab8d 	.word	0x0800ab8d
 800ab74:	0800ab95 	.word	0x0800ab95
 800ab78:	0800ab9d 	.word	0x0800ab9d
 800ab7c:	0800aba5 	.word	0x0800aba5
 800ab80:	0800abad 	.word	0x0800abad
 800ab84:	2300      	movs	r3, #0
 800ab86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8a:	e18a      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab8c:	2304      	movs	r3, #4
 800ab8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab92:	e186      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab94:	2308      	movs	r3, #8
 800ab96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9a:	e182      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ab9c:	2310      	movs	r3, #16
 800ab9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba2:	e17e      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800aba4:	2320      	movs	r3, #32
 800aba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abaa:	e17a      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800abac:	2340      	movs	r3, #64	@ 0x40
 800abae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abb2:	e176      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800abb4:	2380      	movs	r3, #128	@ 0x80
 800abb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abba:	e172      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a5b      	ldr	r2, [pc, #364]	@ (800ad30 <UART_SetConfig+0x63c>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d130      	bne.n	800ac28 <UART_SetConfig+0x534>
 800abc6:	4b58      	ldr	r3, [pc, #352]	@ (800ad28 <UART_SetConfig+0x634>)
 800abc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abca:	f003 0307 	and.w	r3, r3, #7
 800abce:	2b05      	cmp	r3, #5
 800abd0:	d826      	bhi.n	800ac20 <UART_SetConfig+0x52c>
 800abd2:	a201      	add	r2, pc, #4	@ (adr r2, 800abd8 <UART_SetConfig+0x4e4>)
 800abd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd8:	0800abf1 	.word	0x0800abf1
 800abdc:	0800abf9 	.word	0x0800abf9
 800abe0:	0800ac01 	.word	0x0800ac01
 800abe4:	0800ac09 	.word	0x0800ac09
 800abe8:	0800ac11 	.word	0x0800ac11
 800abec:	0800ac19 	.word	0x0800ac19
 800abf0:	2300      	movs	r3, #0
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e154      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800abf8:	2304      	movs	r3, #4
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e150      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ac00:	2308      	movs	r3, #8
 800ac02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac06:	e14c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ac08:	2310      	movs	r3, #16
 800ac0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0e:	e148      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ac10:	2320      	movs	r3, #32
 800ac12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac16:	e144      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ac18:	2340      	movs	r3, #64	@ 0x40
 800ac1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac1e:	e140      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ac20:	2380      	movs	r3, #128	@ 0x80
 800ac22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac26:	e13c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4a41      	ldr	r2, [pc, #260]	@ (800ad34 <UART_SetConfig+0x640>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	f040 8082 	bne.w	800ad38 <UART_SetConfig+0x644>
 800ac34:	4b3c      	ldr	r3, [pc, #240]	@ (800ad28 <UART_SetConfig+0x634>)
 800ac36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ac3c:	2b28      	cmp	r3, #40	@ 0x28
 800ac3e:	d86d      	bhi.n	800ad1c <UART_SetConfig+0x628>
 800ac40:	a201      	add	r2, pc, #4	@ (adr r2, 800ac48 <UART_SetConfig+0x554>)
 800ac42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac46:	bf00      	nop
 800ac48:	0800aced 	.word	0x0800aced
 800ac4c:	0800ad1d 	.word	0x0800ad1d
 800ac50:	0800ad1d 	.word	0x0800ad1d
 800ac54:	0800ad1d 	.word	0x0800ad1d
 800ac58:	0800ad1d 	.word	0x0800ad1d
 800ac5c:	0800ad1d 	.word	0x0800ad1d
 800ac60:	0800ad1d 	.word	0x0800ad1d
 800ac64:	0800ad1d 	.word	0x0800ad1d
 800ac68:	0800acf5 	.word	0x0800acf5
 800ac6c:	0800ad1d 	.word	0x0800ad1d
 800ac70:	0800ad1d 	.word	0x0800ad1d
 800ac74:	0800ad1d 	.word	0x0800ad1d
 800ac78:	0800ad1d 	.word	0x0800ad1d
 800ac7c:	0800ad1d 	.word	0x0800ad1d
 800ac80:	0800ad1d 	.word	0x0800ad1d
 800ac84:	0800ad1d 	.word	0x0800ad1d
 800ac88:	0800acfd 	.word	0x0800acfd
 800ac8c:	0800ad1d 	.word	0x0800ad1d
 800ac90:	0800ad1d 	.word	0x0800ad1d
 800ac94:	0800ad1d 	.word	0x0800ad1d
 800ac98:	0800ad1d 	.word	0x0800ad1d
 800ac9c:	0800ad1d 	.word	0x0800ad1d
 800aca0:	0800ad1d 	.word	0x0800ad1d
 800aca4:	0800ad1d 	.word	0x0800ad1d
 800aca8:	0800ad05 	.word	0x0800ad05
 800acac:	0800ad1d 	.word	0x0800ad1d
 800acb0:	0800ad1d 	.word	0x0800ad1d
 800acb4:	0800ad1d 	.word	0x0800ad1d
 800acb8:	0800ad1d 	.word	0x0800ad1d
 800acbc:	0800ad1d 	.word	0x0800ad1d
 800acc0:	0800ad1d 	.word	0x0800ad1d
 800acc4:	0800ad1d 	.word	0x0800ad1d
 800acc8:	0800ad0d 	.word	0x0800ad0d
 800accc:	0800ad1d 	.word	0x0800ad1d
 800acd0:	0800ad1d 	.word	0x0800ad1d
 800acd4:	0800ad1d 	.word	0x0800ad1d
 800acd8:	0800ad1d 	.word	0x0800ad1d
 800acdc:	0800ad1d 	.word	0x0800ad1d
 800ace0:	0800ad1d 	.word	0x0800ad1d
 800ace4:	0800ad1d 	.word	0x0800ad1d
 800ace8:	0800ad15 	.word	0x0800ad15
 800acec:	2301      	movs	r3, #1
 800acee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acf2:	e0d6      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800acf4:	2304      	movs	r3, #4
 800acf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acfa:	e0d2      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800acfc:	2308      	movs	r3, #8
 800acfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad02:	e0ce      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ad04:	2310      	movs	r3, #16
 800ad06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad0a:	e0ca      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ad0c:	2320      	movs	r3, #32
 800ad0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad12:	e0c6      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ad14:	2340      	movs	r3, #64	@ 0x40
 800ad16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad1a:	e0c2      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ad1c:	2380      	movs	r3, #128	@ 0x80
 800ad1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad22:	e0be      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ad24:	40011400 	.word	0x40011400
 800ad28:	58024400 	.word	0x58024400
 800ad2c:	40007800 	.word	0x40007800
 800ad30:	40007c00 	.word	0x40007c00
 800ad34:	40011800 	.word	0x40011800
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4aad      	ldr	r2, [pc, #692]	@ (800aff4 <UART_SetConfig+0x900>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d176      	bne.n	800ae30 <UART_SetConfig+0x73c>
 800ad42:	4bad      	ldr	r3, [pc, #692]	@ (800aff8 <UART_SetConfig+0x904>)
 800ad44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad4a:	2b28      	cmp	r3, #40	@ 0x28
 800ad4c:	d86c      	bhi.n	800ae28 <UART_SetConfig+0x734>
 800ad4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad54 <UART_SetConfig+0x660>)
 800ad50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad54:	0800adf9 	.word	0x0800adf9
 800ad58:	0800ae29 	.word	0x0800ae29
 800ad5c:	0800ae29 	.word	0x0800ae29
 800ad60:	0800ae29 	.word	0x0800ae29
 800ad64:	0800ae29 	.word	0x0800ae29
 800ad68:	0800ae29 	.word	0x0800ae29
 800ad6c:	0800ae29 	.word	0x0800ae29
 800ad70:	0800ae29 	.word	0x0800ae29
 800ad74:	0800ae01 	.word	0x0800ae01
 800ad78:	0800ae29 	.word	0x0800ae29
 800ad7c:	0800ae29 	.word	0x0800ae29
 800ad80:	0800ae29 	.word	0x0800ae29
 800ad84:	0800ae29 	.word	0x0800ae29
 800ad88:	0800ae29 	.word	0x0800ae29
 800ad8c:	0800ae29 	.word	0x0800ae29
 800ad90:	0800ae29 	.word	0x0800ae29
 800ad94:	0800ae09 	.word	0x0800ae09
 800ad98:	0800ae29 	.word	0x0800ae29
 800ad9c:	0800ae29 	.word	0x0800ae29
 800ada0:	0800ae29 	.word	0x0800ae29
 800ada4:	0800ae29 	.word	0x0800ae29
 800ada8:	0800ae29 	.word	0x0800ae29
 800adac:	0800ae29 	.word	0x0800ae29
 800adb0:	0800ae29 	.word	0x0800ae29
 800adb4:	0800ae11 	.word	0x0800ae11
 800adb8:	0800ae29 	.word	0x0800ae29
 800adbc:	0800ae29 	.word	0x0800ae29
 800adc0:	0800ae29 	.word	0x0800ae29
 800adc4:	0800ae29 	.word	0x0800ae29
 800adc8:	0800ae29 	.word	0x0800ae29
 800adcc:	0800ae29 	.word	0x0800ae29
 800add0:	0800ae29 	.word	0x0800ae29
 800add4:	0800ae19 	.word	0x0800ae19
 800add8:	0800ae29 	.word	0x0800ae29
 800addc:	0800ae29 	.word	0x0800ae29
 800ade0:	0800ae29 	.word	0x0800ae29
 800ade4:	0800ae29 	.word	0x0800ae29
 800ade8:	0800ae29 	.word	0x0800ae29
 800adec:	0800ae29 	.word	0x0800ae29
 800adf0:	0800ae29 	.word	0x0800ae29
 800adf4:	0800ae21 	.word	0x0800ae21
 800adf8:	2301      	movs	r3, #1
 800adfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfe:	e050      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae00:	2304      	movs	r3, #4
 800ae02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae06:	e04c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae08:	2308      	movs	r3, #8
 800ae0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0e:	e048      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae10:	2310      	movs	r3, #16
 800ae12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae16:	e044      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae18:	2320      	movs	r3, #32
 800ae1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae1e:	e040      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae20:	2340      	movs	r3, #64	@ 0x40
 800ae22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae26:	e03c      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae28:	2380      	movs	r3, #128	@ 0x80
 800ae2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae2e:	e038      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a71      	ldr	r2, [pc, #452]	@ (800affc <UART_SetConfig+0x908>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d130      	bne.n	800ae9c <UART_SetConfig+0x7a8>
 800ae3a:	4b6f      	ldr	r3, [pc, #444]	@ (800aff8 <UART_SetConfig+0x904>)
 800ae3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae3e:	f003 0307 	and.w	r3, r3, #7
 800ae42:	2b05      	cmp	r3, #5
 800ae44:	d826      	bhi.n	800ae94 <UART_SetConfig+0x7a0>
 800ae46:	a201      	add	r2, pc, #4	@ (adr r2, 800ae4c <UART_SetConfig+0x758>)
 800ae48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae4c:	0800ae65 	.word	0x0800ae65
 800ae50:	0800ae6d 	.word	0x0800ae6d
 800ae54:	0800ae75 	.word	0x0800ae75
 800ae58:	0800ae7d 	.word	0x0800ae7d
 800ae5c:	0800ae85 	.word	0x0800ae85
 800ae60:	0800ae8d 	.word	0x0800ae8d
 800ae64:	2302      	movs	r3, #2
 800ae66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6a:	e01a      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae6c:	2304      	movs	r3, #4
 800ae6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae72:	e016      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae74:	2308      	movs	r3, #8
 800ae76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7a:	e012      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae7c:	2310      	movs	r3, #16
 800ae7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae82:	e00e      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae84:	2320      	movs	r3, #32
 800ae86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae8a:	e00a      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae8c:	2340      	movs	r3, #64	@ 0x40
 800ae8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae92:	e006      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae94:	2380      	movs	r3, #128	@ 0x80
 800ae96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae9a:	e002      	b.n	800aea2 <UART_SetConfig+0x7ae>
 800ae9c:	2380      	movs	r3, #128	@ 0x80
 800ae9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aea2:	697b      	ldr	r3, [r7, #20]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a55      	ldr	r2, [pc, #340]	@ (800affc <UART_SetConfig+0x908>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	f040 80f8 	bne.w	800b09e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aeae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aeb2:	2b20      	cmp	r3, #32
 800aeb4:	dc46      	bgt.n	800af44 <UART_SetConfig+0x850>
 800aeb6:	2b02      	cmp	r3, #2
 800aeb8:	db75      	blt.n	800afa6 <UART_SetConfig+0x8b2>
 800aeba:	3b02      	subs	r3, #2
 800aebc:	2b1e      	cmp	r3, #30
 800aebe:	d872      	bhi.n	800afa6 <UART_SetConfig+0x8b2>
 800aec0:	a201      	add	r2, pc, #4	@ (adr r2, 800aec8 <UART_SetConfig+0x7d4>)
 800aec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aec6:	bf00      	nop
 800aec8:	0800af4b 	.word	0x0800af4b
 800aecc:	0800afa7 	.word	0x0800afa7
 800aed0:	0800af53 	.word	0x0800af53
 800aed4:	0800afa7 	.word	0x0800afa7
 800aed8:	0800afa7 	.word	0x0800afa7
 800aedc:	0800afa7 	.word	0x0800afa7
 800aee0:	0800af63 	.word	0x0800af63
 800aee4:	0800afa7 	.word	0x0800afa7
 800aee8:	0800afa7 	.word	0x0800afa7
 800aeec:	0800afa7 	.word	0x0800afa7
 800aef0:	0800afa7 	.word	0x0800afa7
 800aef4:	0800afa7 	.word	0x0800afa7
 800aef8:	0800afa7 	.word	0x0800afa7
 800aefc:	0800afa7 	.word	0x0800afa7
 800af00:	0800af73 	.word	0x0800af73
 800af04:	0800afa7 	.word	0x0800afa7
 800af08:	0800afa7 	.word	0x0800afa7
 800af0c:	0800afa7 	.word	0x0800afa7
 800af10:	0800afa7 	.word	0x0800afa7
 800af14:	0800afa7 	.word	0x0800afa7
 800af18:	0800afa7 	.word	0x0800afa7
 800af1c:	0800afa7 	.word	0x0800afa7
 800af20:	0800afa7 	.word	0x0800afa7
 800af24:	0800afa7 	.word	0x0800afa7
 800af28:	0800afa7 	.word	0x0800afa7
 800af2c:	0800afa7 	.word	0x0800afa7
 800af30:	0800afa7 	.word	0x0800afa7
 800af34:	0800afa7 	.word	0x0800afa7
 800af38:	0800afa7 	.word	0x0800afa7
 800af3c:	0800afa7 	.word	0x0800afa7
 800af40:	0800af99 	.word	0x0800af99
 800af44:	2b40      	cmp	r3, #64	@ 0x40
 800af46:	d02a      	beq.n	800af9e <UART_SetConfig+0x8aa>
 800af48:	e02d      	b.n	800afa6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800af4a:	f7fd fbe5 	bl	8008718 <HAL_RCCEx_GetD3PCLK1Freq>
 800af4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af50:	e02f      	b.n	800afb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af56:	4618      	mov	r0, r3
 800af58:	f7fd fbf4 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af60:	e027      	b.n	800afb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af62:	f107 0318 	add.w	r3, r7, #24
 800af66:	4618      	mov	r0, r3
 800af68:	f7fd fd40 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af6c:	69fb      	ldr	r3, [r7, #28]
 800af6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af70:	e01f      	b.n	800afb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af72:	4b21      	ldr	r3, [pc, #132]	@ (800aff8 <UART_SetConfig+0x904>)
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f003 0320 	and.w	r3, r3, #32
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d009      	beq.n	800af92 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af7e:	4b1e      	ldr	r3, [pc, #120]	@ (800aff8 <UART_SetConfig+0x904>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	08db      	lsrs	r3, r3, #3
 800af84:	f003 0303 	and.w	r3, r3, #3
 800af88:	4a1d      	ldr	r2, [pc, #116]	@ (800b000 <UART_SetConfig+0x90c>)
 800af8a:	fa22 f303 	lsr.w	r3, r2, r3
 800af8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af90:	e00f      	b.n	800afb2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800af92:	4b1b      	ldr	r3, [pc, #108]	@ (800b000 <UART_SetConfig+0x90c>)
 800af94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af96:	e00c      	b.n	800afb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800af98:	4b1a      	ldr	r3, [pc, #104]	@ (800b004 <UART_SetConfig+0x910>)
 800af9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af9c:	e009      	b.n	800afb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afa4:	e005      	b.n	800afb2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800afa6:	2300      	movs	r3, #0
 800afa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800afaa:	2301      	movs	r3, #1
 800afac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800afb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	f000 81ee 	beq.w	800b396 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afbe:	4a12      	ldr	r2, [pc, #72]	@ (800b008 <UART_SetConfig+0x914>)
 800afc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afc4:	461a      	mov	r2, r3
 800afc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afc8:	fbb3 f3f2 	udiv	r3, r3, r2
 800afcc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	685a      	ldr	r2, [r3, #4]
 800afd2:	4613      	mov	r3, r2
 800afd4:	005b      	lsls	r3, r3, #1
 800afd6:	4413      	add	r3, r2
 800afd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afda:	429a      	cmp	r2, r3
 800afdc:	d305      	bcc.n	800afea <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d910      	bls.n	800b00c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800afea:	2301      	movs	r3, #1
 800afec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aff0:	e1d1      	b.n	800b396 <UART_SetConfig+0xca2>
 800aff2:	bf00      	nop
 800aff4:	40011c00 	.word	0x40011c00
 800aff8:	58024400 	.word	0x58024400
 800affc:	58000c00 	.word	0x58000c00
 800b000:	03d09000 	.word	0x03d09000
 800b004:	003d0900 	.word	0x003d0900
 800b008:	080228dc 	.word	0x080228dc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b00e:	2200      	movs	r2, #0
 800b010:	60bb      	str	r3, [r7, #8]
 800b012:	60fa      	str	r2, [r7, #12]
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b018:	4ac0      	ldr	r2, [pc, #768]	@ (800b31c <UART_SetConfig+0xc28>)
 800b01a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b01e:	b29b      	uxth	r3, r3
 800b020:	2200      	movs	r2, #0
 800b022:	603b      	str	r3, [r7, #0]
 800b024:	607a      	str	r2, [r7, #4]
 800b026:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b02a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b02e:	f7f5 f9c7 	bl	80003c0 <__aeabi_uldivmod>
 800b032:	4602      	mov	r2, r0
 800b034:	460b      	mov	r3, r1
 800b036:	4610      	mov	r0, r2
 800b038:	4619      	mov	r1, r3
 800b03a:	f04f 0200 	mov.w	r2, #0
 800b03e:	f04f 0300 	mov.w	r3, #0
 800b042:	020b      	lsls	r3, r1, #8
 800b044:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b048:	0202      	lsls	r2, r0, #8
 800b04a:	6979      	ldr	r1, [r7, #20]
 800b04c:	6849      	ldr	r1, [r1, #4]
 800b04e:	0849      	lsrs	r1, r1, #1
 800b050:	2000      	movs	r0, #0
 800b052:	460c      	mov	r4, r1
 800b054:	4605      	mov	r5, r0
 800b056:	eb12 0804 	adds.w	r8, r2, r4
 800b05a:	eb43 0905 	adc.w	r9, r3, r5
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	685b      	ldr	r3, [r3, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	469a      	mov	sl, r3
 800b066:	4693      	mov	fp, r2
 800b068:	4652      	mov	r2, sl
 800b06a:	465b      	mov	r3, fp
 800b06c:	4640      	mov	r0, r8
 800b06e:	4649      	mov	r1, r9
 800b070:	f7f5 f9a6 	bl	80003c0 <__aeabi_uldivmod>
 800b074:	4602      	mov	r2, r0
 800b076:	460b      	mov	r3, r1
 800b078:	4613      	mov	r3, r2
 800b07a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b07c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b07e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b082:	d308      	bcc.n	800b096 <UART_SetConfig+0x9a2>
 800b084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b08a:	d204      	bcs.n	800b096 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b092:	60da      	str	r2, [r3, #12]
 800b094:	e17f      	b.n	800b396 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b096:	2301      	movs	r3, #1
 800b098:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b09c:	e17b      	b.n	800b396 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	69db      	ldr	r3, [r3, #28]
 800b0a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0a6:	f040 80bd 	bne.w	800b224 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b0aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0ae:	2b20      	cmp	r3, #32
 800b0b0:	dc48      	bgt.n	800b144 <UART_SetConfig+0xa50>
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	db7b      	blt.n	800b1ae <UART_SetConfig+0xaba>
 800b0b6:	2b20      	cmp	r3, #32
 800b0b8:	d879      	bhi.n	800b1ae <UART_SetConfig+0xaba>
 800b0ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b0c0 <UART_SetConfig+0x9cc>)
 800b0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c0:	0800b14b 	.word	0x0800b14b
 800b0c4:	0800b153 	.word	0x0800b153
 800b0c8:	0800b1af 	.word	0x0800b1af
 800b0cc:	0800b1af 	.word	0x0800b1af
 800b0d0:	0800b15b 	.word	0x0800b15b
 800b0d4:	0800b1af 	.word	0x0800b1af
 800b0d8:	0800b1af 	.word	0x0800b1af
 800b0dc:	0800b1af 	.word	0x0800b1af
 800b0e0:	0800b16b 	.word	0x0800b16b
 800b0e4:	0800b1af 	.word	0x0800b1af
 800b0e8:	0800b1af 	.word	0x0800b1af
 800b0ec:	0800b1af 	.word	0x0800b1af
 800b0f0:	0800b1af 	.word	0x0800b1af
 800b0f4:	0800b1af 	.word	0x0800b1af
 800b0f8:	0800b1af 	.word	0x0800b1af
 800b0fc:	0800b1af 	.word	0x0800b1af
 800b100:	0800b17b 	.word	0x0800b17b
 800b104:	0800b1af 	.word	0x0800b1af
 800b108:	0800b1af 	.word	0x0800b1af
 800b10c:	0800b1af 	.word	0x0800b1af
 800b110:	0800b1af 	.word	0x0800b1af
 800b114:	0800b1af 	.word	0x0800b1af
 800b118:	0800b1af 	.word	0x0800b1af
 800b11c:	0800b1af 	.word	0x0800b1af
 800b120:	0800b1af 	.word	0x0800b1af
 800b124:	0800b1af 	.word	0x0800b1af
 800b128:	0800b1af 	.word	0x0800b1af
 800b12c:	0800b1af 	.word	0x0800b1af
 800b130:	0800b1af 	.word	0x0800b1af
 800b134:	0800b1af 	.word	0x0800b1af
 800b138:	0800b1af 	.word	0x0800b1af
 800b13c:	0800b1af 	.word	0x0800b1af
 800b140:	0800b1a1 	.word	0x0800b1a1
 800b144:	2b40      	cmp	r3, #64	@ 0x40
 800b146:	d02e      	beq.n	800b1a6 <UART_SetConfig+0xab2>
 800b148:	e031      	b.n	800b1ae <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b14a:	f7fb fc05 	bl	8006958 <HAL_RCC_GetPCLK1Freq>
 800b14e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b150:	e033      	b.n	800b1ba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b152:	f7fb fc17 	bl	8006984 <HAL_RCC_GetPCLK2Freq>
 800b156:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b158:	e02f      	b.n	800b1ba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b15a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b15e:	4618      	mov	r0, r3
 800b160:	f7fd faf0 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b168:	e027      	b.n	800b1ba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b16a:	f107 0318 	add.w	r3, r7, #24
 800b16e:	4618      	mov	r0, r3
 800b170:	f7fd fc3c 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b174:	69fb      	ldr	r3, [r7, #28]
 800b176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b178:	e01f      	b.n	800b1ba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b17a:	4b69      	ldr	r3, [pc, #420]	@ (800b320 <UART_SetConfig+0xc2c>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f003 0320 	and.w	r3, r3, #32
 800b182:	2b00      	cmp	r3, #0
 800b184:	d009      	beq.n	800b19a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b186:	4b66      	ldr	r3, [pc, #408]	@ (800b320 <UART_SetConfig+0xc2c>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	08db      	lsrs	r3, r3, #3
 800b18c:	f003 0303 	and.w	r3, r3, #3
 800b190:	4a64      	ldr	r2, [pc, #400]	@ (800b324 <UART_SetConfig+0xc30>)
 800b192:	fa22 f303 	lsr.w	r3, r2, r3
 800b196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b198:	e00f      	b.n	800b1ba <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800b19a:	4b62      	ldr	r3, [pc, #392]	@ (800b324 <UART_SetConfig+0xc30>)
 800b19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b19e:	e00c      	b.n	800b1ba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b1a0:	4b61      	ldr	r3, [pc, #388]	@ (800b328 <UART_SetConfig+0xc34>)
 800b1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1a4:	e009      	b.n	800b1ba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1ac:	e005      	b.n	800b1ba <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b1b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f000 80ea 	beq.w	800b396 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c6:	4a55      	ldr	r2, [pc, #340]	@ (800b31c <UART_SetConfig+0xc28>)
 800b1c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1d0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1d4:	005a      	lsls	r2, r3, #1
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	085b      	lsrs	r3, r3, #1
 800b1dc:	441a      	add	r2, r3
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ea:	2b0f      	cmp	r3, #15
 800b1ec:	d916      	bls.n	800b21c <UART_SetConfig+0xb28>
 800b1ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1f4:	d212      	bcs.n	800b21c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	f023 030f 	bic.w	r3, r3, #15
 800b1fe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b202:	085b      	lsrs	r3, r3, #1
 800b204:	b29b      	uxth	r3, r3
 800b206:	f003 0307 	and.w	r3, r3, #7
 800b20a:	b29a      	uxth	r2, r3
 800b20c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b20e:	4313      	orrs	r3, r2
 800b210:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b218:	60da      	str	r2, [r3, #12]
 800b21a:	e0bc      	b.n	800b396 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b222:	e0b8      	b.n	800b396 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b224:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b228:	2b20      	cmp	r3, #32
 800b22a:	dc4b      	bgt.n	800b2c4 <UART_SetConfig+0xbd0>
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	f2c0 8087 	blt.w	800b340 <UART_SetConfig+0xc4c>
 800b232:	2b20      	cmp	r3, #32
 800b234:	f200 8084 	bhi.w	800b340 <UART_SetConfig+0xc4c>
 800b238:	a201      	add	r2, pc, #4	@ (adr r2, 800b240 <UART_SetConfig+0xb4c>)
 800b23a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b23e:	bf00      	nop
 800b240:	0800b2cb 	.word	0x0800b2cb
 800b244:	0800b2d3 	.word	0x0800b2d3
 800b248:	0800b341 	.word	0x0800b341
 800b24c:	0800b341 	.word	0x0800b341
 800b250:	0800b2db 	.word	0x0800b2db
 800b254:	0800b341 	.word	0x0800b341
 800b258:	0800b341 	.word	0x0800b341
 800b25c:	0800b341 	.word	0x0800b341
 800b260:	0800b2eb 	.word	0x0800b2eb
 800b264:	0800b341 	.word	0x0800b341
 800b268:	0800b341 	.word	0x0800b341
 800b26c:	0800b341 	.word	0x0800b341
 800b270:	0800b341 	.word	0x0800b341
 800b274:	0800b341 	.word	0x0800b341
 800b278:	0800b341 	.word	0x0800b341
 800b27c:	0800b341 	.word	0x0800b341
 800b280:	0800b2fb 	.word	0x0800b2fb
 800b284:	0800b341 	.word	0x0800b341
 800b288:	0800b341 	.word	0x0800b341
 800b28c:	0800b341 	.word	0x0800b341
 800b290:	0800b341 	.word	0x0800b341
 800b294:	0800b341 	.word	0x0800b341
 800b298:	0800b341 	.word	0x0800b341
 800b29c:	0800b341 	.word	0x0800b341
 800b2a0:	0800b341 	.word	0x0800b341
 800b2a4:	0800b341 	.word	0x0800b341
 800b2a8:	0800b341 	.word	0x0800b341
 800b2ac:	0800b341 	.word	0x0800b341
 800b2b0:	0800b341 	.word	0x0800b341
 800b2b4:	0800b341 	.word	0x0800b341
 800b2b8:	0800b341 	.word	0x0800b341
 800b2bc:	0800b341 	.word	0x0800b341
 800b2c0:	0800b333 	.word	0x0800b333
 800b2c4:	2b40      	cmp	r3, #64	@ 0x40
 800b2c6:	d037      	beq.n	800b338 <UART_SetConfig+0xc44>
 800b2c8:	e03a      	b.n	800b340 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2ca:	f7fb fb45 	bl	8006958 <HAL_RCC_GetPCLK1Freq>
 800b2ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2d0:	e03c      	b.n	800b34c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2d2:	f7fb fb57 	bl	8006984 <HAL_RCC_GetPCLK2Freq>
 800b2d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2d8:	e038      	b.n	800b34c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f7fd fa30 	bl	8008744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2e8:	e030      	b.n	800b34c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2ea:	f107 0318 	add.w	r3, r7, #24
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7fd fb7c 	bl	80089ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b2f4:	69fb      	ldr	r3, [r7, #28]
 800b2f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2f8:	e028      	b.n	800b34c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2fa:	4b09      	ldr	r3, [pc, #36]	@ (800b320 <UART_SetConfig+0xc2c>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f003 0320 	and.w	r3, r3, #32
 800b302:	2b00      	cmp	r3, #0
 800b304:	d012      	beq.n	800b32c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b306:	4b06      	ldr	r3, [pc, #24]	@ (800b320 <UART_SetConfig+0xc2c>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	08db      	lsrs	r3, r3, #3
 800b30c:	f003 0303 	and.w	r3, r3, #3
 800b310:	4a04      	ldr	r2, [pc, #16]	@ (800b324 <UART_SetConfig+0xc30>)
 800b312:	fa22 f303 	lsr.w	r3, r2, r3
 800b316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b318:	e018      	b.n	800b34c <UART_SetConfig+0xc58>
 800b31a:	bf00      	nop
 800b31c:	080228dc 	.word	0x080228dc
 800b320:	58024400 	.word	0x58024400
 800b324:	03d09000 	.word	0x03d09000
 800b328:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800b32c:	4b24      	ldr	r3, [pc, #144]	@ (800b3c0 <UART_SetConfig+0xccc>)
 800b32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b330:	e00c      	b.n	800b34c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b332:	4b24      	ldr	r3, [pc, #144]	@ (800b3c4 <UART_SetConfig+0xcd0>)
 800b334:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b336:	e009      	b.n	800b34c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b338:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b33c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b33e:	e005      	b.n	800b34c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800b340:	2300      	movs	r3, #0
 800b342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b344:	2301      	movs	r3, #1
 800b346:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b34a:	bf00      	nop
    }

    if (pclk != 0U)
 800b34c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d021      	beq.n	800b396 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b356:	4a1c      	ldr	r2, [pc, #112]	@ (800b3c8 <UART_SetConfig+0xcd4>)
 800b358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b35c:	461a      	mov	r2, r3
 800b35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b360:	fbb3 f2f2 	udiv	r2, r3, r2
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	685b      	ldr	r3, [r3, #4]
 800b368:	085b      	lsrs	r3, r3, #1
 800b36a:	441a      	add	r2, r3
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	685b      	ldr	r3, [r3, #4]
 800b370:	fbb2 f3f3 	udiv	r3, r2, r3
 800b374:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b378:	2b0f      	cmp	r3, #15
 800b37a:	d909      	bls.n	800b390 <UART_SetConfig+0xc9c>
 800b37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b37e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b382:	d205      	bcs.n	800b390 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b386:	b29a      	uxth	r2, r3
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	60da      	str	r2, [r3, #12]
 800b38e:	e002      	b.n	800b396 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	2201      	movs	r2, #1
 800b39a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b3b2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3748      	adds	r7, #72	@ 0x48
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b3c0:	03d09000 	.word	0x03d09000
 800b3c4:	003d0900 	.word	0x003d0900
 800b3c8:	080228dc 	.word	0x080228dc

0800b3cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3d8:	f003 0308 	and.w	r3, r3, #8
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d00a      	beq.n	800b3f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	685b      	ldr	r3, [r3, #4]
 800b3e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	430a      	orrs	r2, r1
 800b3f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3fa:	f003 0301 	and.w	r3, r3, #1
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d00a      	beq.n	800b418 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	430a      	orrs	r2, r1
 800b416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b41c:	f003 0302 	and.w	r3, r3, #2
 800b420:	2b00      	cmp	r3, #0
 800b422:	d00a      	beq.n	800b43a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	685b      	ldr	r3, [r3, #4]
 800b42a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	430a      	orrs	r2, r1
 800b438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b43e:	f003 0304 	and.w	r3, r3, #4
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00a      	beq.n	800b45c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	430a      	orrs	r2, r1
 800b45a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b460:	f003 0310 	and.w	r3, r3, #16
 800b464:	2b00      	cmp	r3, #0
 800b466:	d00a      	beq.n	800b47e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	430a      	orrs	r2, r1
 800b47c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b482:	f003 0320 	and.w	r3, r3, #32
 800b486:	2b00      	cmp	r3, #0
 800b488:	d00a      	beq.n	800b4a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	430a      	orrs	r2, r1
 800b49e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d01a      	beq.n	800b4e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	430a      	orrs	r2, r1
 800b4c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4ca:	d10a      	bne.n	800b4e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	430a      	orrs	r2, r1
 800b4e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d00a      	beq.n	800b504 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	430a      	orrs	r2, r1
 800b502:	605a      	str	r2, [r3, #4]
  }
}
 800b504:	bf00      	nop
 800b506:	370c      	adds	r7, #12
 800b508:	46bd      	mov	sp, r7
 800b50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50e:	4770      	bx	lr

0800b510 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b098      	sub	sp, #96	@ 0x60
 800b514:	af02      	add	r7, sp, #8
 800b516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2200      	movs	r2, #0
 800b51c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b520:	f7f6 fbda 	bl	8001cd8 <HAL_GetTick>
 800b524:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f003 0308 	and.w	r3, r3, #8
 800b530:	2b08      	cmp	r3, #8
 800b532:	d12f      	bne.n	800b594 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b534:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b538:	9300      	str	r3, [sp, #0]
 800b53a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b53c:	2200      	movs	r2, #0
 800b53e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f88e 	bl	800b664 <UART_WaitOnFlagUntilTimeout>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d022      	beq.n	800b594 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b556:	e853 3f00 	ldrex	r3, [r3]
 800b55a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b55c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b562:	653b      	str	r3, [r7, #80]	@ 0x50
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	461a      	mov	r2, r3
 800b56a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b56c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b56e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b570:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b574:	e841 2300 	strex	r3, r2, [r1]
 800b578:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b57a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d1e6      	bne.n	800b54e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2220      	movs	r2, #32
 800b584:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2200      	movs	r2, #0
 800b58c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b590:	2303      	movs	r3, #3
 800b592:	e063      	b.n	800b65c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f003 0304 	and.w	r3, r3, #4
 800b59e:	2b04      	cmp	r3, #4
 800b5a0:	d149      	bne.n	800b636 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5a6:	9300      	str	r3, [sp, #0]
 800b5a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 f857 	bl	800b664 <UART_WaitOnFlagUntilTimeout>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d03c      	beq.n	800b636 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c4:	e853 3f00 	ldrex	r3, [r3]
 800b5c8:	623b      	str	r3, [r7, #32]
   return(result);
 800b5ca:	6a3b      	ldr	r3, [r7, #32]
 800b5cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5da:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5e2:	e841 2300 	strex	r3, r2, [r1]
 800b5e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d1e6      	bne.n	800b5bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	3308      	adds	r3, #8
 800b5f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	e853 3f00 	ldrex	r3, [r3]
 800b5fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	f023 0301 	bic.w	r3, r3, #1
 800b604:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	3308      	adds	r3, #8
 800b60c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b60e:	61fa      	str	r2, [r7, #28]
 800b610:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b612:	69b9      	ldr	r1, [r7, #24]
 800b614:	69fa      	ldr	r2, [r7, #28]
 800b616:	e841 2300 	strex	r3, r2, [r1]
 800b61a:	617b      	str	r3, [r7, #20]
   return(result);
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d1e5      	bne.n	800b5ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2220      	movs	r2, #32
 800b626:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2200      	movs	r2, #0
 800b62e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b632:	2303      	movs	r3, #3
 800b634:	e012      	b.n	800b65c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2220      	movs	r2, #32
 800b63a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2220      	movs	r2, #32
 800b642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2200      	movs	r2, #0
 800b64a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2200      	movs	r2, #0
 800b650:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2200      	movs	r2, #0
 800b656:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b65a:	2300      	movs	r3, #0
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3758      	adds	r7, #88	@ 0x58
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	60f8      	str	r0, [r7, #12]
 800b66c:	60b9      	str	r1, [r7, #8]
 800b66e:	603b      	str	r3, [r7, #0]
 800b670:	4613      	mov	r3, r2
 800b672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b674:	e04f      	b.n	800b716 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b676:	69bb      	ldr	r3, [r7, #24]
 800b678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b67c:	d04b      	beq.n	800b716 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b67e:	f7f6 fb2b 	bl	8001cd8 <HAL_GetTick>
 800b682:	4602      	mov	r2, r0
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	1ad3      	subs	r3, r2, r3
 800b688:	69ba      	ldr	r2, [r7, #24]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d302      	bcc.n	800b694 <UART_WaitOnFlagUntilTimeout+0x30>
 800b68e:	69bb      	ldr	r3, [r7, #24]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d101      	bne.n	800b698 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b694:	2303      	movs	r3, #3
 800b696:	e04e      	b.n	800b736 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f003 0304 	and.w	r3, r3, #4
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d037      	beq.n	800b716 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	2b80      	cmp	r3, #128	@ 0x80
 800b6aa:	d034      	beq.n	800b716 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	2b40      	cmp	r3, #64	@ 0x40
 800b6b0:	d031      	beq.n	800b716 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	69db      	ldr	r3, [r3, #28]
 800b6b8:	f003 0308 	and.w	r3, r3, #8
 800b6bc:	2b08      	cmp	r3, #8
 800b6be:	d110      	bne.n	800b6e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	2208      	movs	r2, #8
 800b6c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f000 f839 	bl	800b740 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2208      	movs	r2, #8
 800b6d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e029      	b.n	800b736 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	69db      	ldr	r3, [r3, #28]
 800b6e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6f0:	d111      	bne.n	800b716 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b6fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6fc:	68f8      	ldr	r0, [r7, #12]
 800b6fe:	f000 f81f 	bl	800b740 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2220      	movs	r2, #32
 800b706:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b712:	2303      	movs	r3, #3
 800b714:	e00f      	b.n	800b736 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	69da      	ldr	r2, [r3, #28]
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	4013      	ands	r3, r2
 800b720:	68ba      	ldr	r2, [r7, #8]
 800b722:	429a      	cmp	r2, r3
 800b724:	bf0c      	ite	eq
 800b726:	2301      	moveq	r3, #1
 800b728:	2300      	movne	r3, #0
 800b72a:	b2db      	uxtb	r3, r3
 800b72c:	461a      	mov	r2, r3
 800b72e:	79fb      	ldrb	r3, [r7, #7]
 800b730:	429a      	cmp	r2, r3
 800b732:	d0a0      	beq.n	800b676 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b734:	2300      	movs	r3, #0
}
 800b736:	4618      	mov	r0, r3
 800b738:	3710      	adds	r7, #16
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
	...

0800b740 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b740:	b480      	push	{r7}
 800b742:	b095      	sub	sp, #84	@ 0x54
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b750:	e853 3f00 	ldrex	r3, [r3]
 800b754:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b758:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b75c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	461a      	mov	r2, r3
 800b764:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b766:	643b      	str	r3, [r7, #64]	@ 0x40
 800b768:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b76a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b76c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b76e:	e841 2300 	strex	r3, r2, [r1]
 800b772:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b776:	2b00      	cmp	r3, #0
 800b778:	d1e6      	bne.n	800b748 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	3308      	adds	r3, #8
 800b780:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b782:	6a3b      	ldr	r3, [r7, #32]
 800b784:	e853 3f00 	ldrex	r3, [r3]
 800b788:	61fb      	str	r3, [r7, #28]
   return(result);
 800b78a:	69fa      	ldr	r2, [r7, #28]
 800b78c:	4b1e      	ldr	r3, [pc, #120]	@ (800b808 <UART_EndRxTransfer+0xc8>)
 800b78e:	4013      	ands	r3, r2
 800b790:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	3308      	adds	r3, #8
 800b798:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b79a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b79c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b79e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7a2:	e841 2300 	strex	r3, r2, [r1]
 800b7a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d1e5      	bne.n	800b77a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d118      	bne.n	800b7e8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	e853 3f00 	ldrex	r3, [r3]
 800b7c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	f023 0310 	bic.w	r3, r3, #16
 800b7ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	461a      	mov	r2, r3
 800b7d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7d4:	61bb      	str	r3, [r7, #24]
 800b7d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7d8:	6979      	ldr	r1, [r7, #20]
 800b7da:	69ba      	ldr	r2, [r7, #24]
 800b7dc:	e841 2300 	strex	r3, r2, [r1]
 800b7e0:	613b      	str	r3, [r7, #16]
   return(result);
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d1e6      	bne.n	800b7b6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2220      	movs	r2, #32
 800b7ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b7fc:	bf00      	nop
 800b7fe:	3754      	adds	r7, #84	@ 0x54
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr
 800b808:	effffffe 	.word	0xeffffffe

0800b80c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b08f      	sub	sp, #60	@ 0x3c
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b81a:	2b21      	cmp	r3, #33	@ 0x21
 800b81c:	d14c      	bne.n	800b8b8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b824:	b29b      	uxth	r3, r3
 800b826:	2b00      	cmp	r3, #0
 800b828:	d132      	bne.n	800b890 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b830:	6a3b      	ldr	r3, [r7, #32]
 800b832:	e853 3f00 	ldrex	r3, [r3]
 800b836:	61fb      	str	r3, [r7, #28]
   return(result);
 800b838:	69fb      	ldr	r3, [r7, #28]
 800b83a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b83e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	461a      	mov	r2, r3
 800b846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b84a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b84c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b84e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b850:	e841 2300 	strex	r3, r2, [r1]
 800b854:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1e6      	bne.n	800b82a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	e853 3f00 	ldrex	r3, [r3]
 800b868:	60bb      	str	r3, [r7, #8]
   return(result);
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b870:	633b      	str	r3, [r7, #48]	@ 0x30
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	461a      	mov	r2, r3
 800b878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b87a:	61bb      	str	r3, [r7, #24]
 800b87c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87e:	6979      	ldr	r1, [r7, #20]
 800b880:	69ba      	ldr	r2, [r7, #24]
 800b882:	e841 2300 	strex	r3, r2, [r1]
 800b886:	613b      	str	r3, [r7, #16]
   return(result);
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d1e6      	bne.n	800b85c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800b88e:	e013      	b.n	800b8b8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b894:	781a      	ldrb	r2, [r3, #0]
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8a0:	1c5a      	adds	r2, r3, #1
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b8ac:	b29b      	uxth	r3, r3
 800b8ae:	3b01      	subs	r3, #1
 800b8b0:	b29a      	uxth	r2, r3
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800b8b8:	bf00      	nop
 800b8ba:	373c      	adds	r7, #60	@ 0x3c
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr

0800b8c4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b091      	sub	sp, #68	@ 0x44
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8d2:	2b21      	cmp	r3, #33	@ 0x21
 800b8d4:	d151      	bne.n	800b97a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b8dc:	b29b      	uxth	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d132      	bne.n	800b948 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ea:	e853 3f00 	ldrex	r3, [r3]
 800b8ee:	623b      	str	r3, [r7, #32]
   return(result);
 800b8f0:	6a3b      	ldr	r3, [r7, #32]
 800b8f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	461a      	mov	r2, r3
 800b8fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b900:	633b      	str	r3, [r7, #48]	@ 0x30
 800b902:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b904:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b908:	e841 2300 	strex	r3, r2, [r1]
 800b90c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b90e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1e6      	bne.n	800b8e2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	e853 3f00 	ldrex	r3, [r3]
 800b920:	60fb      	str	r3, [r7, #12]
   return(result);
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b928:	637b      	str	r3, [r7, #52]	@ 0x34
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	461a      	mov	r2, r3
 800b930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b932:	61fb      	str	r3, [r7, #28]
 800b934:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b936:	69b9      	ldr	r1, [r7, #24]
 800b938:	69fa      	ldr	r2, [r7, #28]
 800b93a:	e841 2300 	strex	r3, r2, [r1]
 800b93e:	617b      	str	r3, [r7, #20]
   return(result);
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d1e6      	bne.n	800b914 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800b946:	e018      	b.n	800b97a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b94e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b950:	881b      	ldrh	r3, [r3, #0]
 800b952:	461a      	mov	r2, r3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b95c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b962:	1c9a      	adds	r2, r3, #2
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b96e:	b29b      	uxth	r3, r3
 800b970:	3b01      	subs	r3, #1
 800b972:	b29a      	uxth	r2, r3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800b97a:	bf00      	nop
 800b97c:	3744      	adds	r7, #68	@ 0x44
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b986:	b480      	push	{r7}
 800b988:	b091      	sub	sp, #68	@ 0x44
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b994:	2b21      	cmp	r3, #33	@ 0x21
 800b996:	d160      	bne.n	800ba5a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b99e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800b9a0:	e057      	b.n	800ba52 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b9a8:	b29b      	uxth	r3, r3
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d133      	bne.n	800ba16 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b8:	e853 3f00 	ldrex	r3, [r3]
 800b9bc:	623b      	str	r3, [r7, #32]
   return(result);
 800b9be:	6a3b      	ldr	r3, [r7, #32]
 800b9c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b9c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	3308      	adds	r3, #8
 800b9cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9ce:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9d6:	e841 2300 	strex	r3, r2, [r1]
 800b9da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d1e5      	bne.n	800b9ae <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	e853 3f00 	ldrex	r3, [r3]
 800b9ee:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	461a      	mov	r2, r3
 800b9fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba00:	61fb      	str	r3, [r7, #28]
 800ba02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba04:	69b9      	ldr	r1, [r7, #24]
 800ba06:	69fa      	ldr	r2, [r7, #28]
 800ba08:	e841 2300 	strex	r3, r2, [r1]
 800ba0c:	617b      	str	r3, [r7, #20]
   return(result);
 800ba0e:	697b      	ldr	r3, [r7, #20]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d1e6      	bne.n	800b9e2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ba14:	e021      	b.n	800ba5a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	69db      	ldr	r3, [r3, #28]
 800ba1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d013      	beq.n	800ba4c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba28:	781a      	ldrb	r2, [r3, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba34:	1c5a      	adds	r2, r3, #1
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ba40:	b29b      	uxth	r3, r3
 800ba42:	3b01      	subs	r3, #1
 800ba44:	b29a      	uxth	r2, r3
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ba4c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ba52:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d1a4      	bne.n	800b9a2 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ba58:	e7ff      	b.n	800ba5a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800ba5a:	bf00      	nop
 800ba5c:	3744      	adds	r7, #68	@ 0x44
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba64:	4770      	bx	lr

0800ba66 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ba66:	b480      	push	{r7}
 800ba68:	b091      	sub	sp, #68	@ 0x44
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba74:	2b21      	cmp	r3, #33	@ 0x21
 800ba76:	d165      	bne.n	800bb44 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba7e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ba80:	e05c      	b.n	800bb3c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ba88:	b29b      	uxth	r3, r3
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d133      	bne.n	800baf6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	3308      	adds	r3, #8
 800ba94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba96:	6a3b      	ldr	r3, [r7, #32]
 800ba98:	e853 3f00 	ldrex	r3, [r3]
 800ba9c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba9e:	69fb      	ldr	r3, [r7, #28]
 800baa0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800baa4:	637b      	str	r3, [r7, #52]	@ 0x34
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	3308      	adds	r3, #8
 800baac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800baae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bab0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bab2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bab4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bab6:	e841 2300 	strex	r3, r2, [r1]
 800baba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800babc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1e5      	bne.n	800ba8e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	e853 3f00 	ldrex	r3, [r3]
 800bace:	60bb      	str	r3, [r7, #8]
   return(result);
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bad6:	633b      	str	r3, [r7, #48]	@ 0x30
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	461a      	mov	r2, r3
 800bade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae0:	61bb      	str	r3, [r7, #24]
 800bae2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae4:	6979      	ldr	r1, [r7, #20]
 800bae6:	69ba      	ldr	r2, [r7, #24]
 800bae8:	e841 2300 	strex	r3, r2, [r1]
 800baec:	613b      	str	r3, [r7, #16]
   return(result);
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d1e6      	bne.n	800bac2 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800baf4:	e026      	b.n	800bb44 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	69db      	ldr	r3, [r3, #28]
 800bafc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d018      	beq.n	800bb36 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb08:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800bb0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb0c:	881b      	ldrh	r3, [r3, #0]
 800bb0e:	461a      	mov	r2, r3
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb18:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb1e:	1c9a      	adds	r2, r3, #2
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bb2a:	b29b      	uxth	r3, r3
 800bb2c:	3b01      	subs	r3, #1
 800bb2e:	b29a      	uxth	r2, r3
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800bb36:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bb38:	3b01      	subs	r3, #1
 800bb3a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bb3c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d19f      	bne.n	800ba82 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800bb42:	e7ff      	b.n	800bb44 <UART_TxISR_16BIT_FIFOEN+0xde>
 800bb44:	bf00      	nop
 800bb46:	3744      	adds	r7, #68	@ 0x44
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4e:	4770      	bx	lr

0800bb50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bb50:	b480      	push	{r7}
 800bb52:	b085      	sub	sp, #20
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb5e:	2b01      	cmp	r3, #1
 800bb60:	d101      	bne.n	800bb66 <HAL_UARTEx_DisableFifoMode+0x16>
 800bb62:	2302      	movs	r3, #2
 800bb64:	e027      	b.n	800bbb6 <HAL_UARTEx_DisableFifoMode+0x66>
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2201      	movs	r2, #1
 800bb6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2224      	movs	r2, #36	@ 0x24
 800bb72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	681a      	ldr	r2, [r3, #0]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f022 0201 	bic.w	r2, r2, #1
 800bb8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bb94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2220      	movs	r2, #32
 800bba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bbb4:	2300      	movs	r3, #0
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3714      	adds	r7, #20
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc0:	4770      	bx	lr

0800bbc2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bbc2:	b580      	push	{r7, lr}
 800bbc4:	b084      	sub	sp, #16
 800bbc6:	af00      	add	r7, sp, #0
 800bbc8:	6078      	str	r0, [r7, #4]
 800bbca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d101      	bne.n	800bbda <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bbd6:	2302      	movs	r3, #2
 800bbd8:	e02d      	b.n	800bc36 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2224      	movs	r2, #36	@ 0x24
 800bbe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	681a      	ldr	r2, [r3, #0]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f022 0201 	bic.w	r2, r2, #1
 800bc00:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	689b      	ldr	r3, [r3, #8]
 800bc08:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	683a      	ldr	r2, [r7, #0]
 800bc12:	430a      	orrs	r2, r1
 800bc14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f000 f850 	bl	800bcbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	68fa      	ldr	r2, [r7, #12]
 800bc22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2220      	movs	r2, #32
 800bc28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc34:	2300      	movs	r3, #0
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3710      	adds	r7, #16
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}

0800bc3e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b084      	sub	sp, #16
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
 800bc46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	d101      	bne.n	800bc56 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bc52:	2302      	movs	r3, #2
 800bc54:	e02d      	b.n	800bcb2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2201      	movs	r2, #1
 800bc5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2224      	movs	r2, #36	@ 0x24
 800bc62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	681a      	ldr	r2, [r3, #0]
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f022 0201 	bic.w	r2, r2, #1
 800bc7c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	683a      	ldr	r2, [r7, #0]
 800bc8e:	430a      	orrs	r2, r1
 800bc90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f000 f812 	bl	800bcbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	68fa      	ldr	r2, [r7, #12]
 800bc9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2220      	movs	r2, #32
 800bca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
	...

0800bcbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b085      	sub	sp, #20
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d108      	bne.n	800bcde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2201      	movs	r2, #1
 800bcd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bcdc:	e031      	b.n	800bd42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bcde:	2310      	movs	r3, #16
 800bce0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bce2:	2310      	movs	r3, #16
 800bce4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	0e5b      	lsrs	r3, r3, #25
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	f003 0307 	and.w	r3, r3, #7
 800bcf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	0f5b      	lsrs	r3, r3, #29
 800bcfe:	b2db      	uxtb	r3, r3
 800bd00:	f003 0307 	and.w	r3, r3, #7
 800bd04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd06:	7bbb      	ldrb	r3, [r7, #14]
 800bd08:	7b3a      	ldrb	r2, [r7, #12]
 800bd0a:	4911      	ldr	r1, [pc, #68]	@ (800bd50 <UARTEx_SetNbDataToProcess+0x94>)
 800bd0c:	5c8a      	ldrb	r2, [r1, r2]
 800bd0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bd12:	7b3a      	ldrb	r2, [r7, #12]
 800bd14:	490f      	ldr	r1, [pc, #60]	@ (800bd54 <UARTEx_SetNbDataToProcess+0x98>)
 800bd16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd18:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd24:	7bfb      	ldrb	r3, [r7, #15]
 800bd26:	7b7a      	ldrb	r2, [r7, #13]
 800bd28:	4909      	ldr	r1, [pc, #36]	@ (800bd50 <UARTEx_SetNbDataToProcess+0x94>)
 800bd2a:	5c8a      	ldrb	r2, [r1, r2]
 800bd2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bd30:	7b7a      	ldrb	r2, [r7, #13]
 800bd32:	4908      	ldr	r1, [pc, #32]	@ (800bd54 <UARTEx_SetNbDataToProcess+0x98>)
 800bd34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd36:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd3a:	b29a      	uxth	r2, r3
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bd42:	bf00      	nop
 800bd44:	3714      	adds	r7, #20
 800bd46:	46bd      	mov	sp, r7
 800bd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4c:	4770      	bx	lr
 800bd4e:	bf00      	nop
 800bd50:	080228f4 	.word	0x080228f4
 800bd54:	080228fc 	.word	0x080228fc

0800bd58 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af04      	add	r7, sp, #16
  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800bd5e:	2100      	movs	r1, #0
 800bd60:	2000      	movs	r0, #0
 800bd62:	f004 fe49 	bl	80109f8 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800bd66:	4b1c      	ldr	r3, [pc, #112]	@ (800bdd8 <MX_LWIP_Init+0x80>)
 800bd68:	2200      	movs	r2, #0
 800bd6a:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800bd6c:	4b1b      	ldr	r3, [pc, #108]	@ (800bddc <MX_LWIP_Init+0x84>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800bd72:	4b1b      	ldr	r3, [pc, #108]	@ (800bde0 <MX_LWIP_Init+0x88>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800bd78:	4b1a      	ldr	r3, [pc, #104]	@ (800bde4 <MX_LWIP_Init+0x8c>)
 800bd7a:	9302      	str	r3, [sp, #8]
 800bd7c:	4b1a      	ldr	r3, [pc, #104]	@ (800bde8 <MX_LWIP_Init+0x90>)
 800bd7e:	9301      	str	r3, [sp, #4]
 800bd80:	2300      	movs	r3, #0
 800bd82:	9300      	str	r3, [sp, #0]
 800bd84:	4b16      	ldr	r3, [pc, #88]	@ (800bde0 <MX_LWIP_Init+0x88>)
 800bd86:	4a15      	ldr	r2, [pc, #84]	@ (800bddc <MX_LWIP_Init+0x84>)
 800bd88:	4913      	ldr	r1, [pc, #76]	@ (800bdd8 <MX_LWIP_Init+0x80>)
 800bd8a:	4818      	ldr	r0, [pc, #96]	@ (800bdec <MX_LWIP_Init+0x94>)
 800bd8c:	f005 fcb6 	bl	80116fc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800bd90:	4816      	ldr	r0, [pc, #88]	@ (800bdec <MX_LWIP_Init+0x94>)
 800bd92:	f005 fe6d 	bl	8011a70 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800bd96:	4815      	ldr	r0, [pc, #84]	@ (800bdec <MX_LWIP_Init+0x94>)
 800bd98:	f005 fe7a 	bl	8011a90 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800bd9c:	4914      	ldr	r1, [pc, #80]	@ (800bdf0 <MX_LWIP_Init+0x98>)
 800bd9e:	4813      	ldr	r0, [pc, #76]	@ (800bdec <MX_LWIP_Init+0x94>)
 800bda0:	f005 ff7c 	bl	8011c9c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800bda4:	2224      	movs	r2, #36	@ 0x24
 800bda6:	2100      	movs	r1, #0
 800bda8:	4812      	ldr	r0, [pc, #72]	@ (800bdf4 <MX_LWIP_Init+0x9c>)
 800bdaa:	f011 fe7b 	bl	801daa4 <memset>
  attributes.name = "EthLink";
 800bdae:	4b11      	ldr	r3, [pc, #68]	@ (800bdf4 <MX_LWIP_Init+0x9c>)
 800bdb0:	4a11      	ldr	r2, [pc, #68]	@ (800bdf8 <MX_LWIP_Init+0xa0>)
 800bdb2:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800bdb4:	4b0f      	ldr	r3, [pc, #60]	@ (800bdf4 <MX_LWIP_Init+0x9c>)
 800bdb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bdba:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800bdbc:	4b0d      	ldr	r3, [pc, #52]	@ (800bdf4 <MX_LWIP_Init+0x9c>)
 800bdbe:	2210      	movs	r2, #16
 800bdc0:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800bdc2:	4a0c      	ldr	r2, [pc, #48]	@ (800bdf4 <MX_LWIP_Init+0x9c>)
 800bdc4:	4909      	ldr	r1, [pc, #36]	@ (800bdec <MX_LWIP_Init+0x94>)
 800bdc6:	480d      	ldr	r0, [pc, #52]	@ (800bdfc <MX_LWIP_Init+0xa4>)
 800bdc8:	f000 fd9d 	bl	800c906 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800bdcc:	4807      	ldr	r0, [pc, #28]	@ (800bdec <MX_LWIP_Init+0x94>)
 800bdce:	f00d f8c9 	bl	8018f64 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800bdd2:	bf00      	nop
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}
 800bdd8:	24004fd4 	.word	0x24004fd4
 800bddc:	24004fd8 	.word	0x24004fd8
 800bde0:	24004fdc 	.word	0x24004fdc
 800bde4:	08010935 	.word	0x08010935
 800bde8:	0800c279 	.word	0x0800c279
 800bdec:	24004f9c 	.word	0x24004f9c
 800bdf0:	0800be01 	.word	0x0800be01
 800bdf4:	24004fe0 	.word	0x24004fe0
 800bdf8:	0801f99c 	.word	0x0801f99c
 800bdfc:	0800c55d 	.word	0x0800c55d

0800be00 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800be00:	b480      	push	{r7}
 800be02:	b083      	sub	sp, #12
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800be08:	bf00      	nop
 800be0a:	370c      	adds	r7, #12
 800be0c:	46bd      	mov	sp, r7
 800be0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be12:	4770      	bx	lr

0800be14 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b0aa      	sub	sp, #168	@ 0xa8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800be1c:	2300      	movs	r3, #0
 800be1e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800be22:	2300      	movs	r3, #0
 800be24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800be28:	2300      	movs	r3, #0
 800be2a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800be2e:	f107 0310 	add.w	r3, r7, #16
 800be32:	2264      	movs	r2, #100	@ 0x64
 800be34:	2100      	movs	r1, #0
 800be36:	4618      	mov	r0, r3
 800be38:	f011 fe34 	bl	801daa4 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800be3c:	4b89      	ldr	r3, [pc, #548]	@ (800c064 <low_level_init+0x250>)
 800be3e:	4a8a      	ldr	r2, [pc, #552]	@ (800c068 <low_level_init+0x254>)
 800be40:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800be42:	2300      	movs	r3, #0
 800be44:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800be46:	2380      	movs	r3, #128	@ 0x80
 800be48:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800be4a:	23e1      	movs	r3, #225	@ 0xe1
 800be4c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800be4e:	2300      	movs	r3, #0
 800be50:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800be52:	2300      	movs	r3, #0
 800be54:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800be56:	2300      	movs	r3, #0
 800be58:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800be5a:	4a82      	ldr	r2, [pc, #520]	@ (800c064 <low_level_init+0x250>)
 800be5c:	f107 0308 	add.w	r3, r7, #8
 800be60:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800be62:	4b80      	ldr	r3, [pc, #512]	@ (800c064 <low_level_init+0x250>)
 800be64:	2201      	movs	r2, #1
 800be66:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800be68:	4b7e      	ldr	r3, [pc, #504]	@ (800c064 <low_level_init+0x250>)
 800be6a:	4a80      	ldr	r2, [pc, #512]	@ (800c06c <low_level_init+0x258>)
 800be6c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800be6e:	4b7d      	ldr	r3, [pc, #500]	@ (800c064 <low_level_init+0x250>)
 800be70:	4a7f      	ldr	r2, [pc, #508]	@ (800c070 <low_level_init+0x25c>)
 800be72:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800be74:	4b7b      	ldr	r3, [pc, #492]	@ (800c064 <low_level_init+0x250>)
 800be76:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800be7a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800be7c:	4879      	ldr	r0, [pc, #484]	@ (800c064 <low_level_init+0x250>)
 800be7e:	f7f7 ffeb 	bl	8003e58 <HAL_ETH_Init>
 800be82:	4603      	mov	r3, r0
 800be84:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800be88:	2238      	movs	r2, #56	@ 0x38
 800be8a:	2100      	movs	r1, #0
 800be8c:	4879      	ldr	r0, [pc, #484]	@ (800c074 <low_level_init+0x260>)
 800be8e:	f011 fe09 	bl	801daa4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800be92:	4b78      	ldr	r3, [pc, #480]	@ (800c074 <low_level_init+0x260>)
 800be94:	2221      	movs	r2, #33	@ 0x21
 800be96:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800be98:	4b76      	ldr	r3, [pc, #472]	@ (800c074 <low_level_init+0x260>)
 800be9a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800be9e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800bea0:	4b74      	ldr	r3, [pc, #464]	@ (800c074 <low_level_init+0x260>)
 800bea2:	2200      	movs	r2, #0
 800bea4:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800bea6:	4874      	ldr	r0, [pc, #464]	@ (800c078 <low_level_init+0x264>)
 800bea8:	f005 fae2 	bl	8011470 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2206      	movs	r2, #6
 800beb0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800beb4:	4b6b      	ldr	r3, [pc, #428]	@ (800c064 <low_level_init+0x250>)
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	781a      	ldrb	r2, [r3, #0]
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800bec0:	4b68      	ldr	r3, [pc, #416]	@ (800c064 <low_level_init+0x250>)
 800bec2:	685b      	ldr	r3, [r3, #4]
 800bec4:	785a      	ldrb	r2, [r3, #1]
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800becc:	4b65      	ldr	r3, [pc, #404]	@ (800c064 <low_level_init+0x250>)
 800bece:	685b      	ldr	r3, [r3, #4]
 800bed0:	789a      	ldrb	r2, [r3, #2]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800bed8:	4b62      	ldr	r3, [pc, #392]	@ (800c064 <low_level_init+0x250>)
 800beda:	685b      	ldr	r3, [r3, #4]
 800bedc:	78da      	ldrb	r2, [r3, #3]
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800bee4:	4b5f      	ldr	r3, [pc, #380]	@ (800c064 <low_level_init+0x250>)
 800bee6:	685b      	ldr	r3, [r3, #4]
 800bee8:	791a      	ldrb	r2, [r3, #4]
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800bef0:	4b5c      	ldr	r3, [pc, #368]	@ (800c064 <low_level_init+0x250>)
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	795a      	ldrb	r2, [r3, #5]
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800bf02:	851a      	strh	r2, [r3, #40]	@ 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bf0a:	f043 030a 	orr.w	r3, r3, #10
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800bf16:	2200      	movs	r2, #0
 800bf18:	2100      	movs	r1, #0
 800bf1a:	2001      	movs	r0, #1
 800bf1c:	f000 ff40 	bl	800cda0 <osSemaphoreNew>
 800bf20:	4603      	mov	r3, r0
 800bf22:	4a56      	ldr	r2, [pc, #344]	@ (800c07c <low_level_init+0x268>)
 800bf24:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800bf26:	2200      	movs	r2, #0
 800bf28:	2100      	movs	r1, #0
 800bf2a:	2001      	movs	r0, #1
 800bf2c:	f000 ff38 	bl	800cda0 <osSemaphoreNew>
 800bf30:	4603      	mov	r3, r0
 800bf32:	4a53      	ldr	r2, [pc, #332]	@ (800c080 <low_level_init+0x26c>)
 800bf34:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800bf36:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800bf3a:	2224      	movs	r2, #36	@ 0x24
 800bf3c:	2100      	movs	r1, #0
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f011 fdb0 	bl	801daa4 <memset>
  attributes.name = "EthIf";
 800bf44:	4b4f      	ldr	r3, [pc, #316]	@ (800c084 <low_level_init+0x270>)
 800bf46:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800bf48:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800bf4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800bf50:	2330      	movs	r3, #48	@ 0x30
 800bf52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800bf56:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	6879      	ldr	r1, [r7, #4]
 800bf5e:	484a      	ldr	r0, [pc, #296]	@ (800c088 <low_level_init+0x274>)
 800bf60:	f000 fcd1 	bl	800c906 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800bf64:	4949      	ldr	r1, [pc, #292]	@ (800c08c <low_level_init+0x278>)
 800bf66:	484a      	ldr	r0, [pc, #296]	@ (800c090 <low_level_init+0x27c>)
 800bf68:	f7f5 fd5f 	bl	8001a2a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800bf6c:	4848      	ldr	r0, [pc, #288]	@ (800c090 <low_level_init+0x27c>)
 800bf6e:	f7f5 fd8e 	bl	8001a8e <LAN8742_Init>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d006      	beq.n	800bf86 <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f005 fe5f 	bl	8011c3c <netif_set_link_down>
    netif_set_down(netif);
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f005 fdf2 	bl	8011b68 <netif_set_down>
 800bf84:	e06b      	b.n	800c05e <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800bf86:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d165      	bne.n	800c05a <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800bf8e:	4840      	ldr	r0, [pc, #256]	@ (800c090 <low_level_init+0x27c>)
 800bf90:	f7f5 fdca 	bl	8001b28 <LAN8742_GetLinkState>
 800bf94:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800bf98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	dc06      	bgt.n	800bfae <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f005 fe4b 	bl	8011c3c <netif_set_link_down>
      netif_set_down(netif);
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f005 fdde 	bl	8011b68 <netif_set_down>
 800bfac:	e057      	b.n	800c05e <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800bfae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bfb2:	3b02      	subs	r3, #2
 800bfb4:	2b03      	cmp	r3, #3
 800bfb6:	d82b      	bhi.n	800c010 <low_level_init+0x1fc>
 800bfb8:	a201      	add	r2, pc, #4	@ (adr r2, 800bfc0 <low_level_init+0x1ac>)
 800bfba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfbe:	bf00      	nop
 800bfc0:	0800bfd1 	.word	0x0800bfd1
 800bfc4:	0800bfe3 	.word	0x0800bfe3
 800bfc8:	0800bff3 	.word	0x0800bff3
 800bfcc:	0800c003 	.word	0x0800c003
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800bfd0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bfd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800bfd8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800bfdc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800bfe0:	e01f      	b.n	800c022 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800bfe8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800bfec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800bff0:	e017      	b.n	800c022 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800bff2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bff6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800bffa:	2300      	movs	r3, #0
 800bffc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c000:	e00f      	b.n	800c022 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800c002:	2300      	movs	r3, #0
 800c004:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800c008:	2300      	movs	r3, #0
 800c00a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c00e:	e008      	b.n	800c022 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800c010:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c014:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800c018:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c01c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c020:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c022:	f107 0310 	add.w	r3, r7, #16
 800c026:	4619      	mov	r1, r3
 800c028:	480e      	ldr	r0, [pc, #56]	@ (800c064 <low_level_init+0x250>)
 800c02a:	f7f8 fb91 	bl	8004750 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800c02e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c032:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800c034:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c038:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c03a:	f107 0310 	add.w	r3, r7, #16
 800c03e:	4619      	mov	r1, r3
 800c040:	4808      	ldr	r0, [pc, #32]	@ (800c064 <low_level_init+0x250>)
 800c042:	f7f8 fd59 	bl	8004af8 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800c046:	4807      	ldr	r0, [pc, #28]	@ (800c064 <low_level_init+0x250>)
 800c048:	f7f8 f804 	bl	8004054 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800c04c:	6878      	ldr	r0, [r7, #4]
 800c04e:	f005 fd1f 	bl	8011a90 <netif_set_up>
    netif_set_link_up(netif);
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f005 fdba 	bl	8011bcc <netif_set_link_up>
 800c058:	e001      	b.n	800c05e <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800c05a:	f7f5 f8a3 	bl	80011a4 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800c05e:	37a8      	adds	r7, #168	@ 0xa8
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}
 800c064:	24005014 	.word	0x24005014
 800c068:	40028000 	.word	0x40028000
 800c06c:	24004be4 	.word	0x24004be4
 800c070:	24004b84 	.word	0x24004b84
 800c074:	240050c4 	.word	0x240050c4
 800c078:	08022904 	.word	0x08022904
 800c07c:	2400500c 	.word	0x2400500c
 800c080:	24005010 	.word	0x24005010
 800c084:	0801f9a4 	.word	0x0801f9a4
 800c088:	0800c225 	.word	0x0800c225
 800c08c:	24000010 	.word	0x24000010
 800c090:	240050fc 	.word	0x240050fc

0800c094 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b092      	sub	sp, #72	@ 0x48
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
 800c09c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800c0ac:	f107 030c 	add.w	r3, r7, #12
 800c0b0:	2230      	movs	r2, #48	@ 0x30
 800c0b2:	2100      	movs	r1, #0
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f011 fcf5 	bl	801daa4 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800c0ba:	f107 030c 	add.w	r3, r7, #12
 800c0be:	2230      	movs	r2, #48	@ 0x30
 800c0c0:	2100      	movs	r1, #0
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f011 fcee 	bl	801daa4 <memset>

  for(q = p; q != NULL; q = q->next)
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0cc:	e045      	b.n	800c15a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800c0ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0d0:	2b03      	cmp	r3, #3
 800c0d2:	d902      	bls.n	800c0da <low_level_output+0x46>
      return ERR_IF;
 800c0d4:	f06f 030b 	mvn.w	r3, #11
 800c0d8:	e07f      	b.n	800c1da <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800c0da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0dc:	6859      	ldr	r1, [r3, #4]
 800c0de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c0e0:	4613      	mov	r3, r2
 800c0e2:	005b      	lsls	r3, r3, #1
 800c0e4:	4413      	add	r3, r2
 800c0e6:	009b      	lsls	r3, r3, #2
 800c0e8:	3348      	adds	r3, #72	@ 0x48
 800c0ea:	443b      	add	r3, r7
 800c0ec:	3b3c      	subs	r3, #60	@ 0x3c
 800c0ee:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800c0f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0f2:	895b      	ldrh	r3, [r3, #10]
 800c0f4:	4619      	mov	r1, r3
 800c0f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c0f8:	4613      	mov	r3, r2
 800c0fa:	005b      	lsls	r3, r3, #1
 800c0fc:	4413      	add	r3, r2
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	3348      	adds	r3, #72	@ 0x48
 800c102:	443b      	add	r3, r7
 800c104:	3b38      	subs	r3, #56	@ 0x38
 800c106:	6019      	str	r1, [r3, #0]

    if(i>0)
 800c108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d011      	beq.n	800c132 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800c10e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c110:	1e5a      	subs	r2, r3, #1
 800c112:	f107 000c 	add.w	r0, r7, #12
 800c116:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c118:	460b      	mov	r3, r1
 800c11a:	005b      	lsls	r3, r3, #1
 800c11c:	440b      	add	r3, r1
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	18c1      	adds	r1, r0, r3
 800c122:	4613      	mov	r3, r2
 800c124:	005b      	lsls	r3, r3, #1
 800c126:	4413      	add	r3, r2
 800c128:	009b      	lsls	r3, r3, #2
 800c12a:	3348      	adds	r3, #72	@ 0x48
 800c12c:	443b      	add	r3, r7
 800c12e:	3b34      	subs	r3, #52	@ 0x34
 800c130:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800c132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d109      	bne.n	800c14e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800c13a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c13c:	4613      	mov	r3, r2
 800c13e:	005b      	lsls	r3, r3, #1
 800c140:	4413      	add	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	3348      	adds	r3, #72	@ 0x48
 800c146:	443b      	add	r3, r7
 800c148:	3b34      	subs	r3, #52	@ 0x34
 800c14a:	2200      	movs	r2, #0
 800c14c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800c14e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c150:	3301      	adds	r3, #1
 800c152:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800c154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	643b      	str	r3, [r7, #64]	@ 0x40
 800c15a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d1b6      	bne.n	800c0ce <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	891b      	ldrh	r3, [r3, #8]
 800c164:	461a      	mov	r2, r3
 800c166:	4b1f      	ldr	r3, [pc, #124]	@ (800c1e4 <low_level_output+0x150>)
 800c168:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800c16a:	4a1e      	ldr	r2, [pc, #120]	@ (800c1e4 <low_level_output+0x150>)
 800c16c:	f107 030c 	add.w	r3, r7, #12
 800c170:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800c172:	4a1c      	ldr	r2, [pc, #112]	@ (800c1e4 <low_level_output+0x150>)
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800c178:	6838      	ldr	r0, [r7, #0]
 800c17a:	f006 f9e3 	bl	8012544 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800c17e:	4919      	ldr	r1, [pc, #100]	@ (800c1e4 <low_level_output+0x150>)
 800c180:	4819      	ldr	r0, [pc, #100]	@ (800c1e8 <low_level_output+0x154>)
 800c182:	f7f8 f853 	bl	800422c <HAL_ETH_Transmit_IT>
 800c186:	4603      	mov	r3, r0
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d103      	bne.n	800c194 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800c18c:	2300      	movs	r3, #0
 800c18e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c192:	e01b      	b.n	800c1cc <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800c194:	4814      	ldr	r0, [pc, #80]	@ (800c1e8 <low_level_output+0x154>)
 800c196:	f7f8 fd19 	bl	8004bcc <HAL_ETH_GetError>
 800c19a:	4603      	mov	r3, r0
 800c19c:	f003 0302 	and.w	r3, r3, #2
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d00d      	beq.n	800c1c0 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800c1a4:	4b11      	ldr	r3, [pc, #68]	@ (800c1ec <low_level_output+0x158>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	f000 fe81 	bl	800ceb4 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800c1b2:	480d      	ldr	r0, [pc, #52]	@ (800c1e8 <low_level_output+0x154>)
 800c1b4:	f7f8 f9c1 	bl	800453a <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800c1b8:	23fe      	movs	r3, #254	@ 0xfe
 800c1ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c1be:	e005      	b.n	800c1cc <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800c1c0:	6838      	ldr	r0, [r7, #0]
 800c1c2:	f006 f919 	bl	80123f8 <pbuf_free>
        errval =  ERR_IF;
 800c1c6:	23f4      	movs	r3, #244	@ 0xf4
 800c1c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800c1cc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800c1d0:	f113 0f02 	cmn.w	r3, #2
 800c1d4:	d0d3      	beq.n	800c17e <low_level_output+0xea>

  return errval;
 800c1d6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3748      	adds	r7, #72	@ 0x48
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	240050c4 	.word	0x240050c4
 800c1e8:	24005014 	.word	0x24005014
 800c1ec:	24005010 	.word	0x24005010

0800c1f0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800c1fc:	4b07      	ldr	r3, [pc, #28]	@ (800c21c <low_level_input+0x2c>)
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d105      	bne.n	800c210 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800c204:	f107 030c 	add.w	r3, r7, #12
 800c208:	4619      	mov	r1, r3
 800c20a:	4805      	ldr	r0, [pc, #20]	@ (800c220 <low_level_input+0x30>)
 800c20c:	f7f8 f85f 	bl	80042ce <HAL_ETH_ReadData>
  }

  return p;
 800c210:	68fb      	ldr	r3, [r7, #12]
}
 800c212:	4618      	mov	r0, r3
 800c214:	3710      	adds	r7, #16
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
 800c21a:	bf00      	nop
 800c21c:	24005008 	.word	0x24005008
 800c220:	24005014 	.word	0x24005014

0800c224 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b084      	sub	sp, #16
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c22c:	2300      	movs	r3, #0
 800c22e:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c234:	4b0f      	ldr	r3, [pc, #60]	@ (800c274 <ethernetif_input+0x50>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f04f 31ff 	mov.w	r1, #4294967295
 800c23c:	4618      	mov	r0, r3
 800c23e:	f000 fe39 	bl	800ceb4 <osSemaphoreAcquire>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d1f5      	bne.n	800c234 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800c248:	68b8      	ldr	r0, [r7, #8]
 800c24a:	f7ff ffd1 	bl	800c1f0 <low_level_input>
 800c24e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d00a      	beq.n	800c26c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	691b      	ldr	r3, [r3, #16]
 800c25a:	68b9      	ldr	r1, [r7, #8]
 800c25c:	68f8      	ldr	r0, [r7, #12]
 800c25e:	4798      	blx	r3
 800c260:	4603      	mov	r3, r0
 800c262:	2b00      	cmp	r3, #0
 800c264:	d002      	beq.n	800c26c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800c266:	68f8      	ldr	r0, [r7, #12]
 800c268:	f006 f8c6 	bl	80123f8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d1ea      	bne.n	800c248 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c272:	e7df      	b.n	800c234 <ethernetif_input+0x10>
 800c274:	2400500c 	.word	0x2400500c

0800c278 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b082      	sub	sp, #8
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d106      	bne.n	800c294 <ethernetif_init+0x1c>
 800c286:	4b0e      	ldr	r3, [pc, #56]	@ (800c2c0 <ethernetif_init+0x48>)
 800c288:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800c28c:	490d      	ldr	r1, [pc, #52]	@ (800c2c4 <ethernetif_init+0x4c>)
 800c28e:	480e      	ldr	r0, [pc, #56]	@ (800c2c8 <ethernetif_init+0x50>)
 800c290:	f011 fab0 	bl	801d7f4 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2273      	movs	r2, #115	@ 0x73
 800c298:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  netif->name[1] = IFNAME1;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2274      	movs	r2, #116	@ 0x74
 800c2a0:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	4a09      	ldr	r2, [pc, #36]	@ (800c2cc <ethernetif_init+0x54>)
 800c2a8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	4a08      	ldr	r2, [pc, #32]	@ (800c2d0 <ethernetif_init+0x58>)
 800c2ae:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f7ff fdaf 	bl	800be14 <low_level_init>

  return ERR_OK;
 800c2b6:	2300      	movs	r3, #0
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3708      	adds	r7, #8
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}
 800c2c0:	0801f9ac 	.word	0x0801f9ac
 800c2c4:	0801f9c8 	.word	0x0801f9c8
 800c2c8:	0801f9d8 	.word	0x0801f9d8
 800c2cc:	0801ae25 	.word	0x0801ae25
 800c2d0:	0800c095 	.word	0x0800c095

0800c2d4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800c2e0:	68f9      	ldr	r1, [r7, #12]
 800c2e2:	4809      	ldr	r0, [pc, #36]	@ (800c308 <pbuf_free_custom+0x34>)
 800c2e4:	f005 f9b4 	bl	8011650 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800c2e8:	4b08      	ldr	r3, [pc, #32]	@ (800c30c <pbuf_free_custom+0x38>)
 800c2ea:	781b      	ldrb	r3, [r3, #0]
 800c2ec:	2b01      	cmp	r3, #1
 800c2ee:	d107      	bne.n	800c300 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800c2f0:	4b06      	ldr	r3, [pc, #24]	@ (800c30c <pbuf_free_custom+0x38>)
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800c2f6:	4b06      	ldr	r3, [pc, #24]	@ (800c310 <pbuf_free_custom+0x3c>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 fe2c 	bl	800cf58 <osSemaphoreRelease>
  }
}
 800c300:	bf00      	nop
 800c302:	3710      	adds	r7, #16
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}
 800c308:	08022904 	.word	0x08022904
 800c30c:	24005008 	.word	0x24005008
 800c310:	2400500c 	.word	0x2400500c

0800c314 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c318:	f7f5 fcde 	bl	8001cd8 <HAL_GetTick>
 800c31c:	4603      	mov	r3, r0
}
 800c31e:	4618      	mov	r0, r3
 800c320:	bd80      	pop	{r7, pc}
	...

0800c324 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b08e      	sub	sp, #56	@ 0x38
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c32c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c330:	2200      	movs	r2, #0
 800c332:	601a      	str	r2, [r3, #0]
 800c334:	605a      	str	r2, [r3, #4]
 800c336:	609a      	str	r2, [r3, #8]
 800c338:	60da      	str	r2, [r3, #12]
 800c33a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a59      	ldr	r2, [pc, #356]	@ (800c4a8 <HAL_ETH_MspInit+0x184>)
 800c342:	4293      	cmp	r3, r2
 800c344:	f040 80ab 	bne.w	800c49e <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800c348:	4b58      	ldr	r3, [pc, #352]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c34a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c34e:	4a57      	ldr	r2, [pc, #348]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c350:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c354:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c358:	4b54      	ldr	r3, [pc, #336]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c35a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c35e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c362:	623b      	str	r3, [r7, #32]
 800c364:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800c366:	4b51      	ldr	r3, [pc, #324]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c368:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c36c:	4a4f      	ldr	r2, [pc, #316]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c36e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c372:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c376:	4b4d      	ldr	r3, [pc, #308]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c378:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c37c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c380:	61fb      	str	r3, [r7, #28]
 800c382:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800c384:	4b49      	ldr	r3, [pc, #292]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c386:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c38a:	4a48      	ldr	r2, [pc, #288]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c38c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c390:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c394:	4b45      	ldr	r3, [pc, #276]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c396:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c39a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c39e:	61bb      	str	r3, [r7, #24]
 800c3a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c3a2:	4b42      	ldr	r3, [pc, #264]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3a8:	4a40      	ldr	r2, [pc, #256]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3aa:	f043 0304 	orr.w	r3, r3, #4
 800c3ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c3b2:	4b3e      	ldr	r3, [pc, #248]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3b8:	f003 0304 	and.w	r3, r3, #4
 800c3bc:	617b      	str	r3, [r7, #20]
 800c3be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c3c0:	4b3a      	ldr	r3, [pc, #232]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3c6:	4a39      	ldr	r2, [pc, #228]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3c8:	f043 0301 	orr.w	r3, r3, #1
 800c3cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c3d0:	4b36      	ldr	r3, [pc, #216]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3d6:	f003 0301 	and.w	r3, r3, #1
 800c3da:	613b      	str	r3, [r7, #16]
 800c3dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c3de:	4b33      	ldr	r3, [pc, #204]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3e4:	4a31      	ldr	r2, [pc, #196]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3e6:	f043 0302 	orr.w	r3, r3, #2
 800c3ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c3ee:	4b2f      	ldr	r3, [pc, #188]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3f4:	f003 0302 	and.w	r3, r3, #2
 800c3f8:	60fb      	str	r3, [r7, #12]
 800c3fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c3fc:	4b2b      	ldr	r3, [pc, #172]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c3fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c402:	4a2a      	ldr	r2, [pc, #168]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c408:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c40c:	4b27      	ldr	r3, [pc, #156]	@ (800c4ac <HAL_ETH_MspInit+0x188>)
 800c40e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c416:	60bb      	str	r3, [r7, #8]
 800c418:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800c41a:	2332      	movs	r3, #50	@ 0x32
 800c41c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c41e:	2302      	movs	r3, #2
 800c420:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c422:	2300      	movs	r3, #0
 800c424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c426:	2300      	movs	r3, #0
 800c428:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c42a:	230b      	movs	r3, #11
 800c42c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c42e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c432:	4619      	mov	r1, r3
 800c434:	481e      	ldr	r0, [pc, #120]	@ (800c4b0 <HAL_ETH_MspInit+0x18c>)
 800c436:	f7f9 f959 	bl	80056ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800c43a:	2386      	movs	r3, #134	@ 0x86
 800c43c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c43e:	2302      	movs	r3, #2
 800c440:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c442:	2300      	movs	r3, #0
 800c444:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c446:	2300      	movs	r3, #0
 800c448:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c44a:	230b      	movs	r3, #11
 800c44c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c44e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c452:	4619      	mov	r1, r3
 800c454:	4817      	ldr	r0, [pc, #92]	@ (800c4b4 <HAL_ETH_MspInit+0x190>)
 800c456:	f7f9 f949 	bl	80056ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800c45a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c45e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c460:	2302      	movs	r3, #2
 800c462:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c464:	2300      	movs	r3, #0
 800c466:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c468:	2300      	movs	r3, #0
 800c46a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c46c:	230b      	movs	r3, #11
 800c46e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800c470:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c474:	4619      	mov	r1, r3
 800c476:	4810      	ldr	r0, [pc, #64]	@ (800c4b8 <HAL_ETH_MspInit+0x194>)
 800c478:	f7f9 f938 	bl	80056ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800c47c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800c480:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c482:	2302      	movs	r3, #2
 800c484:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c486:	2300      	movs	r3, #0
 800c488:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c48a:	2300      	movs	r3, #0
 800c48c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c48e:	230b      	movs	r3, #11
 800c490:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c496:	4619      	mov	r1, r3
 800c498:	4808      	ldr	r0, [pc, #32]	@ (800c4bc <HAL_ETH_MspInit+0x198>)
 800c49a:	f7f9 f927 	bl	80056ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800c49e:	bf00      	nop
 800c4a0:	3738      	adds	r7, #56	@ 0x38
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
 800c4a6:	bf00      	nop
 800c4a8:	40028000 	.word	0x40028000
 800c4ac:	58024400 	.word	0x58024400
 800c4b0:	58020800 	.word	0x58020800
 800c4b4:	58020000 	.word	0x58020000
 800c4b8:	58020400 	.word	0x58020400
 800c4bc:	58021800 	.word	0x58021800

0800c4c0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800c4c4:	4802      	ldr	r0, [pc, #8]	@ (800c4d0 <ETH_PHY_IO_Init+0x10>)
 800c4c6:	f7f8 fb31 	bl	8004b2c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800c4ca:	2300      	movs	r3, #0
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	bd80      	pop	{r7, pc}
 800c4d0:	24005014 	.word	0x24005014

0800c4d4 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	af00      	add	r7, sp, #0
  return 0;
 800c4d8:	2300      	movs	r3, #0
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e2:	4770      	bx	lr

0800c4e4 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	68ba      	ldr	r2, [r7, #8]
 800c4f4:	68f9      	ldr	r1, [r7, #12]
 800c4f6:	4807      	ldr	r0, [pc, #28]	@ (800c514 <ETH_PHY_IO_ReadReg+0x30>)
 800c4f8:	f7f8 f882 	bl	8004600 <HAL_ETH_ReadPHYRegister>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d002      	beq.n	800c508 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800c502:	f04f 33ff 	mov.w	r3, #4294967295
 800c506:	e000      	b.n	800c50a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800c508:	2300      	movs	r3, #0
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3710      	adds	r7, #16
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}
 800c512:	bf00      	nop
 800c514:	24005014 	.word	0x24005014

0800c518 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	60f8      	str	r0, [r7, #12]
 800c520:	60b9      	str	r1, [r7, #8]
 800c522:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	68ba      	ldr	r2, [r7, #8]
 800c528:	68f9      	ldr	r1, [r7, #12]
 800c52a:	4807      	ldr	r0, [pc, #28]	@ (800c548 <ETH_PHY_IO_WriteReg+0x30>)
 800c52c:	f7f8 f8bc 	bl	80046a8 <HAL_ETH_WritePHYRegister>
 800c530:	4603      	mov	r3, r0
 800c532:	2b00      	cmp	r3, #0
 800c534:	d002      	beq.n	800c53c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800c536:	f04f 33ff 	mov.w	r3, #4294967295
 800c53a:	e000      	b.n	800c53e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800c53c:	2300      	movs	r3, #0
}
 800c53e:	4618      	mov	r0, r3
 800c540:	3710      	adds	r7, #16
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}
 800c546:	bf00      	nop
 800c548:	24005014 	.word	0x24005014

0800c54c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c550:	f7f5 fbc2 	bl	8001cd8 <HAL_GetTick>
 800c554:	4603      	mov	r3, r0
}
 800c556:	4618      	mov	r0, r3
 800c558:	bd80      	pop	{r7, pc}
	...

0800c55c <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b0a0      	sub	sp, #128	@ 0x80
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800c564:	f107 0308 	add.w	r3, r7, #8
 800c568:	2264      	movs	r2, #100	@ 0x64
 800c56a:	2100      	movs	r1, #0
 800c56c:	4618      	mov	r0, r3
 800c56e:	f011 fa99 	bl	801daa4 <memset>
  int32_t PHYLinkState = 0;
 800c572:	2300      	movs	r3, #0
 800c574:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800c576:	2300      	movs	r3, #0
 800c578:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c57a:	2300      	movs	r3, #0
 800c57c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c57e:	2300      	movs	r3, #0
 800c580:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c586:	483a      	ldr	r0, [pc, #232]	@ (800c670 <ethernet_link_thread+0x114>)
 800c588:	f7f5 face 	bl	8001b28 <LAN8742_GetLinkState>
 800c58c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800c58e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c590:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c594:	089b      	lsrs	r3, r3, #2
 800c596:	f003 0301 	and.w	r3, r3, #1
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d00c      	beq.n	800c5ba <ethernet_link_thread+0x5e>
 800c5a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	dc09      	bgt.n	800c5ba <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800c5a6:	4833      	ldr	r0, [pc, #204]	@ (800c674 <ethernet_link_thread+0x118>)
 800c5a8:	f7f7 fdc8 	bl	800413c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800c5ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c5ae:	f005 fadb 	bl	8011b68 <netif_set_down>
    netif_set_link_down(netif);
 800c5b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c5b4:	f005 fb42 	bl	8011c3c <netif_set_link_down>
 800c5b8:	e055      	b.n	800c666 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800c5ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c5c0:	f003 0304 	and.w	r3, r3, #4
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d14e      	bne.n	800c666 <ethernet_link_thread+0x10a>
 800c5c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5ca:	2b01      	cmp	r3, #1
 800c5cc:	dd4b      	ble.n	800c666 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800c5ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5d0:	3b02      	subs	r3, #2
 800c5d2:	2b03      	cmp	r3, #3
 800c5d4:	d82a      	bhi.n	800c62c <ethernet_link_thread+0xd0>
 800c5d6:	a201      	add	r2, pc, #4	@ (adr r2, 800c5dc <ethernet_link_thread+0x80>)
 800c5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5dc:	0800c5ed 	.word	0x0800c5ed
 800c5e0:	0800c5ff 	.word	0x0800c5ff
 800c5e4:	0800c60f 	.word	0x0800c60f
 800c5e8:	0800c61f 	.word	0x0800c61f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800c5ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c5f0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800c5f2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c5f6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c5fc:	e017      	b.n	800c62e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800c5fe:	2300      	movs	r3, #0
 800c600:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800c602:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c606:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c608:	2301      	movs	r3, #1
 800c60a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c60c:	e00f      	b.n	800c62e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800c60e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c612:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800c614:	2300      	movs	r3, #0
 800c616:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c618:	2301      	movs	r3, #1
 800c61a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c61c:	e007      	b.n	800c62e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800c61e:	2300      	movs	r3, #0
 800c620:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800c622:	2300      	movs	r3, #0
 800c624:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c626:	2301      	movs	r3, #1
 800c628:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c62a:	e000      	b.n	800c62e <ethernet_link_thread+0xd2>
    default:
      break;
 800c62c:	bf00      	nop
    }

    if(linkchanged)
 800c62e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c630:	2b00      	cmp	r3, #0
 800c632:	d018      	beq.n	800c666 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c634:	f107 0308 	add.w	r3, r7, #8
 800c638:	4619      	mov	r1, r3
 800c63a:	480e      	ldr	r0, [pc, #56]	@ (800c674 <ethernet_link_thread+0x118>)
 800c63c:	f7f8 f888 	bl	8004750 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800c640:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c642:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800c644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c646:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c648:	f107 0308 	add.w	r3, r7, #8
 800c64c:	4619      	mov	r1, r3
 800c64e:	4809      	ldr	r0, [pc, #36]	@ (800c674 <ethernet_link_thread+0x118>)
 800c650:	f7f8 fa52 	bl	8004af8 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800c654:	4807      	ldr	r0, [pc, #28]	@ (800c674 <ethernet_link_thread+0x118>)
 800c656:	f7f7 fcfd 	bl	8004054 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800c65a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c65c:	f005 fa18 	bl	8011a90 <netif_set_up>
      netif_set_link_up(netif);
 800c660:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c662:	f005 fab3 	bl	8011bcc <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800c666:	2064      	movs	r0, #100	@ 0x64
 800c668:	f000 f9df 	bl	800ca2a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c66c:	e78b      	b.n	800c586 <ethernet_link_thread+0x2a>
 800c66e:	bf00      	nop
 800c670:	240050fc 	.word	0x240050fc
 800c674:	24005014 	.word	0x24005014

0800c678 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b086      	sub	sp, #24
 800c67c:	af02      	add	r7, sp, #8
 800c67e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800c680:	4812      	ldr	r0, [pc, #72]	@ (800c6cc <HAL_ETH_RxAllocateCallback+0x54>)
 800c682:	f004 ff71 	bl	8011568 <memp_malloc_pool>
 800c686:	60f8      	str	r0, [r7, #12]
  if (p)
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d014      	beq.n	800c6b8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	f103 0220 	add.w	r2, r3, #32
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	4a0d      	ldr	r2, [pc, #52]	@ (800c6d0 <HAL_ETH_RxAllocateCallback+0x58>)
 800c69c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800c6a6:	9201      	str	r2, [sp, #4]
 800c6a8:	9300      	str	r3, [sp, #0]
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2241      	movs	r2, #65	@ 0x41
 800c6ae:	2100      	movs	r1, #0
 800c6b0:	2000      	movs	r0, #0
 800c6b2:	f005 fce7 	bl	8012084 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800c6b6:	e005      	b.n	800c6c4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800c6b8:	4b06      	ldr	r3, [pc, #24]	@ (800c6d4 <HAL_ETH_RxAllocateCallback+0x5c>)
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	601a      	str	r2, [r3, #0]
}
 800c6c4:	bf00      	nop
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}
 800c6cc:	08022904 	.word	0x08022904
 800c6d0:	0800c2d5 	.word	0x0800c2d5
 800c6d4:	24005008 	.word	0x24005008

0800c6d8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800c6d8:	b480      	push	{r7}
 800c6da:	b08d      	sub	sp, #52	@ 0x34
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	60f8      	str	r0, [r7, #12]
 800c6e0:	60b9      	str	r1, [r7, #8]
 800c6e2:	607a      	str	r2, [r7, #4]
 800c6e4:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	3b20      	subs	r3, #32
 800c6f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 800c6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800c6fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c700:	2200      	movs	r2, #0
 800c702:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800c704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c706:	887a      	ldrh	r2, [r7, #2]
 800c708:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800c70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d103      	bne.n	800c71a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800c712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c714:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c716:	601a      	str	r2, [r3, #0]
 800c718:	e003      	b.n	800c722 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800c71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c720:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800c722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c724:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c726:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800c728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c72e:	e009      	b.n	800c744 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800c730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c732:	891a      	ldrh	r2, [r3, #8]
 800c734:	887b      	ldrh	r3, [r7, #2]
 800c736:	4413      	add	r3, r2
 800c738:	b29a      	uxth	r2, r3
 800c73a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c73c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800c73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c746:	2b00      	cmp	r3, #0
 800c748:	d1f2      	bne.n	800c730 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800c74a:	887b      	ldrh	r3, [r7, #2]
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	623a      	str	r2, [r7, #32]
 800c750:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800c752:	69fb      	ldr	r3, [r7, #28]
 800c754:	2b00      	cmp	r3, #0
 800c756:	dd1d      	ble.n	800c794 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800c758:	6a3b      	ldr	r3, [r7, #32]
 800c75a:	f003 021f 	and.w	r2, r3, #31
 800c75e:	69fb      	ldr	r3, [r7, #28]
 800c760:	4413      	add	r3, r2
 800c762:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800c764:	6a3b      	ldr	r3, [r7, #32]
 800c766:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800c768:	f3bf 8f4f 	dsb	sy
}
 800c76c:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800c76e:	4a0d      	ldr	r2, [pc, #52]	@ (800c7a4 <HAL_ETH_RxLinkCallback+0xcc>)
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800c776:	697b      	ldr	r3, [r7, #20]
 800c778:	3320      	adds	r3, #32
 800c77a:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800c77c:	69bb      	ldr	r3, [r7, #24]
 800c77e:	3b20      	subs	r3, #32
 800c780:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800c782:	69bb      	ldr	r3, [r7, #24]
 800c784:	2b00      	cmp	r3, #0
 800c786:	dcf2      	bgt.n	800c76e <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800c788:	f3bf 8f4f 	dsb	sy
}
 800c78c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c78e:	f3bf 8f6f 	isb	sy
}
 800c792:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 800c794:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800c796:	bf00      	nop
 800c798:	3734      	adds	r7, #52	@ 0x34
 800c79a:	46bd      	mov	sp, r7
 800c79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a0:	4770      	bx	lr
 800c7a2:	bf00      	nop
 800c7a4:	e000ed00 	.word	0xe000ed00

0800c7a8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b082      	sub	sp, #8
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f005 fe21 	bl	80123f8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800c7b6:	bf00      	nop
 800c7b8:	3708      	adds	r7, #8
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
	...

0800c7c0 <__NVIC_SetPriority>:
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	6039      	str	r1, [r7, #0]
 800c7ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800c7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	db0a      	blt.n	800c7ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	b2da      	uxtb	r2, r3
 800c7d8:	490c      	ldr	r1, [pc, #48]	@ (800c80c <__NVIC_SetPriority+0x4c>)
 800c7da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c7de:	0112      	lsls	r2, r2, #4
 800c7e0:	b2d2      	uxtb	r2, r2
 800c7e2:	440b      	add	r3, r1
 800c7e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c7e8:	e00a      	b.n	800c800 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	b2da      	uxtb	r2, r3
 800c7ee:	4908      	ldr	r1, [pc, #32]	@ (800c810 <__NVIC_SetPriority+0x50>)
 800c7f0:	88fb      	ldrh	r3, [r7, #6]
 800c7f2:	f003 030f 	and.w	r3, r3, #15
 800c7f6:	3b04      	subs	r3, #4
 800c7f8:	0112      	lsls	r2, r2, #4
 800c7fa:	b2d2      	uxtb	r2, r2
 800c7fc:	440b      	add	r3, r1
 800c7fe:	761a      	strb	r2, [r3, #24]
}
 800c800:	bf00      	nop
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr
 800c80c:	e000e100 	.word	0xe000e100
 800c810:	e000ed00 	.word	0xe000ed00

0800c814 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c814:	b580      	push	{r7, lr}
 800c816:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c818:	4b05      	ldr	r3, [pc, #20]	@ (800c830 <SysTick_Handler+0x1c>)
 800c81a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c81c:	f002 fd58 	bl	800f2d0 <xTaskGetSchedulerState>
 800c820:	4603      	mov	r3, r0
 800c822:	2b01      	cmp	r3, #1
 800c824:	d001      	beq.n	800c82a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c826:	f003 fd0f 	bl	8010248 <xPortSysTickHandler>
  }
}
 800c82a:	bf00      	nop
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	e000e010 	.word	0xe000e010

0800c834 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c834:	b580      	push	{r7, lr}
 800c836:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c838:	2100      	movs	r1, #0
 800c83a:	f06f 0004 	mvn.w	r0, #4
 800c83e:	f7ff ffbf 	bl	800c7c0 <__NVIC_SetPriority>
#endif
}
 800c842:	bf00      	nop
 800c844:	bd80      	pop	{r7, pc}
	...

0800c848 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c848:	b480      	push	{r7}
 800c84a:	b083      	sub	sp, #12
 800c84c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c84e:	f3ef 8305 	mrs	r3, IPSR
 800c852:	603b      	str	r3, [r7, #0]
  return(result);
 800c854:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c856:	2b00      	cmp	r3, #0
 800c858:	d003      	beq.n	800c862 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c85a:	f06f 0305 	mvn.w	r3, #5
 800c85e:	607b      	str	r3, [r7, #4]
 800c860:	e00c      	b.n	800c87c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c862:	4b0a      	ldr	r3, [pc, #40]	@ (800c88c <osKernelInitialize+0x44>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d105      	bne.n	800c876 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c86a:	4b08      	ldr	r3, [pc, #32]	@ (800c88c <osKernelInitialize+0x44>)
 800c86c:	2201      	movs	r2, #1
 800c86e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c870:	2300      	movs	r3, #0
 800c872:	607b      	str	r3, [r7, #4]
 800c874:	e002      	b.n	800c87c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c876:	f04f 33ff 	mov.w	r3, #4294967295
 800c87a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c87c:	687b      	ldr	r3, [r7, #4]
}
 800c87e:	4618      	mov	r0, r3
 800c880:	370c      	adds	r7, #12
 800c882:	46bd      	mov	sp, r7
 800c884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	2400511c 	.word	0x2400511c

0800c890 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c890:	b580      	push	{r7, lr}
 800c892:	b082      	sub	sp, #8
 800c894:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c896:	f3ef 8305 	mrs	r3, IPSR
 800c89a:	603b      	str	r3, [r7, #0]
  return(result);
 800c89c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d003      	beq.n	800c8aa <osKernelStart+0x1a>
    stat = osErrorISR;
 800c8a2:	f06f 0305 	mvn.w	r3, #5
 800c8a6:	607b      	str	r3, [r7, #4]
 800c8a8:	e010      	b.n	800c8cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c8aa:	4b0b      	ldr	r3, [pc, #44]	@ (800c8d8 <osKernelStart+0x48>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2b01      	cmp	r3, #1
 800c8b0:	d109      	bne.n	800c8c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c8b2:	f7ff ffbf 	bl	800c834 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c8b6:	4b08      	ldr	r3, [pc, #32]	@ (800c8d8 <osKernelStart+0x48>)
 800c8b8:	2202      	movs	r2, #2
 800c8ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c8bc:	f002 f882 	bl	800e9c4 <vTaskStartScheduler>
      stat = osOK;
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	607b      	str	r3, [r7, #4]
 800c8c4:	e002      	b.n	800c8cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c8c6:	f04f 33ff 	mov.w	r3, #4294967295
 800c8ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c8cc:	687b      	ldr	r3, [r7, #4]
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3708      	adds	r7, #8
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop
 800c8d8:	2400511c 	.word	0x2400511c

0800c8dc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b082      	sub	sp, #8
 800c8e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8e2:	f3ef 8305 	mrs	r3, IPSR
 800c8e6:	603b      	str	r3, [r7, #0]
  return(result);
 800c8e8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d003      	beq.n	800c8f6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800c8ee:	f002 f995 	bl	800ec1c <xTaskGetTickCountFromISR>
 800c8f2:	6078      	str	r0, [r7, #4]
 800c8f4:	e002      	b.n	800c8fc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800c8f6:	f002 f981 	bl	800ebfc <xTaskGetTickCount>
 800c8fa:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800c8fc:	687b      	ldr	r3, [r7, #4]
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3708      	adds	r7, #8
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c906:	b580      	push	{r7, lr}
 800c908:	b08e      	sub	sp, #56	@ 0x38
 800c90a:	af04      	add	r7, sp, #16
 800c90c:	60f8      	str	r0, [r7, #12]
 800c90e:	60b9      	str	r1, [r7, #8]
 800c910:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c912:	2300      	movs	r3, #0
 800c914:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c916:	f3ef 8305 	mrs	r3, IPSR
 800c91a:	617b      	str	r3, [r7, #20]
  return(result);
 800c91c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d17e      	bne.n	800ca20 <osThreadNew+0x11a>
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d07b      	beq.n	800ca20 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c928:	2380      	movs	r3, #128	@ 0x80
 800c92a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c92c:	2318      	movs	r3, #24
 800c92e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c930:	2300      	movs	r3, #0
 800c932:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c934:	f04f 33ff 	mov.w	r3, #4294967295
 800c938:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d045      	beq.n	800c9cc <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d002      	beq.n	800c94e <osThreadNew+0x48>
        name = attr->name;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699b      	ldr	r3, [r3, #24]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d002      	beq.n	800c95c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	699b      	ldr	r3, [r3, #24]
 800c95a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c95c:	69fb      	ldr	r3, [r7, #28]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d008      	beq.n	800c974 <osThreadNew+0x6e>
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	2b38      	cmp	r3, #56	@ 0x38
 800c966:	d805      	bhi.n	800c974 <osThreadNew+0x6e>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	685b      	ldr	r3, [r3, #4]
 800c96c:	f003 0301 	and.w	r3, r3, #1
 800c970:	2b00      	cmp	r3, #0
 800c972:	d001      	beq.n	800c978 <osThreadNew+0x72>
        return (NULL);
 800c974:	2300      	movs	r3, #0
 800c976:	e054      	b.n	800ca22 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	695b      	ldr	r3, [r3, #20]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d003      	beq.n	800c988 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	695b      	ldr	r3, [r3, #20]
 800c984:	089b      	lsrs	r3, r3, #2
 800c986:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	689b      	ldr	r3, [r3, #8]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d00e      	beq.n	800c9ae <osThreadNew+0xa8>
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	68db      	ldr	r3, [r3, #12]
 800c994:	2ba7      	cmp	r3, #167	@ 0xa7
 800c996:	d90a      	bls.n	800c9ae <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d006      	beq.n	800c9ae <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	695b      	ldr	r3, [r3, #20]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d002      	beq.n	800c9ae <osThreadNew+0xa8>
        mem = 1;
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	61bb      	str	r3, [r7, #24]
 800c9ac:	e010      	b.n	800c9d0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	689b      	ldr	r3, [r3, #8]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d10c      	bne.n	800c9d0 <osThreadNew+0xca>
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	68db      	ldr	r3, [r3, #12]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d108      	bne.n	800c9d0 <osThreadNew+0xca>
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	691b      	ldr	r3, [r3, #16]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d104      	bne.n	800c9d0 <osThreadNew+0xca>
          mem = 0;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	61bb      	str	r3, [r7, #24]
 800c9ca:	e001      	b.n	800c9d0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c9d0:	69bb      	ldr	r3, [r7, #24]
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d110      	bne.n	800c9f8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c9de:	9202      	str	r2, [sp, #8]
 800c9e0:	9301      	str	r3, [sp, #4]
 800c9e2:	69fb      	ldr	r3, [r7, #28]
 800c9e4:	9300      	str	r3, [sp, #0]
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	6a3a      	ldr	r2, [r7, #32]
 800c9ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c9ec:	68f8      	ldr	r0, [r7, #12]
 800c9ee:	f001 fdf5 	bl	800e5dc <xTaskCreateStatic>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	613b      	str	r3, [r7, #16]
 800c9f6:	e013      	b.n	800ca20 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c9f8:	69bb      	ldr	r3, [r7, #24]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d110      	bne.n	800ca20 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c9fe:	6a3b      	ldr	r3, [r7, #32]
 800ca00:	b29a      	uxth	r2, r3
 800ca02:	f107 0310 	add.w	r3, r7, #16
 800ca06:	9301      	str	r3, [sp, #4]
 800ca08:	69fb      	ldr	r3, [r7, #28]
 800ca0a:	9300      	str	r3, [sp, #0]
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ca10:	68f8      	ldr	r0, [r7, #12]
 800ca12:	f001 fe43 	bl	800e69c <xTaskCreate>
 800ca16:	4603      	mov	r3, r0
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d001      	beq.n	800ca20 <osThreadNew+0x11a>
            hTask = NULL;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ca20:	693b      	ldr	r3, [r7, #16]
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3728      	adds	r7, #40	@ 0x28
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}

0800ca2a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ca2a:	b580      	push	{r7, lr}
 800ca2c:	b084      	sub	sp, #16
 800ca2e:	af00      	add	r7, sp, #0
 800ca30:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca32:	f3ef 8305 	mrs	r3, IPSR
 800ca36:	60bb      	str	r3, [r7, #8]
  return(result);
 800ca38:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d003      	beq.n	800ca46 <osDelay+0x1c>
    stat = osErrorISR;
 800ca3e:	f06f 0305 	mvn.w	r3, #5
 800ca42:	60fb      	str	r3, [r7, #12]
 800ca44:	e007      	b.n	800ca56 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ca46:	2300      	movs	r3, #0
 800ca48:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d002      	beq.n	800ca56 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f001 ff81 	bl	800e958 <vTaskDelay>
    }
  }

  return (stat);
 800ca56:	68fb      	ldr	r3, [r7, #12]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3710      	adds	r7, #16
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}

0800ca60 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b084      	sub	sp, #16
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f003 fa0b 	bl	800fe84 <pvTimerGetTimerID>
 800ca6e:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d005      	beq.n	800ca82 <TimerCallback+0x22>
    callb->func (callb->arg);
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	68fa      	ldr	r2, [r7, #12]
 800ca7c:	6852      	ldr	r2, [r2, #4]
 800ca7e:	4610      	mov	r0, r2
 800ca80:	4798      	blx	r3
  }
}
 800ca82:	bf00      	nop
 800ca84:	3710      	adds	r7, #16
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
	...

0800ca8c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b08c      	sub	sp, #48	@ 0x30
 800ca90:	af02      	add	r7, sp, #8
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	607a      	str	r2, [r7, #4]
 800ca96:	603b      	str	r3, [r7, #0]
 800ca98:	460b      	mov	r3, r1
 800ca9a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800caa0:	f3ef 8305 	mrs	r3, IPSR
 800caa4:	613b      	str	r3, [r7, #16]
  return(result);
 800caa6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d163      	bne.n	800cb74 <osTimerNew+0xe8>
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d060      	beq.n	800cb74 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800cab2:	2008      	movs	r0, #8
 800cab4:	f003 fc5a 	bl	801036c <pvPortMalloc>
 800cab8:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d059      	beq.n	800cb74 <osTimerNew+0xe8>
      callb->func = func;
 800cac0:	697b      	ldr	r3, [r7, #20]
 800cac2:	68fa      	ldr	r2, [r7, #12]
 800cac4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	687a      	ldr	r2, [r7, #4]
 800caca:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800cacc:	7afb      	ldrb	r3, [r7, #11]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d102      	bne.n	800cad8 <osTimerNew+0x4c>
        reload = pdFALSE;
 800cad2:	2300      	movs	r3, #0
 800cad4:	61fb      	str	r3, [r7, #28]
 800cad6:	e001      	b.n	800cadc <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800cad8:	2301      	movs	r3, #1
 800cada:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800cadc:	f04f 33ff 	mov.w	r3, #4294967295
 800cae0:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800cae2:	2300      	movs	r3, #0
 800cae4:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d01c      	beq.n	800cb26 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d002      	beq.n	800cafa <osTimerNew+0x6e>
          name = attr->name;
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	689b      	ldr	r3, [r3, #8]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d006      	beq.n	800cb10 <osTimerNew+0x84>
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	68db      	ldr	r3, [r3, #12]
 800cb06:	2b2b      	cmp	r3, #43	@ 0x2b
 800cb08:	d902      	bls.n	800cb10 <osTimerNew+0x84>
          mem = 1;
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	61bb      	str	r3, [r7, #24]
 800cb0e:	e00c      	b.n	800cb2a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	689b      	ldr	r3, [r3, #8]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d108      	bne.n	800cb2a <osTimerNew+0x9e>
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d104      	bne.n	800cb2a <osTimerNew+0x9e>
            mem = 0;
 800cb20:	2300      	movs	r3, #0
 800cb22:	61bb      	str	r3, [r7, #24]
 800cb24:	e001      	b.n	800cb2a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800cb26:	2300      	movs	r3, #0
 800cb28:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800cb2a:	69bb      	ldr	r3, [r7, #24]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d10c      	bne.n	800cb4a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	689b      	ldr	r3, [r3, #8]
 800cb34:	9301      	str	r3, [sp, #4]
 800cb36:	4b12      	ldr	r3, [pc, #72]	@ (800cb80 <osTimerNew+0xf4>)
 800cb38:	9300      	str	r3, [sp, #0]
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	69fa      	ldr	r2, [r7, #28]
 800cb3e:	2101      	movs	r1, #1
 800cb40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cb42:	f002 fe12 	bl	800f76a <xTimerCreateStatic>
 800cb46:	6238      	str	r0, [r7, #32]
 800cb48:	e00b      	b.n	800cb62 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800cb4a:	69bb      	ldr	r3, [r7, #24]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d108      	bne.n	800cb62 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800cb50:	4b0b      	ldr	r3, [pc, #44]	@ (800cb80 <osTimerNew+0xf4>)
 800cb52:	9300      	str	r3, [sp, #0]
 800cb54:	697b      	ldr	r3, [r7, #20]
 800cb56:	69fa      	ldr	r2, [r7, #28]
 800cb58:	2101      	movs	r1, #1
 800cb5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cb5c:	f002 fde4 	bl	800f728 <xTimerCreate>
 800cb60:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800cb62:	6a3b      	ldr	r3, [r7, #32]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d105      	bne.n	800cb74 <osTimerNew+0xe8>
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d002      	beq.n	800cb74 <osTimerNew+0xe8>
        vPortFree (callb);
 800cb6e:	6978      	ldr	r0, [r7, #20]
 800cb70:	f003 fcca 	bl	8010508 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800cb74:	6a3b      	ldr	r3, [r7, #32]
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3728      	adds	r7, #40	@ 0x28
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
 800cb7e:	bf00      	nop
 800cb80:	0800ca61 	.word	0x0800ca61

0800cb84 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b088      	sub	sp, #32
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb90:	f3ef 8305 	mrs	r3, IPSR
 800cb94:	60bb      	str	r3, [r7, #8]
  return(result);
 800cb96:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d174      	bne.n	800cc86 <osMutexNew+0x102>
    if (attr != NULL) {
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d003      	beq.n	800cbaa <osMutexNew+0x26>
      type = attr->attr_bits;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	685b      	ldr	r3, [r3, #4]
 800cba6:	61bb      	str	r3, [r7, #24]
 800cba8:	e001      	b.n	800cbae <osMutexNew+0x2a>
    } else {
      type = 0U;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800cbae:	69bb      	ldr	r3, [r7, #24]
 800cbb0:	f003 0301 	and.w	r3, r3, #1
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d002      	beq.n	800cbbe <osMutexNew+0x3a>
      rmtx = 1U;
 800cbb8:	2301      	movs	r3, #1
 800cbba:	617b      	str	r3, [r7, #20]
 800cbbc:	e001      	b.n	800cbc2 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800cbc2:	69bb      	ldr	r3, [r7, #24]
 800cbc4:	f003 0308 	and.w	r3, r3, #8
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d15c      	bne.n	800cc86 <osMutexNew+0x102>
      mem = -1;
 800cbcc:	f04f 33ff 	mov.w	r3, #4294967295
 800cbd0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d015      	beq.n	800cc04 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	689b      	ldr	r3, [r3, #8]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d006      	beq.n	800cbee <osMutexNew+0x6a>
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	68db      	ldr	r3, [r3, #12]
 800cbe4:	2b4f      	cmp	r3, #79	@ 0x4f
 800cbe6:	d902      	bls.n	800cbee <osMutexNew+0x6a>
          mem = 1;
 800cbe8:	2301      	movs	r3, #1
 800cbea:	613b      	str	r3, [r7, #16]
 800cbec:	e00c      	b.n	800cc08 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	689b      	ldr	r3, [r3, #8]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d108      	bne.n	800cc08 <osMutexNew+0x84>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d104      	bne.n	800cc08 <osMutexNew+0x84>
            mem = 0;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	613b      	str	r3, [r7, #16]
 800cc02:	e001      	b.n	800cc08 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800cc04:	2300      	movs	r3, #0
 800cc06:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	2b01      	cmp	r3, #1
 800cc0c:	d112      	bne.n	800cc34 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800cc0e:	697b      	ldr	r3, [r7, #20]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d007      	beq.n	800cc24 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	689b      	ldr	r3, [r3, #8]
 800cc18:	4619      	mov	r1, r3
 800cc1a:	2004      	movs	r0, #4
 800cc1c:	f000 fd71 	bl	800d702 <xQueueCreateMutexStatic>
 800cc20:	61f8      	str	r0, [r7, #28]
 800cc22:	e016      	b.n	800cc52 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	689b      	ldr	r3, [r3, #8]
 800cc28:	4619      	mov	r1, r3
 800cc2a:	2001      	movs	r0, #1
 800cc2c:	f000 fd69 	bl	800d702 <xQueueCreateMutexStatic>
 800cc30:	61f8      	str	r0, [r7, #28]
 800cc32:	e00e      	b.n	800cc52 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d10b      	bne.n	800cc52 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d004      	beq.n	800cc4a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800cc40:	2004      	movs	r0, #4
 800cc42:	f000 fd46 	bl	800d6d2 <xQueueCreateMutex>
 800cc46:	61f8      	str	r0, [r7, #28]
 800cc48:	e003      	b.n	800cc52 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800cc4a:	2001      	movs	r0, #1
 800cc4c:	f000 fd41 	bl	800d6d2 <xQueueCreateMutex>
 800cc50:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800cc52:	69fb      	ldr	r3, [r7, #28]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00c      	beq.n	800cc72 <osMutexNew+0xee>
        if (attr != NULL) {
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d003      	beq.n	800cc66 <osMutexNew+0xe2>
          name = attr->name;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	60fb      	str	r3, [r7, #12]
 800cc64:	e001      	b.n	800cc6a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800cc66:	2300      	movs	r3, #0
 800cc68:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800cc6a:	68f9      	ldr	r1, [r7, #12]
 800cc6c:	69f8      	ldr	r0, [r7, #28]
 800cc6e:	f001 fc2d 	bl	800e4cc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d006      	beq.n	800cc86 <osMutexNew+0x102>
 800cc78:	697b      	ldr	r3, [r7, #20]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d003      	beq.n	800cc86 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800cc7e:	69fb      	ldr	r3, [r7, #28]
 800cc80:	f043 0301 	orr.w	r3, r3, #1
 800cc84:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800cc86:	69fb      	ldr	r3, [r7, #28]
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	3720      	adds	r7, #32
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	bd80      	pop	{r7, pc}

0800cc90 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b086      	sub	sp, #24
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
 800cc98:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f023 0301 	bic.w	r3, r3, #1
 800cca0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	f003 0301 	and.w	r3, r3, #1
 800cca8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ccae:	f3ef 8305 	mrs	r3, IPSR
 800ccb2:	60bb      	str	r3, [r7, #8]
  return(result);
 800ccb4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d003      	beq.n	800ccc2 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800ccba:	f06f 0305 	mvn.w	r3, #5
 800ccbe:	617b      	str	r3, [r7, #20]
 800ccc0:	e02c      	b.n	800cd1c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d103      	bne.n	800ccd0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ccc8:	f06f 0303 	mvn.w	r3, #3
 800cccc:	617b      	str	r3, [r7, #20]
 800ccce:	e025      	b.n	800cd1c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d011      	beq.n	800ccfa <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ccd6:	6839      	ldr	r1, [r7, #0]
 800ccd8:	6938      	ldr	r0, [r7, #16]
 800ccda:	f000 fd62 	bl	800d7a2 <xQueueTakeMutexRecursive>
 800ccde:	4603      	mov	r3, r0
 800cce0:	2b01      	cmp	r3, #1
 800cce2:	d01b      	beq.n	800cd1c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d003      	beq.n	800ccf2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ccea:	f06f 0301 	mvn.w	r3, #1
 800ccee:	617b      	str	r3, [r7, #20]
 800ccf0:	e014      	b.n	800cd1c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ccf2:	f06f 0302 	mvn.w	r3, #2
 800ccf6:	617b      	str	r3, [r7, #20]
 800ccf8:	e010      	b.n	800cd1c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ccfa:	6839      	ldr	r1, [r7, #0]
 800ccfc:	6938      	ldr	r0, [r7, #16]
 800ccfe:	f001 f907 	bl	800df10 <xQueueSemaphoreTake>
 800cd02:	4603      	mov	r3, r0
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d009      	beq.n	800cd1c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d003      	beq.n	800cd16 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800cd0e:	f06f 0301 	mvn.w	r3, #1
 800cd12:	617b      	str	r3, [r7, #20]
 800cd14:	e002      	b.n	800cd1c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800cd16:	f06f 0302 	mvn.w	r3, #2
 800cd1a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800cd1c:	697b      	ldr	r3, [r7, #20]
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	3718      	adds	r7, #24
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}

0800cd26 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800cd26:	b580      	push	{r7, lr}
 800cd28:	b086      	sub	sp, #24
 800cd2a:	af00      	add	r7, sp, #0
 800cd2c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f023 0301 	bic.w	r3, r3, #1
 800cd34:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f003 0301 	and.w	r3, r3, #1
 800cd3c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd42:	f3ef 8305 	mrs	r3, IPSR
 800cd46:	60bb      	str	r3, [r7, #8]
  return(result);
 800cd48:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d003      	beq.n	800cd56 <osMutexRelease+0x30>
    stat = osErrorISR;
 800cd4e:	f06f 0305 	mvn.w	r3, #5
 800cd52:	617b      	str	r3, [r7, #20]
 800cd54:	e01f      	b.n	800cd96 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800cd56:	693b      	ldr	r3, [r7, #16]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d103      	bne.n	800cd64 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800cd5c:	f06f 0303 	mvn.w	r3, #3
 800cd60:	617b      	str	r3, [r7, #20]
 800cd62:	e018      	b.n	800cd96 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d009      	beq.n	800cd7e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800cd6a:	6938      	ldr	r0, [r7, #16]
 800cd6c:	f000 fce4 	bl	800d738 <xQueueGiveMutexRecursive>
 800cd70:	4603      	mov	r3, r0
 800cd72:	2b01      	cmp	r3, #1
 800cd74:	d00f      	beq.n	800cd96 <osMutexRelease+0x70>
        stat = osErrorResource;
 800cd76:	f06f 0302 	mvn.w	r3, #2
 800cd7a:	617b      	str	r3, [r7, #20]
 800cd7c:	e00b      	b.n	800cd96 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800cd7e:	2300      	movs	r3, #0
 800cd80:	2200      	movs	r2, #0
 800cd82:	2100      	movs	r1, #0
 800cd84:	6938      	ldr	r0, [r7, #16]
 800cd86:	f000 fdb1 	bl	800d8ec <xQueueGenericSend>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d002      	beq.n	800cd96 <osMutexRelease+0x70>
        stat = osErrorResource;
 800cd90:	f06f 0302 	mvn.w	r3, #2
 800cd94:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cd96:	697b      	ldr	r3, [r7, #20]
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3718      	adds	r7, #24
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b08a      	sub	sp, #40	@ 0x28
 800cda4:	af02      	add	r7, sp, #8
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800cdac:	2300      	movs	r3, #0
 800cdae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cdb0:	f3ef 8305 	mrs	r3, IPSR
 800cdb4:	613b      	str	r3, [r7, #16]
  return(result);
 800cdb6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d175      	bne.n	800cea8 <osSemaphoreNew+0x108>
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d072      	beq.n	800cea8 <osSemaphoreNew+0x108>
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	d86e      	bhi.n	800cea8 <osSemaphoreNew+0x108>
    mem = -1;
 800cdca:	f04f 33ff 	mov.w	r3, #4294967295
 800cdce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d015      	beq.n	800ce02 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	689b      	ldr	r3, [r3, #8]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d006      	beq.n	800cdec <osSemaphoreNew+0x4c>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	68db      	ldr	r3, [r3, #12]
 800cde2:	2b4f      	cmp	r3, #79	@ 0x4f
 800cde4:	d902      	bls.n	800cdec <osSemaphoreNew+0x4c>
        mem = 1;
 800cde6:	2301      	movs	r3, #1
 800cde8:	61bb      	str	r3, [r7, #24]
 800cdea:	e00c      	b.n	800ce06 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	689b      	ldr	r3, [r3, #8]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d108      	bne.n	800ce06 <osSemaphoreNew+0x66>
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	68db      	ldr	r3, [r3, #12]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d104      	bne.n	800ce06 <osSemaphoreNew+0x66>
          mem = 0;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	61bb      	str	r3, [r7, #24]
 800ce00:	e001      	b.n	800ce06 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800ce02:	2300      	movs	r3, #0
 800ce04:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800ce06:	69bb      	ldr	r3, [r7, #24]
 800ce08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce0c:	d04c      	beq.n	800cea8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	d128      	bne.n	800ce66 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800ce14:	69bb      	ldr	r3, [r7, #24]
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d10a      	bne.n	800ce30 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	2203      	movs	r2, #3
 800ce20:	9200      	str	r2, [sp, #0]
 800ce22:	2200      	movs	r2, #0
 800ce24:	2100      	movs	r1, #0
 800ce26:	2001      	movs	r0, #1
 800ce28:	f000 fb5e 	bl	800d4e8 <xQueueGenericCreateStatic>
 800ce2c:	61f8      	str	r0, [r7, #28]
 800ce2e:	e005      	b.n	800ce3c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ce30:	2203      	movs	r2, #3
 800ce32:	2100      	movs	r1, #0
 800ce34:	2001      	movs	r0, #1
 800ce36:	f000 fbd4 	bl	800d5e2 <xQueueGenericCreate>
 800ce3a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ce3c:	69fb      	ldr	r3, [r7, #28]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d022      	beq.n	800ce88 <osSemaphoreNew+0xe8>
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d01f      	beq.n	800ce88 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ce48:	2300      	movs	r3, #0
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	2100      	movs	r1, #0
 800ce4e:	69f8      	ldr	r0, [r7, #28]
 800ce50:	f000 fd4c 	bl	800d8ec <xQueueGenericSend>
 800ce54:	4603      	mov	r3, r0
 800ce56:	2b01      	cmp	r3, #1
 800ce58:	d016      	beq.n	800ce88 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ce5a:	69f8      	ldr	r0, [r7, #28]
 800ce5c:	f001 f9ea 	bl	800e234 <vQueueDelete>
            hSemaphore = NULL;
 800ce60:	2300      	movs	r3, #0
 800ce62:	61fb      	str	r3, [r7, #28]
 800ce64:	e010      	b.n	800ce88 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800ce66:	69bb      	ldr	r3, [r7, #24]
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d108      	bne.n	800ce7e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	461a      	mov	r2, r3
 800ce72:	68b9      	ldr	r1, [r7, #8]
 800ce74:	68f8      	ldr	r0, [r7, #12]
 800ce76:	f000 fccb 	bl	800d810 <xQueueCreateCountingSemaphoreStatic>
 800ce7a:	61f8      	str	r0, [r7, #28]
 800ce7c:	e004      	b.n	800ce88 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ce7e:	68b9      	ldr	r1, [r7, #8]
 800ce80:	68f8      	ldr	r0, [r7, #12]
 800ce82:	f000 fcfe 	bl	800d882 <xQueueCreateCountingSemaphore>
 800ce86:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ce88:	69fb      	ldr	r3, [r7, #28]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d00c      	beq.n	800cea8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d003      	beq.n	800ce9c <osSemaphoreNew+0xfc>
          name = attr->name;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	617b      	str	r3, [r7, #20]
 800ce9a:	e001      	b.n	800cea0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800cea0:	6979      	ldr	r1, [r7, #20]
 800cea2:	69f8      	ldr	r0, [r7, #28]
 800cea4:	f001 fb12 	bl	800e4cc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800cea8:	69fb      	ldr	r3, [r7, #28]
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3720      	adds	r7, #32
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
	...

0800ceb4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b086      	sub	sp, #24
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cec2:	2300      	movs	r3, #0
 800cec4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d103      	bne.n	800ced4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800cecc:	f06f 0303 	mvn.w	r3, #3
 800ced0:	617b      	str	r3, [r7, #20]
 800ced2:	e039      	b.n	800cf48 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ced4:	f3ef 8305 	mrs	r3, IPSR
 800ced8:	60fb      	str	r3, [r7, #12]
  return(result);
 800ceda:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d022      	beq.n	800cf26 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d003      	beq.n	800ceee <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800cee6:	f06f 0303 	mvn.w	r3, #3
 800ceea:	617b      	str	r3, [r7, #20]
 800ceec:	e02c      	b.n	800cf48 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800ceee:	2300      	movs	r3, #0
 800cef0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800cef2:	f107 0308 	add.w	r3, r7, #8
 800cef6:	461a      	mov	r2, r3
 800cef8:	2100      	movs	r1, #0
 800cefa:	6938      	ldr	r0, [r7, #16]
 800cefc:	f001 f918 	bl	800e130 <xQueueReceiveFromISR>
 800cf00:	4603      	mov	r3, r0
 800cf02:	2b01      	cmp	r3, #1
 800cf04:	d003      	beq.n	800cf0e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800cf06:	f06f 0302 	mvn.w	r3, #2
 800cf0a:	617b      	str	r3, [r7, #20]
 800cf0c:	e01c      	b.n	800cf48 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d019      	beq.n	800cf48 <osSemaphoreAcquire+0x94>
 800cf14:	4b0f      	ldr	r3, [pc, #60]	@ (800cf54 <osSemaphoreAcquire+0xa0>)
 800cf16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf1a:	601a      	str	r2, [r3, #0]
 800cf1c:	f3bf 8f4f 	dsb	sy
 800cf20:	f3bf 8f6f 	isb	sy
 800cf24:	e010      	b.n	800cf48 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800cf26:	6839      	ldr	r1, [r7, #0]
 800cf28:	6938      	ldr	r0, [r7, #16]
 800cf2a:	f000 fff1 	bl	800df10 <xQueueSemaphoreTake>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d009      	beq.n	800cf48 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d003      	beq.n	800cf42 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800cf3a:	f06f 0301 	mvn.w	r3, #1
 800cf3e:	617b      	str	r3, [r7, #20]
 800cf40:	e002      	b.n	800cf48 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800cf42:	f06f 0302 	mvn.w	r3, #2
 800cf46:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cf48:	697b      	ldr	r3, [r7, #20]
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3718      	adds	r7, #24
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	e000ed04 	.word	0xe000ed04

0800cf58 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b086      	sub	sp, #24
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cf64:	2300      	movs	r3, #0
 800cf66:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d103      	bne.n	800cf76 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800cf6e:	f06f 0303 	mvn.w	r3, #3
 800cf72:	617b      	str	r3, [r7, #20]
 800cf74:	e02c      	b.n	800cfd0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf76:	f3ef 8305 	mrs	r3, IPSR
 800cf7a:	60fb      	str	r3, [r7, #12]
  return(result);
 800cf7c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d01a      	beq.n	800cfb8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800cf82:	2300      	movs	r3, #0
 800cf84:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800cf86:	f107 0308 	add.w	r3, r7, #8
 800cf8a:	4619      	mov	r1, r3
 800cf8c:	6938      	ldr	r0, [r7, #16]
 800cf8e:	f000 fe4d 	bl	800dc2c <xQueueGiveFromISR>
 800cf92:	4603      	mov	r3, r0
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d003      	beq.n	800cfa0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800cf98:	f06f 0302 	mvn.w	r3, #2
 800cf9c:	617b      	str	r3, [r7, #20]
 800cf9e:	e017      	b.n	800cfd0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d014      	beq.n	800cfd0 <osSemaphoreRelease+0x78>
 800cfa6:	4b0d      	ldr	r3, [pc, #52]	@ (800cfdc <osSemaphoreRelease+0x84>)
 800cfa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfac:	601a      	str	r2, [r3, #0]
 800cfae:	f3bf 8f4f 	dsb	sy
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	e00b      	b.n	800cfd0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cfb8:	2300      	movs	r3, #0
 800cfba:	2200      	movs	r2, #0
 800cfbc:	2100      	movs	r1, #0
 800cfbe:	6938      	ldr	r0, [r7, #16]
 800cfc0:	f000 fc94 	bl	800d8ec <xQueueGenericSend>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d002      	beq.n	800cfd0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800cfca:	f06f 0302 	mvn.w	r3, #2
 800cfce:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800cfd0:	697b      	ldr	r3, [r7, #20]
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	3718      	adds	r7, #24
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bd80      	pop	{r7, pc}
 800cfda:	bf00      	nop
 800cfdc:	e000ed04 	.word	0xe000ed04

0800cfe0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b08a      	sub	sp, #40	@ 0x28
 800cfe4:	af02      	add	r7, sp, #8
 800cfe6:	60f8      	str	r0, [r7, #12]
 800cfe8:	60b9      	str	r1, [r7, #8]
 800cfea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800cfec:	2300      	movs	r3, #0
 800cfee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cff0:	f3ef 8305 	mrs	r3, IPSR
 800cff4:	613b      	str	r3, [r7, #16]
  return(result);
 800cff6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d15f      	bne.n	800d0bc <osMessageQueueNew+0xdc>
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d05c      	beq.n	800d0bc <osMessageQueueNew+0xdc>
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d059      	beq.n	800d0bc <osMessageQueueNew+0xdc>
    mem = -1;
 800d008:	f04f 33ff 	mov.w	r3, #4294967295
 800d00c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d029      	beq.n	800d068 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	689b      	ldr	r3, [r3, #8]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d012      	beq.n	800d042 <osMessageQueueNew+0x62>
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	68db      	ldr	r3, [r3, #12]
 800d020:	2b4f      	cmp	r3, #79	@ 0x4f
 800d022:	d90e      	bls.n	800d042 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d00a      	beq.n	800d042 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	695a      	ldr	r2, [r3, #20]
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	68b9      	ldr	r1, [r7, #8]
 800d034:	fb01 f303 	mul.w	r3, r1, r3
 800d038:	429a      	cmp	r2, r3
 800d03a:	d302      	bcc.n	800d042 <osMessageQueueNew+0x62>
        mem = 1;
 800d03c:	2301      	movs	r3, #1
 800d03e:	61bb      	str	r3, [r7, #24]
 800d040:	e014      	b.n	800d06c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	689b      	ldr	r3, [r3, #8]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d110      	bne.n	800d06c <osMessageQueueNew+0x8c>
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	68db      	ldr	r3, [r3, #12]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d10c      	bne.n	800d06c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d056:	2b00      	cmp	r3, #0
 800d058:	d108      	bne.n	800d06c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	695b      	ldr	r3, [r3, #20]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d104      	bne.n	800d06c <osMessageQueueNew+0x8c>
          mem = 0;
 800d062:	2300      	movs	r3, #0
 800d064:	61bb      	str	r3, [r7, #24]
 800d066:	e001      	b.n	800d06c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800d068:	2300      	movs	r3, #0
 800d06a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d06c:	69bb      	ldr	r3, [r7, #24]
 800d06e:	2b01      	cmp	r3, #1
 800d070:	d10b      	bne.n	800d08a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	691a      	ldr	r2, [r3, #16]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	689b      	ldr	r3, [r3, #8]
 800d07a:	2100      	movs	r1, #0
 800d07c:	9100      	str	r1, [sp, #0]
 800d07e:	68b9      	ldr	r1, [r7, #8]
 800d080:	68f8      	ldr	r0, [r7, #12]
 800d082:	f000 fa31 	bl	800d4e8 <xQueueGenericCreateStatic>
 800d086:	61f8      	str	r0, [r7, #28]
 800d088:	e008      	b.n	800d09c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800d08a:	69bb      	ldr	r3, [r7, #24]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d105      	bne.n	800d09c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800d090:	2200      	movs	r2, #0
 800d092:	68b9      	ldr	r1, [r7, #8]
 800d094:	68f8      	ldr	r0, [r7, #12]
 800d096:	f000 faa4 	bl	800d5e2 <xQueueGenericCreate>
 800d09a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800d09c:	69fb      	ldr	r3, [r7, #28]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d00c      	beq.n	800d0bc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d003      	beq.n	800d0b0 <osMessageQueueNew+0xd0>
        name = attr->name;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	617b      	str	r3, [r7, #20]
 800d0ae:	e001      	b.n	800d0b4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800d0b4:	6979      	ldr	r1, [r7, #20]
 800d0b6:	69f8      	ldr	r0, [r7, #28]
 800d0b8:	f001 fa08 	bl	800e4cc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800d0bc:	69fb      	ldr	r3, [r7, #28]
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	3720      	adds	r7, #32
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}
	...

0800d0c8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b088      	sub	sp, #32
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	60f8      	str	r0, [r7, #12]
 800d0d0:	60b9      	str	r1, [r7, #8]
 800d0d2:	603b      	str	r3, [r7, #0]
 800d0d4:	4613      	mov	r3, r2
 800d0d6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d0e0:	f3ef 8305 	mrs	r3, IPSR
 800d0e4:	617b      	str	r3, [r7, #20]
  return(result);
 800d0e6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d028      	beq.n	800d13e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800d0ec:	69bb      	ldr	r3, [r7, #24]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d005      	beq.n	800d0fe <osMessageQueuePut+0x36>
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d002      	beq.n	800d0fe <osMessageQueuePut+0x36>
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d003      	beq.n	800d106 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800d0fe:	f06f 0303 	mvn.w	r3, #3
 800d102:	61fb      	str	r3, [r7, #28]
 800d104:	e038      	b.n	800d178 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800d106:	2300      	movs	r3, #0
 800d108:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800d10a:	f107 0210 	add.w	r2, r7, #16
 800d10e:	2300      	movs	r3, #0
 800d110:	68b9      	ldr	r1, [r7, #8]
 800d112:	69b8      	ldr	r0, [r7, #24]
 800d114:	f000 fcec 	bl	800daf0 <xQueueGenericSendFromISR>
 800d118:	4603      	mov	r3, r0
 800d11a:	2b01      	cmp	r3, #1
 800d11c:	d003      	beq.n	800d126 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800d11e:	f06f 0302 	mvn.w	r3, #2
 800d122:	61fb      	str	r3, [r7, #28]
 800d124:	e028      	b.n	800d178 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800d126:	693b      	ldr	r3, [r7, #16]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d025      	beq.n	800d178 <osMessageQueuePut+0xb0>
 800d12c:	4b15      	ldr	r3, [pc, #84]	@ (800d184 <osMessageQueuePut+0xbc>)
 800d12e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d132:	601a      	str	r2, [r3, #0]
 800d134:	f3bf 8f4f 	dsb	sy
 800d138:	f3bf 8f6f 	isb	sy
 800d13c:	e01c      	b.n	800d178 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800d13e:	69bb      	ldr	r3, [r7, #24]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d002      	beq.n	800d14a <osMessageQueuePut+0x82>
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d103      	bne.n	800d152 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800d14a:	f06f 0303 	mvn.w	r3, #3
 800d14e:	61fb      	str	r3, [r7, #28]
 800d150:	e012      	b.n	800d178 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800d152:	2300      	movs	r3, #0
 800d154:	683a      	ldr	r2, [r7, #0]
 800d156:	68b9      	ldr	r1, [r7, #8]
 800d158:	69b8      	ldr	r0, [r7, #24]
 800d15a:	f000 fbc7 	bl	800d8ec <xQueueGenericSend>
 800d15e:	4603      	mov	r3, r0
 800d160:	2b01      	cmp	r3, #1
 800d162:	d009      	beq.n	800d178 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d003      	beq.n	800d172 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800d16a:	f06f 0301 	mvn.w	r3, #1
 800d16e:	61fb      	str	r3, [r7, #28]
 800d170:	e002      	b.n	800d178 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800d172:	f06f 0302 	mvn.w	r3, #2
 800d176:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800d178:	69fb      	ldr	r3, [r7, #28]
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3720      	adds	r7, #32
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}
 800d182:	bf00      	nop
 800d184:	e000ed04 	.word	0xe000ed04

0800d188 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800d188:	b580      	push	{r7, lr}
 800d18a:	b088      	sub	sp, #32
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	60f8      	str	r0, [r7, #12]
 800d190:	60b9      	str	r1, [r7, #8]
 800d192:	607a      	str	r2, [r7, #4]
 800d194:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800d19a:	2300      	movs	r3, #0
 800d19c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d19e:	f3ef 8305 	mrs	r3, IPSR
 800d1a2:	617b      	str	r3, [r7, #20]
  return(result);
 800d1a4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d028      	beq.n	800d1fc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800d1aa:	69bb      	ldr	r3, [r7, #24]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d005      	beq.n	800d1bc <osMessageQueueGet+0x34>
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d002      	beq.n	800d1bc <osMessageQueueGet+0x34>
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d003      	beq.n	800d1c4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800d1bc:	f06f 0303 	mvn.w	r3, #3
 800d1c0:	61fb      	str	r3, [r7, #28]
 800d1c2:	e037      	b.n	800d234 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800d1c8:	f107 0310 	add.w	r3, r7, #16
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	68b9      	ldr	r1, [r7, #8]
 800d1d0:	69b8      	ldr	r0, [r7, #24]
 800d1d2:	f000 ffad 	bl	800e130 <xQueueReceiveFromISR>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d003      	beq.n	800d1e4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800d1dc:	f06f 0302 	mvn.w	r3, #2
 800d1e0:	61fb      	str	r3, [r7, #28]
 800d1e2:	e027      	b.n	800d234 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d024      	beq.n	800d234 <osMessageQueueGet+0xac>
 800d1ea:	4b15      	ldr	r3, [pc, #84]	@ (800d240 <osMessageQueueGet+0xb8>)
 800d1ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1f0:	601a      	str	r2, [r3, #0]
 800d1f2:	f3bf 8f4f 	dsb	sy
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	e01b      	b.n	800d234 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800d1fc:	69bb      	ldr	r3, [r7, #24]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d002      	beq.n	800d208 <osMessageQueueGet+0x80>
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d103      	bne.n	800d210 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800d208:	f06f 0303 	mvn.w	r3, #3
 800d20c:	61fb      	str	r3, [r7, #28]
 800d20e:	e011      	b.n	800d234 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800d210:	683a      	ldr	r2, [r7, #0]
 800d212:	68b9      	ldr	r1, [r7, #8]
 800d214:	69b8      	ldr	r0, [r7, #24]
 800d216:	f000 fd99 	bl	800dd4c <xQueueReceive>
 800d21a:	4603      	mov	r3, r0
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d009      	beq.n	800d234 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d003      	beq.n	800d22e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800d226:	f06f 0301 	mvn.w	r3, #1
 800d22a:	61fb      	str	r3, [r7, #28]
 800d22c:	e002      	b.n	800d234 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800d22e:	f06f 0302 	mvn.w	r3, #2
 800d232:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800d234:	69fb      	ldr	r3, [r7, #28]
}
 800d236:	4618      	mov	r0, r3
 800d238:	3720      	adds	r7, #32
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
 800d23e:	bf00      	nop
 800d240:	e000ed04 	.word	0xe000ed04

0800d244 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d244:	b480      	push	{r7}
 800d246:	b085      	sub	sp, #20
 800d248:	af00      	add	r7, sp, #0
 800d24a:	60f8      	str	r0, [r7, #12]
 800d24c:	60b9      	str	r1, [r7, #8]
 800d24e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	4a07      	ldr	r2, [pc, #28]	@ (800d270 <vApplicationGetIdleTaskMemory+0x2c>)
 800d254:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	4a06      	ldr	r2, [pc, #24]	@ (800d274 <vApplicationGetIdleTaskMemory+0x30>)
 800d25a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2280      	movs	r2, #128	@ 0x80
 800d260:	601a      	str	r2, [r3, #0]
}
 800d262:	bf00      	nop
 800d264:	3714      	adds	r7, #20
 800d266:	46bd      	mov	sp, r7
 800d268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26c:	4770      	bx	lr
 800d26e:	bf00      	nop
 800d270:	24005120 	.word	0x24005120
 800d274:	240051c8 	.word	0x240051c8

0800d278 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d278:	b480      	push	{r7}
 800d27a:	b085      	sub	sp, #20
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	60f8      	str	r0, [r7, #12]
 800d280:	60b9      	str	r1, [r7, #8]
 800d282:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	4a07      	ldr	r2, [pc, #28]	@ (800d2a4 <vApplicationGetTimerTaskMemory+0x2c>)
 800d288:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	4a06      	ldr	r2, [pc, #24]	@ (800d2a8 <vApplicationGetTimerTaskMemory+0x30>)
 800d28e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d296:	601a      	str	r2, [r3, #0]
}
 800d298:	bf00      	nop
 800d29a:	3714      	adds	r7, #20
 800d29c:	46bd      	mov	sp, r7
 800d29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a2:	4770      	bx	lr
 800d2a4:	240053c8 	.word	0x240053c8
 800d2a8:	24005470 	.word	0x24005470

0800d2ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b083      	sub	sp, #12
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f103 0208 	add.w	r2, r3, #8
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f04f 32ff 	mov.w	r2, #4294967295
 800d2c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	f103 0208 	add.w	r2, r3, #8
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f103 0208 	add.w	r2, r3, #8
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	2200      	movs	r2, #0
 800d2de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d2e0:	bf00      	nop
 800d2e2:	370c      	adds	r7, #12
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ea:	4770      	bx	lr

0800d2ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d2ec:	b480      	push	{r7}
 800d2ee:	b083      	sub	sp, #12
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d2fa:	bf00      	nop
 800d2fc:	370c      	adds	r7, #12
 800d2fe:	46bd      	mov	sp, r7
 800d300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d304:	4770      	bx	lr

0800d306 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d306:	b480      	push	{r7}
 800d308:	b085      	sub	sp, #20
 800d30a:	af00      	add	r7, sp, #0
 800d30c:	6078      	str	r0, [r7, #4]
 800d30e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	685b      	ldr	r3, [r3, #4]
 800d314:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	689a      	ldr	r2, [r3, #8]
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	689b      	ldr	r3, [r3, #8]
 800d328:	683a      	ldr	r2, [r7, #0]
 800d32a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	683a      	ldr	r2, [r7, #0]
 800d330:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	687a      	ldr	r2, [r7, #4]
 800d336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	1c5a      	adds	r2, r3, #1
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	601a      	str	r2, [r3, #0]
}
 800d342:	bf00      	nop
 800d344:	3714      	adds	r7, #20
 800d346:	46bd      	mov	sp, r7
 800d348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34c:	4770      	bx	lr

0800d34e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d34e:	b480      	push	{r7}
 800d350:	b085      	sub	sp, #20
 800d352:	af00      	add	r7, sp, #0
 800d354:	6078      	str	r0, [r7, #4]
 800d356:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d364:	d103      	bne.n	800d36e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	691b      	ldr	r3, [r3, #16]
 800d36a:	60fb      	str	r3, [r7, #12]
 800d36c:	e00c      	b.n	800d388 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	3308      	adds	r3, #8
 800d372:	60fb      	str	r3, [r7, #12]
 800d374:	e002      	b.n	800d37c <vListInsert+0x2e>
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	685b      	ldr	r3, [r3, #4]
 800d37a:	60fb      	str	r3, [r7, #12]
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	685b      	ldr	r3, [r3, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	68ba      	ldr	r2, [r7, #8]
 800d384:	429a      	cmp	r2, r3
 800d386:	d2f6      	bcs.n	800d376 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	685a      	ldr	r2, [r3, #4]
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	685b      	ldr	r3, [r3, #4]
 800d394:	683a      	ldr	r2, [r7, #0]
 800d396:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	68fa      	ldr	r2, [r7, #12]
 800d39c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	683a      	ldr	r2, [r7, #0]
 800d3a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	687a      	ldr	r2, [r7, #4]
 800d3a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	1c5a      	adds	r2, r3, #1
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	601a      	str	r2, [r3, #0]
}
 800d3b4:	bf00      	nop
 800d3b6:	3714      	adds	r7, #20
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b085      	sub	sp, #20
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	691b      	ldr	r3, [r3, #16]
 800d3cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	685b      	ldr	r3, [r3, #4]
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	6892      	ldr	r2, [r2, #8]
 800d3d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	687a      	ldr	r2, [r7, #4]
 800d3de:	6852      	ldr	r2, [r2, #4]
 800d3e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	687a      	ldr	r2, [r7, #4]
 800d3e8:	429a      	cmp	r2, r3
 800d3ea:	d103      	bne.n	800d3f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	689a      	ldr	r2, [r3, #8]
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	1e5a      	subs	r2, r3, #1
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3714      	adds	r7, #20
 800d40c:	46bd      	mov	sp, r7
 800d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d412:	4770      	bx	lr

0800d414 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b084      	sub	sp, #16
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
 800d41c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d10b      	bne.n	800d440 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d42c:	f383 8811 	msr	BASEPRI, r3
 800d430:	f3bf 8f6f 	isb	sy
 800d434:	f3bf 8f4f 	dsb	sy
 800d438:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d43a:	bf00      	nop
 800d43c:	bf00      	nop
 800d43e:	e7fd      	b.n	800d43c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d440:	f002 fe72 	bl	8010128 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681a      	ldr	r2, [r3, #0]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d44c:	68f9      	ldr	r1, [r7, #12]
 800d44e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d450:	fb01 f303 	mul.w	r3, r1, r3
 800d454:	441a      	add	r2, r3
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	2200      	movs	r2, #0
 800d45e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	681a      	ldr	r2, [r3, #0]
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d470:	3b01      	subs	r3, #1
 800d472:	68f9      	ldr	r1, [r7, #12]
 800d474:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d476:	fb01 f303 	mul.w	r3, r1, r3
 800d47a:	441a      	add	r2, r3
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	22ff      	movs	r2, #255	@ 0xff
 800d484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	22ff      	movs	r2, #255	@ 0xff
 800d48c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d114      	bne.n	800d4c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	691b      	ldr	r3, [r3, #16]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d01a      	beq.n	800d4d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	3310      	adds	r3, #16
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f001 fd3e 	bl	800ef24 <xTaskRemoveFromEventList>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d012      	beq.n	800d4d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d4ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d4e4 <xQueueGenericReset+0xd0>)
 800d4b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d4b4:	601a      	str	r2, [r3, #0]
 800d4b6:	f3bf 8f4f 	dsb	sy
 800d4ba:	f3bf 8f6f 	isb	sy
 800d4be:	e009      	b.n	800d4d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	3310      	adds	r3, #16
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	f7ff fef1 	bl	800d2ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3324      	adds	r3, #36	@ 0x24
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f7ff feec 	bl	800d2ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d4d4:	f002 fe5a 	bl	801018c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d4d8:	2301      	movs	r3, #1
}
 800d4da:	4618      	mov	r0, r3
 800d4dc:	3710      	adds	r7, #16
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	e000ed04 	.word	0xe000ed04

0800d4e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b08e      	sub	sp, #56	@ 0x38
 800d4ec:	af02      	add	r7, sp, #8
 800d4ee:	60f8      	str	r0, [r7, #12]
 800d4f0:	60b9      	str	r1, [r7, #8]
 800d4f2:	607a      	str	r2, [r7, #4]
 800d4f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d10b      	bne.n	800d514 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d4fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d500:	f383 8811 	msr	BASEPRI, r3
 800d504:	f3bf 8f6f 	isb	sy
 800d508:	f3bf 8f4f 	dsb	sy
 800d50c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d50e:	bf00      	nop
 800d510:	bf00      	nop
 800d512:	e7fd      	b.n	800d510 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d10b      	bne.n	800d532 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d51e:	f383 8811 	msr	BASEPRI, r3
 800d522:	f3bf 8f6f 	isb	sy
 800d526:	f3bf 8f4f 	dsb	sy
 800d52a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d52c:	bf00      	nop
 800d52e:	bf00      	nop
 800d530:	e7fd      	b.n	800d52e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d002      	beq.n	800d53e <xQueueGenericCreateStatic+0x56>
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d001      	beq.n	800d542 <xQueueGenericCreateStatic+0x5a>
 800d53e:	2301      	movs	r3, #1
 800d540:	e000      	b.n	800d544 <xQueueGenericCreateStatic+0x5c>
 800d542:	2300      	movs	r3, #0
 800d544:	2b00      	cmp	r3, #0
 800d546:	d10b      	bne.n	800d560 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d54c:	f383 8811 	msr	BASEPRI, r3
 800d550:	f3bf 8f6f 	isb	sy
 800d554:	f3bf 8f4f 	dsb	sy
 800d558:	623b      	str	r3, [r7, #32]
}
 800d55a:	bf00      	nop
 800d55c:	bf00      	nop
 800d55e:	e7fd      	b.n	800d55c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d102      	bne.n	800d56c <xQueueGenericCreateStatic+0x84>
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d101      	bne.n	800d570 <xQueueGenericCreateStatic+0x88>
 800d56c:	2301      	movs	r3, #1
 800d56e:	e000      	b.n	800d572 <xQueueGenericCreateStatic+0x8a>
 800d570:	2300      	movs	r3, #0
 800d572:	2b00      	cmp	r3, #0
 800d574:	d10b      	bne.n	800d58e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d57a:	f383 8811 	msr	BASEPRI, r3
 800d57e:	f3bf 8f6f 	isb	sy
 800d582:	f3bf 8f4f 	dsb	sy
 800d586:	61fb      	str	r3, [r7, #28]
}
 800d588:	bf00      	nop
 800d58a:	bf00      	nop
 800d58c:	e7fd      	b.n	800d58a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d58e:	2350      	movs	r3, #80	@ 0x50
 800d590:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	2b50      	cmp	r3, #80	@ 0x50
 800d596:	d00b      	beq.n	800d5b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d59c:	f383 8811 	msr	BASEPRI, r3
 800d5a0:	f3bf 8f6f 	isb	sy
 800d5a4:	f3bf 8f4f 	dsb	sy
 800d5a8:	61bb      	str	r3, [r7, #24]
}
 800d5aa:	bf00      	nop
 800d5ac:	bf00      	nop
 800d5ae:	e7fd      	b.n	800d5ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d5b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d5b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d00d      	beq.n	800d5d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5be:	2201      	movs	r2, #1
 800d5c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d5c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d5c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ca:	9300      	str	r3, [sp, #0]
 800d5cc:	4613      	mov	r3, r2
 800d5ce:	687a      	ldr	r2, [r7, #4]
 800d5d0:	68b9      	ldr	r1, [r7, #8]
 800d5d2:	68f8      	ldr	r0, [r7, #12]
 800d5d4:	f000 f840 	bl	800d658 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3730      	adds	r7, #48	@ 0x30
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}

0800d5e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d5e2:	b580      	push	{r7, lr}
 800d5e4:	b08a      	sub	sp, #40	@ 0x28
 800d5e6:	af02      	add	r7, sp, #8
 800d5e8:	60f8      	str	r0, [r7, #12]
 800d5ea:	60b9      	str	r1, [r7, #8]
 800d5ec:	4613      	mov	r3, r2
 800d5ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d10b      	bne.n	800d60e <xQueueGenericCreate+0x2c>
	__asm volatile
 800d5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5fa:	f383 8811 	msr	BASEPRI, r3
 800d5fe:	f3bf 8f6f 	isb	sy
 800d602:	f3bf 8f4f 	dsb	sy
 800d606:	613b      	str	r3, [r7, #16]
}
 800d608:	bf00      	nop
 800d60a:	bf00      	nop
 800d60c:	e7fd      	b.n	800d60a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	68ba      	ldr	r2, [r7, #8]
 800d612:	fb02 f303 	mul.w	r3, r2, r3
 800d616:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d618:	69fb      	ldr	r3, [r7, #28]
 800d61a:	3350      	adds	r3, #80	@ 0x50
 800d61c:	4618      	mov	r0, r3
 800d61e:	f002 fea5 	bl	801036c <pvPortMalloc>
 800d622:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d624:	69bb      	ldr	r3, [r7, #24]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d011      	beq.n	800d64e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d62a:	69bb      	ldr	r3, [r7, #24]
 800d62c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	3350      	adds	r3, #80	@ 0x50
 800d632:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d634:	69bb      	ldr	r3, [r7, #24]
 800d636:	2200      	movs	r2, #0
 800d638:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d63c:	79fa      	ldrb	r2, [r7, #7]
 800d63e:	69bb      	ldr	r3, [r7, #24]
 800d640:	9300      	str	r3, [sp, #0]
 800d642:	4613      	mov	r3, r2
 800d644:	697a      	ldr	r2, [r7, #20]
 800d646:	68b9      	ldr	r1, [r7, #8]
 800d648:	68f8      	ldr	r0, [r7, #12]
 800d64a:	f000 f805 	bl	800d658 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d64e:	69bb      	ldr	r3, [r7, #24]
	}
 800d650:	4618      	mov	r0, r3
 800d652:	3720      	adds	r7, #32
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}

0800d658 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b084      	sub	sp, #16
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	60f8      	str	r0, [r7, #12]
 800d660:	60b9      	str	r1, [r7, #8]
 800d662:	607a      	str	r2, [r7, #4]
 800d664:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d103      	bne.n	800d674 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d66c:	69bb      	ldr	r3, [r7, #24]
 800d66e:	69ba      	ldr	r2, [r7, #24]
 800d670:	601a      	str	r2, [r3, #0]
 800d672:	e002      	b.n	800d67a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d674:	69bb      	ldr	r3, [r7, #24]
 800d676:	687a      	ldr	r2, [r7, #4]
 800d678:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d67a:	69bb      	ldr	r3, [r7, #24]
 800d67c:	68fa      	ldr	r2, [r7, #12]
 800d67e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d680:	69bb      	ldr	r3, [r7, #24]
 800d682:	68ba      	ldr	r2, [r7, #8]
 800d684:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d686:	2101      	movs	r1, #1
 800d688:	69b8      	ldr	r0, [r7, #24]
 800d68a:	f7ff fec3 	bl	800d414 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d68e:	69bb      	ldr	r3, [r7, #24]
 800d690:	78fa      	ldrb	r2, [r7, #3]
 800d692:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d696:	bf00      	nop
 800d698:	3710      	adds	r7, #16
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}

0800d69e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d69e:	b580      	push	{r7, lr}
 800d6a0:	b082      	sub	sp, #8
 800d6a2:	af00      	add	r7, sp, #0
 800d6a4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d00e      	beq.n	800d6ca <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d6be:	2300      	movs	r3, #0
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	2100      	movs	r1, #0
 800d6c4:	6878      	ldr	r0, [r7, #4]
 800d6c6:	f000 f911 	bl	800d8ec <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d6ca:	bf00      	nop
 800d6cc:	3708      	adds	r7, #8
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}

0800d6d2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d6d2:	b580      	push	{r7, lr}
 800d6d4:	b086      	sub	sp, #24
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	4603      	mov	r3, r0
 800d6da:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d6dc:	2301      	movs	r3, #1
 800d6de:	617b      	str	r3, [r7, #20]
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d6e4:	79fb      	ldrb	r3, [r7, #7]
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	6939      	ldr	r1, [r7, #16]
 800d6ea:	6978      	ldr	r0, [r7, #20]
 800d6ec:	f7ff ff79 	bl	800d5e2 <xQueueGenericCreate>
 800d6f0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d6f2:	68f8      	ldr	r0, [r7, #12]
 800d6f4:	f7ff ffd3 	bl	800d69e <prvInitialiseMutex>

		return xNewQueue;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
	}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3718      	adds	r7, #24
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d702:	b580      	push	{r7, lr}
 800d704:	b088      	sub	sp, #32
 800d706:	af02      	add	r7, sp, #8
 800d708:	4603      	mov	r3, r0
 800d70a:	6039      	str	r1, [r7, #0]
 800d70c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d70e:	2301      	movs	r3, #1
 800d710:	617b      	str	r3, [r7, #20]
 800d712:	2300      	movs	r3, #0
 800d714:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d716:	79fb      	ldrb	r3, [r7, #7]
 800d718:	9300      	str	r3, [sp, #0]
 800d71a:	683b      	ldr	r3, [r7, #0]
 800d71c:	2200      	movs	r2, #0
 800d71e:	6939      	ldr	r1, [r7, #16]
 800d720:	6978      	ldr	r0, [r7, #20]
 800d722:	f7ff fee1 	bl	800d4e8 <xQueueGenericCreateStatic>
 800d726:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d728:	68f8      	ldr	r0, [r7, #12]
 800d72a:	f7ff ffb8 	bl	800d69e <prvInitialiseMutex>

		return xNewQueue;
 800d72e:	68fb      	ldr	r3, [r7, #12]
	}
 800d730:	4618      	mov	r0, r3
 800d732:	3718      	adds	r7, #24
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}

0800d738 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800d738:	b590      	push	{r4, r7, lr}
 800d73a:	b087      	sub	sp, #28
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d744:	693b      	ldr	r3, [r7, #16]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d10b      	bne.n	800d762 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800d74a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d74e:	f383 8811 	msr	BASEPRI, r3
 800d752:	f3bf 8f6f 	isb	sy
 800d756:	f3bf 8f4f 	dsb	sy
 800d75a:	60fb      	str	r3, [r7, #12]
}
 800d75c:	bf00      	nop
 800d75e:	bf00      	nop
 800d760:	e7fd      	b.n	800d75e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d762:	693b      	ldr	r3, [r7, #16]
 800d764:	689c      	ldr	r4, [r3, #8]
 800d766:	f001 fda3 	bl	800f2b0 <xTaskGetCurrentTaskHandle>
 800d76a:	4603      	mov	r3, r0
 800d76c:	429c      	cmp	r4, r3
 800d76e:	d111      	bne.n	800d794 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	68db      	ldr	r3, [r3, #12]
 800d774:	1e5a      	subs	r2, r3, #1
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800d77a:	693b      	ldr	r3, [r7, #16]
 800d77c:	68db      	ldr	r3, [r3, #12]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d105      	bne.n	800d78e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800d782:	2300      	movs	r3, #0
 800d784:	2200      	movs	r2, #0
 800d786:	2100      	movs	r1, #0
 800d788:	6938      	ldr	r0, [r7, #16]
 800d78a:	f000 f8af 	bl	800d8ec <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800d78e:	2301      	movs	r3, #1
 800d790:	617b      	str	r3, [r7, #20]
 800d792:	e001      	b.n	800d798 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800d794:	2300      	movs	r3, #0
 800d796:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800d798:	697b      	ldr	r3, [r7, #20]
	}
 800d79a:	4618      	mov	r0, r3
 800d79c:	371c      	adds	r7, #28
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd90      	pop	{r4, r7, pc}

0800d7a2 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800d7a2:	b590      	push	{r4, r7, lr}
 800d7a4:	b087      	sub	sp, #28
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
 800d7aa:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d10b      	bne.n	800d7ce <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800d7b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7ba:	f383 8811 	msr	BASEPRI, r3
 800d7be:	f3bf 8f6f 	isb	sy
 800d7c2:	f3bf 8f4f 	dsb	sy
 800d7c6:	60fb      	str	r3, [r7, #12]
}
 800d7c8:	bf00      	nop
 800d7ca:	bf00      	nop
 800d7cc:	e7fd      	b.n	800d7ca <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	689c      	ldr	r4, [r3, #8]
 800d7d2:	f001 fd6d 	bl	800f2b0 <xTaskGetCurrentTaskHandle>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	429c      	cmp	r4, r3
 800d7da:	d107      	bne.n	800d7ec <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d7dc:	693b      	ldr	r3, [r7, #16]
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	1c5a      	adds	r2, r3, #1
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	617b      	str	r3, [r7, #20]
 800d7ea:	e00c      	b.n	800d806 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800d7ec:	6839      	ldr	r1, [r7, #0]
 800d7ee:	6938      	ldr	r0, [r7, #16]
 800d7f0:	f000 fb8e 	bl	800df10 <xQueueSemaphoreTake>
 800d7f4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d004      	beq.n	800d806 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d7fc:	693b      	ldr	r3, [r7, #16]
 800d7fe:	68db      	ldr	r3, [r3, #12]
 800d800:	1c5a      	adds	r2, r3, #1
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800d806:	697b      	ldr	r3, [r7, #20]
	}
 800d808:	4618      	mov	r0, r3
 800d80a:	371c      	adds	r7, #28
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd90      	pop	{r4, r7, pc}

0800d810 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d810:	b580      	push	{r7, lr}
 800d812:	b08a      	sub	sp, #40	@ 0x28
 800d814:	af02      	add	r7, sp, #8
 800d816:	60f8      	str	r0, [r7, #12]
 800d818:	60b9      	str	r1, [r7, #8]
 800d81a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d10b      	bne.n	800d83a <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800d822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d826:	f383 8811 	msr	BASEPRI, r3
 800d82a:	f3bf 8f6f 	isb	sy
 800d82e:	f3bf 8f4f 	dsb	sy
 800d832:	61bb      	str	r3, [r7, #24]
}
 800d834:	bf00      	nop
 800d836:	bf00      	nop
 800d838:	e7fd      	b.n	800d836 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d83a:	68ba      	ldr	r2, [r7, #8]
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	429a      	cmp	r2, r3
 800d840:	d90b      	bls.n	800d85a <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800d842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d846:	f383 8811 	msr	BASEPRI, r3
 800d84a:	f3bf 8f6f 	isb	sy
 800d84e:	f3bf 8f4f 	dsb	sy
 800d852:	617b      	str	r3, [r7, #20]
}
 800d854:	bf00      	nop
 800d856:	bf00      	nop
 800d858:	e7fd      	b.n	800d856 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d85a:	2302      	movs	r3, #2
 800d85c:	9300      	str	r3, [sp, #0]
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2200      	movs	r2, #0
 800d862:	2100      	movs	r1, #0
 800d864:	68f8      	ldr	r0, [r7, #12]
 800d866:	f7ff fe3f 	bl	800d4e8 <xQueueGenericCreateStatic>
 800d86a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d86c:	69fb      	ldr	r3, [r7, #28]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d002      	beq.n	800d878 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d872:	69fb      	ldr	r3, [r7, #28]
 800d874:	68ba      	ldr	r2, [r7, #8]
 800d876:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d878:	69fb      	ldr	r3, [r7, #28]
	}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3720      	adds	r7, #32
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}

0800d882 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d882:	b580      	push	{r7, lr}
 800d884:	b086      	sub	sp, #24
 800d886:	af00      	add	r7, sp, #0
 800d888:	6078      	str	r0, [r7, #4]
 800d88a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d10b      	bne.n	800d8aa <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800d892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d896:	f383 8811 	msr	BASEPRI, r3
 800d89a:	f3bf 8f6f 	isb	sy
 800d89e:	f3bf 8f4f 	dsb	sy
 800d8a2:	613b      	str	r3, [r7, #16]
}
 800d8a4:	bf00      	nop
 800d8a6:	bf00      	nop
 800d8a8:	e7fd      	b.n	800d8a6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d8aa:	683a      	ldr	r2, [r7, #0]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	429a      	cmp	r2, r3
 800d8b0:	d90b      	bls.n	800d8ca <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800d8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b6:	f383 8811 	msr	BASEPRI, r3
 800d8ba:	f3bf 8f6f 	isb	sy
 800d8be:	f3bf 8f4f 	dsb	sy
 800d8c2:	60fb      	str	r3, [r7, #12]
}
 800d8c4:	bf00      	nop
 800d8c6:	bf00      	nop
 800d8c8:	e7fd      	b.n	800d8c6 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d8ca:	2202      	movs	r2, #2
 800d8cc:	2100      	movs	r1, #0
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f7ff fe87 	bl	800d5e2 <xQueueGenericCreate>
 800d8d4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d002      	beq.n	800d8e2 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	683a      	ldr	r2, [r7, #0]
 800d8e0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d8e2:	697b      	ldr	r3, [r7, #20]
	}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	3718      	adds	r7, #24
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b08e      	sub	sp, #56	@ 0x38
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	60f8      	str	r0, [r7, #12]
 800d8f4:	60b9      	str	r1, [r7, #8]
 800d8f6:	607a      	str	r2, [r7, #4]
 800d8f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d904:	2b00      	cmp	r3, #0
 800d906:	d10b      	bne.n	800d920 <xQueueGenericSend+0x34>
	__asm volatile
 800d908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d90c:	f383 8811 	msr	BASEPRI, r3
 800d910:	f3bf 8f6f 	isb	sy
 800d914:	f3bf 8f4f 	dsb	sy
 800d918:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d91a:	bf00      	nop
 800d91c:	bf00      	nop
 800d91e:	e7fd      	b.n	800d91c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d103      	bne.n	800d92e <xQueueGenericSend+0x42>
 800d926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d101      	bne.n	800d932 <xQueueGenericSend+0x46>
 800d92e:	2301      	movs	r3, #1
 800d930:	e000      	b.n	800d934 <xQueueGenericSend+0x48>
 800d932:	2300      	movs	r3, #0
 800d934:	2b00      	cmp	r3, #0
 800d936:	d10b      	bne.n	800d950 <xQueueGenericSend+0x64>
	__asm volatile
 800d938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d93c:	f383 8811 	msr	BASEPRI, r3
 800d940:	f3bf 8f6f 	isb	sy
 800d944:	f3bf 8f4f 	dsb	sy
 800d948:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d94a:	bf00      	nop
 800d94c:	bf00      	nop
 800d94e:	e7fd      	b.n	800d94c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	2b02      	cmp	r3, #2
 800d954:	d103      	bne.n	800d95e <xQueueGenericSend+0x72>
 800d956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d95a:	2b01      	cmp	r3, #1
 800d95c:	d101      	bne.n	800d962 <xQueueGenericSend+0x76>
 800d95e:	2301      	movs	r3, #1
 800d960:	e000      	b.n	800d964 <xQueueGenericSend+0x78>
 800d962:	2300      	movs	r3, #0
 800d964:	2b00      	cmp	r3, #0
 800d966:	d10b      	bne.n	800d980 <xQueueGenericSend+0x94>
	__asm volatile
 800d968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d96c:	f383 8811 	msr	BASEPRI, r3
 800d970:	f3bf 8f6f 	isb	sy
 800d974:	f3bf 8f4f 	dsb	sy
 800d978:	623b      	str	r3, [r7, #32]
}
 800d97a:	bf00      	nop
 800d97c:	bf00      	nop
 800d97e:	e7fd      	b.n	800d97c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d980:	f001 fca6 	bl	800f2d0 <xTaskGetSchedulerState>
 800d984:	4603      	mov	r3, r0
 800d986:	2b00      	cmp	r3, #0
 800d988:	d102      	bne.n	800d990 <xQueueGenericSend+0xa4>
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d101      	bne.n	800d994 <xQueueGenericSend+0xa8>
 800d990:	2301      	movs	r3, #1
 800d992:	e000      	b.n	800d996 <xQueueGenericSend+0xaa>
 800d994:	2300      	movs	r3, #0
 800d996:	2b00      	cmp	r3, #0
 800d998:	d10b      	bne.n	800d9b2 <xQueueGenericSend+0xc6>
	__asm volatile
 800d99a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d99e:	f383 8811 	msr	BASEPRI, r3
 800d9a2:	f3bf 8f6f 	isb	sy
 800d9a6:	f3bf 8f4f 	dsb	sy
 800d9aa:	61fb      	str	r3, [r7, #28]
}
 800d9ac:	bf00      	nop
 800d9ae:	bf00      	nop
 800d9b0:	e7fd      	b.n	800d9ae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d9b2:	f002 fbb9 	bl	8010128 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d9b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d302      	bcc.n	800d9c8 <xQueueGenericSend+0xdc>
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	2b02      	cmp	r3, #2
 800d9c6:	d129      	bne.n	800da1c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d9c8:	683a      	ldr	r2, [r7, #0]
 800d9ca:	68b9      	ldr	r1, [r7, #8]
 800d9cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d9ce:	f000 fc6d 	bl	800e2ac <prvCopyDataToQueue>
 800d9d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d010      	beq.n	800d9fe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9de:	3324      	adds	r3, #36	@ 0x24
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	f001 fa9f 	bl	800ef24 <xTaskRemoveFromEventList>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d013      	beq.n	800da14 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d9ec:	4b3f      	ldr	r3, [pc, #252]	@ (800daec <xQueueGenericSend+0x200>)
 800d9ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9f2:	601a      	str	r2, [r3, #0]
 800d9f4:	f3bf 8f4f 	dsb	sy
 800d9f8:	f3bf 8f6f 	isb	sy
 800d9fc:	e00a      	b.n	800da14 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da00:	2b00      	cmp	r3, #0
 800da02:	d007      	beq.n	800da14 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800da04:	4b39      	ldr	r3, [pc, #228]	@ (800daec <xQueueGenericSend+0x200>)
 800da06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da0a:	601a      	str	r2, [r3, #0]
 800da0c:	f3bf 8f4f 	dsb	sy
 800da10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800da14:	f002 fbba 	bl	801018c <vPortExitCritical>
				return pdPASS;
 800da18:	2301      	movs	r3, #1
 800da1a:	e063      	b.n	800dae4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d103      	bne.n	800da2a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800da22:	f002 fbb3 	bl	801018c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800da26:	2300      	movs	r3, #0
 800da28:	e05c      	b.n	800dae4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800da2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d106      	bne.n	800da3e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da30:	f107 0314 	add.w	r3, r7, #20
 800da34:	4618      	mov	r0, r3
 800da36:	f001 fad9 	bl	800efec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800da3a:	2301      	movs	r3, #1
 800da3c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800da3e:	f002 fba5 	bl	801018c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800da42:	f001 f82f 	bl	800eaa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800da46:	f002 fb6f 	bl	8010128 <vPortEnterCritical>
 800da4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da50:	b25b      	sxtb	r3, r3
 800da52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da56:	d103      	bne.n	800da60 <xQueueGenericSend+0x174>
 800da58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da5a:	2200      	movs	r2, #0
 800da5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da66:	b25b      	sxtb	r3, r3
 800da68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da6c:	d103      	bne.n	800da76 <xQueueGenericSend+0x18a>
 800da6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da70:	2200      	movs	r2, #0
 800da72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da76:	f002 fb89 	bl	801018c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da7a:	1d3a      	adds	r2, r7, #4
 800da7c:	f107 0314 	add.w	r3, r7, #20
 800da80:	4611      	mov	r1, r2
 800da82:	4618      	mov	r0, r3
 800da84:	f001 fac8 	bl	800f018 <xTaskCheckForTimeOut>
 800da88:	4603      	mov	r3, r0
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d124      	bne.n	800dad8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800da8e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da90:	f000 fd04 	bl	800e49c <prvIsQueueFull>
 800da94:	4603      	mov	r3, r0
 800da96:	2b00      	cmp	r3, #0
 800da98:	d018      	beq.n	800dacc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800da9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da9c:	3310      	adds	r3, #16
 800da9e:	687a      	ldr	r2, [r7, #4]
 800daa0:	4611      	mov	r1, r2
 800daa2:	4618      	mov	r0, r3
 800daa4:	f001 f9ec 	bl	800ee80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800daa8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800daaa:	f000 fc8f 	bl	800e3cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800daae:	f001 f807 	bl	800eac0 <xTaskResumeAll>
 800dab2:	4603      	mov	r3, r0
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	f47f af7c 	bne.w	800d9b2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800daba:	4b0c      	ldr	r3, [pc, #48]	@ (800daec <xQueueGenericSend+0x200>)
 800dabc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dac0:	601a      	str	r2, [r3, #0]
 800dac2:	f3bf 8f4f 	dsb	sy
 800dac6:	f3bf 8f6f 	isb	sy
 800daca:	e772      	b.n	800d9b2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dacc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dace:	f000 fc7d 	bl	800e3cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dad2:	f000 fff5 	bl	800eac0 <xTaskResumeAll>
 800dad6:	e76c      	b.n	800d9b2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800dad8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dada:	f000 fc77 	bl	800e3cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dade:	f000 ffef 	bl	800eac0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800dae2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3738      	adds	r7, #56	@ 0x38
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}
 800daec:	e000ed04 	.word	0xe000ed04

0800daf0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b090      	sub	sp, #64	@ 0x40
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	60f8      	str	r0, [r7, #12]
 800daf8:	60b9      	str	r1, [r7, #8]
 800dafa:	607a      	str	r2, [r7, #4]
 800dafc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800db02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db04:	2b00      	cmp	r3, #0
 800db06:	d10b      	bne.n	800db20 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800db08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db0c:	f383 8811 	msr	BASEPRI, r3
 800db10:	f3bf 8f6f 	isb	sy
 800db14:	f3bf 8f4f 	dsb	sy
 800db18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800db1a:	bf00      	nop
 800db1c:	bf00      	nop
 800db1e:	e7fd      	b.n	800db1c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d103      	bne.n	800db2e <xQueueGenericSendFromISR+0x3e>
 800db26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d101      	bne.n	800db32 <xQueueGenericSendFromISR+0x42>
 800db2e:	2301      	movs	r3, #1
 800db30:	e000      	b.n	800db34 <xQueueGenericSendFromISR+0x44>
 800db32:	2300      	movs	r3, #0
 800db34:	2b00      	cmp	r3, #0
 800db36:	d10b      	bne.n	800db50 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800db38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db3c:	f383 8811 	msr	BASEPRI, r3
 800db40:	f3bf 8f6f 	isb	sy
 800db44:	f3bf 8f4f 	dsb	sy
 800db48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800db4a:	bf00      	nop
 800db4c:	bf00      	nop
 800db4e:	e7fd      	b.n	800db4c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	2b02      	cmp	r3, #2
 800db54:	d103      	bne.n	800db5e <xQueueGenericSendFromISR+0x6e>
 800db56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db5a:	2b01      	cmp	r3, #1
 800db5c:	d101      	bne.n	800db62 <xQueueGenericSendFromISR+0x72>
 800db5e:	2301      	movs	r3, #1
 800db60:	e000      	b.n	800db64 <xQueueGenericSendFromISR+0x74>
 800db62:	2300      	movs	r3, #0
 800db64:	2b00      	cmp	r3, #0
 800db66:	d10b      	bne.n	800db80 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800db68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db6c:	f383 8811 	msr	BASEPRI, r3
 800db70:	f3bf 8f6f 	isb	sy
 800db74:	f3bf 8f4f 	dsb	sy
 800db78:	623b      	str	r3, [r7, #32]
}
 800db7a:	bf00      	nop
 800db7c:	bf00      	nop
 800db7e:	e7fd      	b.n	800db7c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800db80:	f002 fbb2 	bl	80102e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800db84:	f3ef 8211 	mrs	r2, BASEPRI
 800db88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db8c:	f383 8811 	msr	BASEPRI, r3
 800db90:	f3bf 8f6f 	isb	sy
 800db94:	f3bf 8f4f 	dsb	sy
 800db98:	61fa      	str	r2, [r7, #28]
 800db9a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800db9c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800db9e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800dba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dba8:	429a      	cmp	r2, r3
 800dbaa:	d302      	bcc.n	800dbb2 <xQueueGenericSendFromISR+0xc2>
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	2b02      	cmp	r3, #2
 800dbb0:	d12f      	bne.n	800dc12 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800dbb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dbb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dbbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dbc2:	683a      	ldr	r2, [r7, #0]
 800dbc4:	68b9      	ldr	r1, [r7, #8]
 800dbc6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dbc8:	f000 fb70 	bl	800e2ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dbcc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800dbd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbd4:	d112      	bne.n	800dbfc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dbd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d016      	beq.n	800dc0c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dbde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbe0:	3324      	adds	r3, #36	@ 0x24
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f001 f99e 	bl	800ef24 <xTaskRemoveFromEventList>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d00e      	beq.n	800dc0c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d00b      	beq.n	800dc0c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2201      	movs	r2, #1
 800dbf8:	601a      	str	r2, [r3, #0]
 800dbfa:	e007      	b.n	800dc0c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dbfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800dc00:	3301      	adds	r3, #1
 800dc02:	b2db      	uxtb	r3, r3
 800dc04:	b25a      	sxtb	r2, r3
 800dc06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800dc10:	e001      	b.n	800dc16 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dc12:	2300      	movs	r3, #0
 800dc14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc18:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800dc20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dc22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3740      	adds	r7, #64	@ 0x40
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b08e      	sub	sp, #56	@ 0x38
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
 800dc34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800dc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d10b      	bne.n	800dc58 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800dc40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc44:	f383 8811 	msr	BASEPRI, r3
 800dc48:	f3bf 8f6f 	isb	sy
 800dc4c:	f3bf 8f4f 	dsb	sy
 800dc50:	623b      	str	r3, [r7, #32]
}
 800dc52:	bf00      	nop
 800dc54:	bf00      	nop
 800dc56:	e7fd      	b.n	800dc54 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d00b      	beq.n	800dc78 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800dc60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc64:	f383 8811 	msr	BASEPRI, r3
 800dc68:	f3bf 8f6f 	isb	sy
 800dc6c:	f3bf 8f4f 	dsb	sy
 800dc70:	61fb      	str	r3, [r7, #28]
}
 800dc72:	bf00      	nop
 800dc74:	bf00      	nop
 800dc76:	e7fd      	b.n	800dc74 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800dc78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d103      	bne.n	800dc88 <xQueueGiveFromISR+0x5c>
 800dc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc82:	689b      	ldr	r3, [r3, #8]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d101      	bne.n	800dc8c <xQueueGiveFromISR+0x60>
 800dc88:	2301      	movs	r3, #1
 800dc8a:	e000      	b.n	800dc8e <xQueueGiveFromISR+0x62>
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d10b      	bne.n	800dcaa <xQueueGiveFromISR+0x7e>
	__asm volatile
 800dc92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc96:	f383 8811 	msr	BASEPRI, r3
 800dc9a:	f3bf 8f6f 	isb	sy
 800dc9e:	f3bf 8f4f 	dsb	sy
 800dca2:	61bb      	str	r3, [r7, #24]
}
 800dca4:	bf00      	nop
 800dca6:	bf00      	nop
 800dca8:	e7fd      	b.n	800dca6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dcaa:	f002 fb1d 	bl	80102e8 <vPortValidateInterruptPriority>
	__asm volatile
 800dcae:	f3ef 8211 	mrs	r2, BASEPRI
 800dcb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcb6:	f383 8811 	msr	BASEPRI, r3
 800dcba:	f3bf 8f6f 	isb	sy
 800dcbe:	f3bf 8f4f 	dsb	sy
 800dcc2:	617a      	str	r2, [r7, #20]
 800dcc4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800dcc6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dcc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dcca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800dcd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dcd6:	429a      	cmp	r2, r3
 800dcd8:	d22b      	bcs.n	800dd32 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800dcda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dce6:	1c5a      	adds	r2, r3, #1
 800dce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dcec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dcf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcf4:	d112      	bne.n	800dd1c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dcf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d016      	beq.n	800dd2c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dcfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd00:	3324      	adds	r3, #36	@ 0x24
 800dd02:	4618      	mov	r0, r3
 800dd04:	f001 f90e 	bl	800ef24 <xTaskRemoveFromEventList>
 800dd08:	4603      	mov	r3, r0
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d00e      	beq.n	800dd2c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d00b      	beq.n	800dd2c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	2201      	movs	r2, #1
 800dd18:	601a      	str	r2, [r3, #0]
 800dd1a:	e007      	b.n	800dd2c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dd1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd20:	3301      	adds	r3, #1
 800dd22:	b2db      	uxtb	r3, r3
 800dd24:	b25a      	sxtb	r2, r3
 800dd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd30:	e001      	b.n	800dd36 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dd32:	2300      	movs	r3, #0
 800dd34:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd38:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	f383 8811 	msr	BASEPRI, r3
}
 800dd40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dd42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3738      	adds	r7, #56	@ 0x38
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b08c      	sub	sp, #48	@ 0x30
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800dd58:	2300      	movs	r3, #0
 800dd5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dd60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d10b      	bne.n	800dd7e <xQueueReceive+0x32>
	__asm volatile
 800dd66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd6a:	f383 8811 	msr	BASEPRI, r3
 800dd6e:	f3bf 8f6f 	isb	sy
 800dd72:	f3bf 8f4f 	dsb	sy
 800dd76:	623b      	str	r3, [r7, #32]
}
 800dd78:	bf00      	nop
 800dd7a:	bf00      	nop
 800dd7c:	e7fd      	b.n	800dd7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d103      	bne.n	800dd8c <xQueueReceive+0x40>
 800dd84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d101      	bne.n	800dd90 <xQueueReceive+0x44>
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	e000      	b.n	800dd92 <xQueueReceive+0x46>
 800dd90:	2300      	movs	r3, #0
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d10b      	bne.n	800ddae <xQueueReceive+0x62>
	__asm volatile
 800dd96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd9a:	f383 8811 	msr	BASEPRI, r3
 800dd9e:	f3bf 8f6f 	isb	sy
 800dda2:	f3bf 8f4f 	dsb	sy
 800dda6:	61fb      	str	r3, [r7, #28]
}
 800dda8:	bf00      	nop
 800ddaa:	bf00      	nop
 800ddac:	e7fd      	b.n	800ddaa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ddae:	f001 fa8f 	bl	800f2d0 <xTaskGetSchedulerState>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d102      	bne.n	800ddbe <xQueueReceive+0x72>
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d101      	bne.n	800ddc2 <xQueueReceive+0x76>
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	e000      	b.n	800ddc4 <xQueueReceive+0x78>
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d10b      	bne.n	800dde0 <xQueueReceive+0x94>
	__asm volatile
 800ddc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddcc:	f383 8811 	msr	BASEPRI, r3
 800ddd0:	f3bf 8f6f 	isb	sy
 800ddd4:	f3bf 8f4f 	dsb	sy
 800ddd8:	61bb      	str	r3, [r7, #24]
}
 800ddda:	bf00      	nop
 800dddc:	bf00      	nop
 800ddde:	e7fd      	b.n	800dddc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dde0:	f002 f9a2 	bl	8010128 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dde6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dde8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ddea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d01f      	beq.n	800de30 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ddf0:	68b9      	ldr	r1, [r7, #8]
 800ddf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ddf4:	f000 fac4 	bl	800e380 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ddf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfa:	1e5a      	subs	r2, r3, #1
 800ddfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddfe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de02:	691b      	ldr	r3, [r3, #16]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d00f      	beq.n	800de28 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de0a:	3310      	adds	r3, #16
 800de0c:	4618      	mov	r0, r3
 800de0e:	f001 f889 	bl	800ef24 <xTaskRemoveFromEventList>
 800de12:	4603      	mov	r3, r0
 800de14:	2b00      	cmp	r3, #0
 800de16:	d007      	beq.n	800de28 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800de18:	4b3c      	ldr	r3, [pc, #240]	@ (800df0c <xQueueReceive+0x1c0>)
 800de1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de1e:	601a      	str	r2, [r3, #0]
 800de20:	f3bf 8f4f 	dsb	sy
 800de24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800de28:	f002 f9b0 	bl	801018c <vPortExitCritical>
				return pdPASS;
 800de2c:	2301      	movs	r3, #1
 800de2e:	e069      	b.n	800df04 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2b00      	cmp	r3, #0
 800de34:	d103      	bne.n	800de3e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800de36:	f002 f9a9 	bl	801018c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800de3a:	2300      	movs	r3, #0
 800de3c:	e062      	b.n	800df04 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800de3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de40:	2b00      	cmp	r3, #0
 800de42:	d106      	bne.n	800de52 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800de44:	f107 0310 	add.w	r3, r7, #16
 800de48:	4618      	mov	r0, r3
 800de4a:	f001 f8cf 	bl	800efec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800de4e:	2301      	movs	r3, #1
 800de50:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800de52:	f002 f99b 	bl	801018c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800de56:	f000 fe25 	bl	800eaa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800de5a:	f002 f965 	bl	8010128 <vPortEnterCritical>
 800de5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de64:	b25b      	sxtb	r3, r3
 800de66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de6a:	d103      	bne.n	800de74 <xQueueReceive+0x128>
 800de6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de6e:	2200      	movs	r2, #0
 800de70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de7a:	b25b      	sxtb	r3, r3
 800de7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de80:	d103      	bne.n	800de8a <xQueueReceive+0x13e>
 800de82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de84:	2200      	movs	r2, #0
 800de86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800de8a:	f002 f97f 	bl	801018c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800de8e:	1d3a      	adds	r2, r7, #4
 800de90:	f107 0310 	add.w	r3, r7, #16
 800de94:	4611      	mov	r1, r2
 800de96:	4618      	mov	r0, r3
 800de98:	f001 f8be 	bl	800f018 <xTaskCheckForTimeOut>
 800de9c:	4603      	mov	r3, r0
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d123      	bne.n	800deea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dea2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dea4:	f000 fae4 	bl	800e470 <prvIsQueueEmpty>
 800dea8:	4603      	mov	r3, r0
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d017      	beq.n	800dede <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800deae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb0:	3324      	adds	r3, #36	@ 0x24
 800deb2:	687a      	ldr	r2, [r7, #4]
 800deb4:	4611      	mov	r1, r2
 800deb6:	4618      	mov	r0, r3
 800deb8:	f000 ffe2 	bl	800ee80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800debc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800debe:	f000 fa85 	bl	800e3cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dec2:	f000 fdfd 	bl	800eac0 <xTaskResumeAll>
 800dec6:	4603      	mov	r3, r0
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d189      	bne.n	800dde0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800decc:	4b0f      	ldr	r3, [pc, #60]	@ (800df0c <xQueueReceive+0x1c0>)
 800dece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ded2:	601a      	str	r2, [r3, #0]
 800ded4:	f3bf 8f4f 	dsb	sy
 800ded8:	f3bf 8f6f 	isb	sy
 800dedc:	e780      	b.n	800dde0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dee0:	f000 fa74 	bl	800e3cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dee4:	f000 fdec 	bl	800eac0 <xTaskResumeAll>
 800dee8:	e77a      	b.n	800dde0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800deea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800deec:	f000 fa6e 	bl	800e3cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800def0:	f000 fde6 	bl	800eac0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800def4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800def6:	f000 fabb 	bl	800e470 <prvIsQueueEmpty>
 800defa:	4603      	mov	r3, r0
 800defc:	2b00      	cmp	r3, #0
 800defe:	f43f af6f 	beq.w	800dde0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800df02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800df04:	4618      	mov	r0, r3
 800df06:	3730      	adds	r7, #48	@ 0x30
 800df08:	46bd      	mov	sp, r7
 800df0a:	bd80      	pop	{r7, pc}
 800df0c:	e000ed04 	.word	0xe000ed04

0800df10 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b08e      	sub	sp, #56	@ 0x38
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800df1a:	2300      	movs	r3, #0
 800df1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800df22:	2300      	movs	r3, #0
 800df24:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800df26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d10b      	bne.n	800df44 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800df2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df30:	f383 8811 	msr	BASEPRI, r3
 800df34:	f3bf 8f6f 	isb	sy
 800df38:	f3bf 8f4f 	dsb	sy
 800df3c:	623b      	str	r3, [r7, #32]
}
 800df3e:	bf00      	nop
 800df40:	bf00      	nop
 800df42:	e7fd      	b.n	800df40 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800df44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d00b      	beq.n	800df64 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800df4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df50:	f383 8811 	msr	BASEPRI, r3
 800df54:	f3bf 8f6f 	isb	sy
 800df58:	f3bf 8f4f 	dsb	sy
 800df5c:	61fb      	str	r3, [r7, #28]
}
 800df5e:	bf00      	nop
 800df60:	bf00      	nop
 800df62:	e7fd      	b.n	800df60 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800df64:	f001 f9b4 	bl	800f2d0 <xTaskGetSchedulerState>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d102      	bne.n	800df74 <xQueueSemaphoreTake+0x64>
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d101      	bne.n	800df78 <xQueueSemaphoreTake+0x68>
 800df74:	2301      	movs	r3, #1
 800df76:	e000      	b.n	800df7a <xQueueSemaphoreTake+0x6a>
 800df78:	2300      	movs	r3, #0
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d10b      	bne.n	800df96 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800df7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df82:	f383 8811 	msr	BASEPRI, r3
 800df86:	f3bf 8f6f 	isb	sy
 800df8a:	f3bf 8f4f 	dsb	sy
 800df8e:	61bb      	str	r3, [r7, #24]
}
 800df90:	bf00      	nop
 800df92:	bf00      	nop
 800df94:	e7fd      	b.n	800df92 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800df96:	f002 f8c7 	bl	8010128 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800df9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df9e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800dfa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d024      	beq.n	800dff0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800dfa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa8:	1e5a      	subs	r2, r3, #1
 800dfaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfac:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dfae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d104      	bne.n	800dfc0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800dfb6:	f001 fb05 	bl	800f5c4 <pvTaskIncrementMutexHeldCount>
 800dfba:	4602      	mov	r2, r0
 800dfbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfbe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dfc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfc2:	691b      	ldr	r3, [r3, #16]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d00f      	beq.n	800dfe8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfca:	3310      	adds	r3, #16
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f000 ffa9 	bl	800ef24 <xTaskRemoveFromEventList>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d007      	beq.n	800dfe8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dfd8:	4b54      	ldr	r3, [pc, #336]	@ (800e12c <xQueueSemaphoreTake+0x21c>)
 800dfda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfde:	601a      	str	r2, [r3, #0]
 800dfe0:	f3bf 8f4f 	dsb	sy
 800dfe4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dfe8:	f002 f8d0 	bl	801018c <vPortExitCritical>
				return pdPASS;
 800dfec:	2301      	movs	r3, #1
 800dfee:	e098      	b.n	800e122 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d112      	bne.n	800e01c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800dff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d00b      	beq.n	800e014 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800dffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e000:	f383 8811 	msr	BASEPRI, r3
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	f3bf 8f4f 	dsb	sy
 800e00c:	617b      	str	r3, [r7, #20]
}
 800e00e:	bf00      	nop
 800e010:	bf00      	nop
 800e012:	e7fd      	b.n	800e010 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e014:	f002 f8ba 	bl	801018c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e018:	2300      	movs	r3, #0
 800e01a:	e082      	b.n	800e122 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d106      	bne.n	800e030 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e022:	f107 030c 	add.w	r3, r7, #12
 800e026:	4618      	mov	r0, r3
 800e028:	f000 ffe0 	bl	800efec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e02c:	2301      	movs	r3, #1
 800e02e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e030:	f002 f8ac 	bl	801018c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e034:	f000 fd36 	bl	800eaa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e038:	f002 f876 	bl	8010128 <vPortEnterCritical>
 800e03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e03e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e042:	b25b      	sxtb	r3, r3
 800e044:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e048:	d103      	bne.n	800e052 <xQueueSemaphoreTake+0x142>
 800e04a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e04c:	2200      	movs	r2, #0
 800e04e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e058:	b25b      	sxtb	r3, r3
 800e05a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e05e:	d103      	bne.n	800e068 <xQueueSemaphoreTake+0x158>
 800e060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e062:	2200      	movs	r2, #0
 800e064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e068:	f002 f890 	bl	801018c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e06c:	463a      	mov	r2, r7
 800e06e:	f107 030c 	add.w	r3, r7, #12
 800e072:	4611      	mov	r1, r2
 800e074:	4618      	mov	r0, r3
 800e076:	f000 ffcf 	bl	800f018 <xTaskCheckForTimeOut>
 800e07a:	4603      	mov	r3, r0
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d132      	bne.n	800e0e6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e080:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e082:	f000 f9f5 	bl	800e470 <prvIsQueueEmpty>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d026      	beq.n	800e0da <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d109      	bne.n	800e0a8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e094:	f002 f848 	bl	8010128 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09a:	689b      	ldr	r3, [r3, #8]
 800e09c:	4618      	mov	r0, r3
 800e09e:	f001 f935 	bl	800f30c <xTaskPriorityInherit>
 800e0a2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800e0a4:	f002 f872 	bl	801018c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e0a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0aa:	3324      	adds	r3, #36	@ 0x24
 800e0ac:	683a      	ldr	r2, [r7, #0]
 800e0ae:	4611      	mov	r1, r2
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f000 fee5 	bl	800ee80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e0b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e0b8:	f000 f988 	bl	800e3cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e0bc:	f000 fd00 	bl	800eac0 <xTaskResumeAll>
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	f47f af67 	bne.w	800df96 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800e0c8:	4b18      	ldr	r3, [pc, #96]	@ (800e12c <xQueueSemaphoreTake+0x21c>)
 800e0ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e0ce:	601a      	str	r2, [r3, #0]
 800e0d0:	f3bf 8f4f 	dsb	sy
 800e0d4:	f3bf 8f6f 	isb	sy
 800e0d8:	e75d      	b.n	800df96 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e0da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e0dc:	f000 f976 	bl	800e3cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e0e0:	f000 fcee 	bl	800eac0 <xTaskResumeAll>
 800e0e4:	e757      	b.n	800df96 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e0e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e0e8:	f000 f970 	bl	800e3cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e0ec:	f000 fce8 	bl	800eac0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e0f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e0f2:	f000 f9bd 	bl	800e470 <prvIsQueueEmpty>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	f43f af4c 	beq.w	800df96 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e100:	2b00      	cmp	r3, #0
 800e102:	d00d      	beq.n	800e120 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800e104:	f002 f810 	bl	8010128 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e108:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e10a:	f000 f8b7 	bl	800e27c <prvGetDisinheritPriorityAfterTimeout>
 800e10e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e112:	689b      	ldr	r3, [r3, #8]
 800e114:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e116:	4618      	mov	r0, r3
 800e118:	f001 f9d0 	bl	800f4bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e11c:	f002 f836 	bl	801018c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e120:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e122:	4618      	mov	r0, r3
 800e124:	3738      	adds	r7, #56	@ 0x38
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}
 800e12a:	bf00      	nop
 800e12c:	e000ed04 	.word	0xe000ed04

0800e130 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b08e      	sub	sp, #56	@ 0x38
 800e134:	af00      	add	r7, sp, #0
 800e136:	60f8      	str	r0, [r7, #12]
 800e138:	60b9      	str	r1, [r7, #8]
 800e13a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e142:	2b00      	cmp	r3, #0
 800e144:	d10b      	bne.n	800e15e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800e146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e14a:	f383 8811 	msr	BASEPRI, r3
 800e14e:	f3bf 8f6f 	isb	sy
 800e152:	f3bf 8f4f 	dsb	sy
 800e156:	623b      	str	r3, [r7, #32]
}
 800e158:	bf00      	nop
 800e15a:	bf00      	nop
 800e15c:	e7fd      	b.n	800e15a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d103      	bne.n	800e16c <xQueueReceiveFromISR+0x3c>
 800e164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d101      	bne.n	800e170 <xQueueReceiveFromISR+0x40>
 800e16c:	2301      	movs	r3, #1
 800e16e:	e000      	b.n	800e172 <xQueueReceiveFromISR+0x42>
 800e170:	2300      	movs	r3, #0
 800e172:	2b00      	cmp	r3, #0
 800e174:	d10b      	bne.n	800e18e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800e176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e17a:	f383 8811 	msr	BASEPRI, r3
 800e17e:	f3bf 8f6f 	isb	sy
 800e182:	f3bf 8f4f 	dsb	sy
 800e186:	61fb      	str	r3, [r7, #28]
}
 800e188:	bf00      	nop
 800e18a:	bf00      	nop
 800e18c:	e7fd      	b.n	800e18a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e18e:	f002 f8ab 	bl	80102e8 <vPortValidateInterruptPriority>
	__asm volatile
 800e192:	f3ef 8211 	mrs	r2, BASEPRI
 800e196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e19a:	f383 8811 	msr	BASEPRI, r3
 800e19e:	f3bf 8f6f 	isb	sy
 800e1a2:	f3bf 8f4f 	dsb	sy
 800e1a6:	61ba      	str	r2, [r7, #24]
 800e1a8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e1aa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e1ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d02f      	beq.n	800e21a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e1c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e1c4:	68b9      	ldr	r1, [r7, #8]
 800e1c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e1c8:	f000 f8da 	bl	800e380 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1ce:	1e5a      	subs	r2, r3, #1
 800e1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e1d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e1d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1dc:	d112      	bne.n	800e204 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e0:	691b      	ldr	r3, [r3, #16]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d016      	beq.n	800e214 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e8:	3310      	adds	r3, #16
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	f000 fe9a 	bl	800ef24 <xTaskRemoveFromEventList>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d00e      	beq.n	800e214 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d00b      	beq.n	800e214 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	2201      	movs	r2, #1
 800e200:	601a      	str	r2, [r3, #0]
 800e202:	e007      	b.n	800e214 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e204:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e208:	3301      	adds	r3, #1
 800e20a:	b2db      	uxtb	r3, r3
 800e20c:	b25a      	sxtb	r2, r3
 800e20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800e214:	2301      	movs	r3, #1
 800e216:	637b      	str	r3, [r7, #52]	@ 0x34
 800e218:	e001      	b.n	800e21e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800e21a:	2300      	movs	r3, #0
 800e21c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e21e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e220:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	f383 8811 	msr	BASEPRI, r3
}
 800e228:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e22a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	3738      	adds	r7, #56	@ 0x38
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}

0800e234 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b084      	sub	sp, #16
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d10b      	bne.n	800e25e <vQueueDelete+0x2a>
	__asm volatile
 800e246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e24a:	f383 8811 	msr	BASEPRI, r3
 800e24e:	f3bf 8f6f 	isb	sy
 800e252:	f3bf 8f4f 	dsb	sy
 800e256:	60bb      	str	r3, [r7, #8]
}
 800e258:	bf00      	nop
 800e25a:	bf00      	nop
 800e25c:	e7fd      	b.n	800e25a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800e25e:	68f8      	ldr	r0, [r7, #12]
 800e260:	f000 f95e 	bl	800e520 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d102      	bne.n	800e274 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800e26e:	68f8      	ldr	r0, [r7, #12]
 800e270:	f002 f94a 	bl	8010508 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800e274:	bf00      	nop
 800e276:	3710      	adds	r7, #16
 800e278:	46bd      	mov	sp, r7
 800e27a:	bd80      	pop	{r7, pc}

0800e27c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e27c:	b480      	push	{r7}
 800e27e:	b085      	sub	sp, #20
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d006      	beq.n	800e29a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800e296:	60fb      	str	r3, [r7, #12]
 800e298:	e001      	b.n	800e29e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e29a:	2300      	movs	r3, #0
 800e29c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e29e:	68fb      	ldr	r3, [r7, #12]
	}
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	3714      	adds	r7, #20
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2aa:	4770      	bx	lr

0800e2ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b086      	sub	sp, #24
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	60f8      	str	r0, [r7, #12]
 800e2b4:	60b9      	str	r1, [r7, #8]
 800e2b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d10d      	bne.n	800e2e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d14d      	bne.n	800e36e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	689b      	ldr	r3, [r3, #8]
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f001 f880 	bl	800f3dc <xTaskPriorityDisinherit>
 800e2dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	609a      	str	r2, [r3, #8]
 800e2e4:	e043      	b.n	800e36e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d119      	bne.n	800e320 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	6858      	ldr	r0, [r3, #4]
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2f4:	461a      	mov	r2, r3
 800e2f6:	68b9      	ldr	r1, [r7, #8]
 800e2f8:	f00f fca3 	bl	801dc42 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	685a      	ldr	r2, [r3, #4]
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e304:	441a      	add	r2, r3
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	685a      	ldr	r2, [r3, #4]
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	689b      	ldr	r3, [r3, #8]
 800e312:	429a      	cmp	r2, r3
 800e314:	d32b      	bcc.n	800e36e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	681a      	ldr	r2, [r3, #0]
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	605a      	str	r2, [r3, #4]
 800e31e:	e026      	b.n	800e36e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	68d8      	ldr	r0, [r3, #12]
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e328:	461a      	mov	r2, r3
 800e32a:	68b9      	ldr	r1, [r7, #8]
 800e32c:	f00f fc89 	bl	801dc42 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	68da      	ldr	r2, [r3, #12]
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e338:	425b      	negs	r3, r3
 800e33a:	441a      	add	r2, r3
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	68da      	ldr	r2, [r3, #12]
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	429a      	cmp	r2, r3
 800e34a:	d207      	bcs.n	800e35c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	689a      	ldr	r2, [r3, #8]
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e354:	425b      	negs	r3, r3
 800e356:	441a      	add	r2, r3
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	2b02      	cmp	r3, #2
 800e360:	d105      	bne.n	800e36e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e362:	693b      	ldr	r3, [r7, #16]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d002      	beq.n	800e36e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	3b01      	subs	r3, #1
 800e36c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e36e:	693b      	ldr	r3, [r7, #16]
 800e370:	1c5a      	adds	r2, r3, #1
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800e376:	697b      	ldr	r3, [r7, #20]
}
 800e378:	4618      	mov	r0, r3
 800e37a:	3718      	adds	r7, #24
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}

0800e380 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b082      	sub	sp, #8
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d018      	beq.n	800e3c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	68da      	ldr	r2, [r3, #12]
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e39a:	441a      	add	r2, r3
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	68da      	ldr	r2, [r3, #12]
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	689b      	ldr	r3, [r3, #8]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d303      	bcc.n	800e3b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681a      	ldr	r2, [r3, #0]
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	68d9      	ldr	r1, [r3, #12]
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3bc:	461a      	mov	r2, r3
 800e3be:	6838      	ldr	r0, [r7, #0]
 800e3c0:	f00f fc3f 	bl	801dc42 <memcpy>
	}
}
 800e3c4:	bf00      	nop
 800e3c6:	3708      	adds	r7, #8
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}

0800e3cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b084      	sub	sp, #16
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e3d4:	f001 fea8 	bl	8010128 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e3de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e3e0:	e011      	b.n	800e406 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d012      	beq.n	800e410 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	3324      	adds	r3, #36	@ 0x24
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	f000 fd98 	bl	800ef24 <xTaskRemoveFromEventList>
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d001      	beq.n	800e3fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e3fa:	f000 fe71 	bl	800f0e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e3fe:	7bfb      	ldrb	r3, [r7, #15]
 800e400:	3b01      	subs	r3, #1
 800e402:	b2db      	uxtb	r3, r3
 800e404:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	dce9      	bgt.n	800e3e2 <prvUnlockQueue+0x16>
 800e40e:	e000      	b.n	800e412 <prvUnlockQueue+0x46>
					break;
 800e410:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	22ff      	movs	r2, #255	@ 0xff
 800e416:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e41a:	f001 feb7 	bl	801018c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e41e:	f001 fe83 	bl	8010128 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e428:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e42a:	e011      	b.n	800e450 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	691b      	ldr	r3, [r3, #16]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d012      	beq.n	800e45a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	3310      	adds	r3, #16
 800e438:	4618      	mov	r0, r3
 800e43a:	f000 fd73 	bl	800ef24 <xTaskRemoveFromEventList>
 800e43e:	4603      	mov	r3, r0
 800e440:	2b00      	cmp	r3, #0
 800e442:	d001      	beq.n	800e448 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e444:	f000 fe4c 	bl	800f0e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e448:	7bbb      	ldrb	r3, [r7, #14]
 800e44a:	3b01      	subs	r3, #1
 800e44c:	b2db      	uxtb	r3, r3
 800e44e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e450:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e454:	2b00      	cmp	r3, #0
 800e456:	dce9      	bgt.n	800e42c <prvUnlockQueue+0x60>
 800e458:	e000      	b.n	800e45c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e45a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	22ff      	movs	r2, #255	@ 0xff
 800e460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e464:	f001 fe92 	bl	801018c <vPortExitCritical>
}
 800e468:	bf00      	nop
 800e46a:	3710      	adds	r7, #16
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}

0800e470 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b084      	sub	sp, #16
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e478:	f001 fe56 	bl	8010128 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e480:	2b00      	cmp	r3, #0
 800e482:	d102      	bne.n	800e48a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e484:	2301      	movs	r3, #1
 800e486:	60fb      	str	r3, [r7, #12]
 800e488:	e001      	b.n	800e48e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e48a:	2300      	movs	r3, #0
 800e48c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e48e:	f001 fe7d 	bl	801018c <vPortExitCritical>

	return xReturn;
 800e492:	68fb      	ldr	r3, [r7, #12]
}
 800e494:	4618      	mov	r0, r3
 800e496:	3710      	adds	r7, #16
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e4a4:	f001 fe40 	bl	8010128 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4b0:	429a      	cmp	r2, r3
 800e4b2:	d102      	bne.n	800e4ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	60fb      	str	r3, [r7, #12]
 800e4b8:	e001      	b.n	800e4be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e4be:	f001 fe65 	bl	801018c <vPortExitCritical>

	return xReturn;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	3710      	adds	r7, #16
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}

0800e4cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e4cc:	b480      	push	{r7}
 800e4ce:	b085      	sub	sp, #20
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
 800e4d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	60fb      	str	r3, [r7, #12]
 800e4da:	e014      	b.n	800e506 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e4dc:	4a0f      	ldr	r2, [pc, #60]	@ (800e51c <vQueueAddToRegistry+0x50>)
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d10b      	bne.n	800e500 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e4e8:	490c      	ldr	r1, [pc, #48]	@ (800e51c <vQueueAddToRegistry+0x50>)
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	683a      	ldr	r2, [r7, #0]
 800e4ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e4f2:	4a0a      	ldr	r2, [pc, #40]	@ (800e51c <vQueueAddToRegistry+0x50>)
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	00db      	lsls	r3, r3, #3
 800e4f8:	4413      	add	r3, r2
 800e4fa:	687a      	ldr	r2, [r7, #4]
 800e4fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e4fe:	e006      	b.n	800e50e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	3301      	adds	r3, #1
 800e504:	60fb      	str	r3, [r7, #12]
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	2b07      	cmp	r3, #7
 800e50a:	d9e7      	bls.n	800e4dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e50c:	bf00      	nop
 800e50e:	bf00      	nop
 800e510:	3714      	adds	r7, #20
 800e512:	46bd      	mov	sp, r7
 800e514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e518:	4770      	bx	lr
 800e51a:	bf00      	nop
 800e51c:	24005870 	.word	0x24005870

0800e520 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e520:	b480      	push	{r7}
 800e522:	b085      	sub	sp, #20
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e528:	2300      	movs	r3, #0
 800e52a:	60fb      	str	r3, [r7, #12]
 800e52c:	e016      	b.n	800e55c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e52e:	4a10      	ldr	r2, [pc, #64]	@ (800e570 <vQueueUnregisterQueue+0x50>)
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	00db      	lsls	r3, r3, #3
 800e534:	4413      	add	r3, r2
 800e536:	685b      	ldr	r3, [r3, #4]
 800e538:	687a      	ldr	r2, [r7, #4]
 800e53a:	429a      	cmp	r2, r3
 800e53c:	d10b      	bne.n	800e556 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e53e:	4a0c      	ldr	r2, [pc, #48]	@ (800e570 <vQueueUnregisterQueue+0x50>)
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	2100      	movs	r1, #0
 800e544:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e548:	4a09      	ldr	r2, [pc, #36]	@ (800e570 <vQueueUnregisterQueue+0x50>)
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	00db      	lsls	r3, r3, #3
 800e54e:	4413      	add	r3, r2
 800e550:	2200      	movs	r2, #0
 800e552:	605a      	str	r2, [r3, #4]
				break;
 800e554:	e006      	b.n	800e564 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	3301      	adds	r3, #1
 800e55a:	60fb      	str	r3, [r7, #12]
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	2b07      	cmp	r3, #7
 800e560:	d9e5      	bls.n	800e52e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e562:	bf00      	nop
 800e564:	bf00      	nop
 800e566:	3714      	adds	r7, #20
 800e568:	46bd      	mov	sp, r7
 800e56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56e:	4770      	bx	lr
 800e570:	24005870 	.word	0x24005870

0800e574 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e574:	b580      	push	{r7, lr}
 800e576:	b086      	sub	sp, #24
 800e578:	af00      	add	r7, sp, #0
 800e57a:	60f8      	str	r0, [r7, #12]
 800e57c:	60b9      	str	r1, [r7, #8]
 800e57e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e584:	f001 fdd0 	bl	8010128 <vPortEnterCritical>
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e58e:	b25b      	sxtb	r3, r3
 800e590:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e594:	d103      	bne.n	800e59e <vQueueWaitForMessageRestricted+0x2a>
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	2200      	movs	r2, #0
 800e59a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e5a4:	b25b      	sxtb	r3, r3
 800e5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5aa:	d103      	bne.n	800e5b4 <vQueueWaitForMessageRestricted+0x40>
 800e5ac:	697b      	ldr	r3, [r7, #20]
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e5b4:	f001 fdea 	bl	801018c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d106      	bne.n	800e5ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e5c0:	697b      	ldr	r3, [r7, #20]
 800e5c2:	3324      	adds	r3, #36	@ 0x24
 800e5c4:	687a      	ldr	r2, [r7, #4]
 800e5c6:	68b9      	ldr	r1, [r7, #8]
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f000 fc7f 	bl	800eecc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e5ce:	6978      	ldr	r0, [r7, #20]
 800e5d0:	f7ff fefc 	bl	800e3cc <prvUnlockQueue>
	}
 800e5d4:	bf00      	nop
 800e5d6:	3718      	adds	r7, #24
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}

0800e5dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b08e      	sub	sp, #56	@ 0x38
 800e5e0:	af04      	add	r7, sp, #16
 800e5e2:	60f8      	str	r0, [r7, #12]
 800e5e4:	60b9      	str	r1, [r7, #8]
 800e5e6:	607a      	str	r2, [r7, #4]
 800e5e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e5ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d10b      	bne.n	800e608 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5f4:	f383 8811 	msr	BASEPRI, r3
 800e5f8:	f3bf 8f6f 	isb	sy
 800e5fc:	f3bf 8f4f 	dsb	sy
 800e600:	623b      	str	r3, [r7, #32]
}
 800e602:	bf00      	nop
 800e604:	bf00      	nop
 800e606:	e7fd      	b.n	800e604 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d10b      	bne.n	800e626 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e612:	f383 8811 	msr	BASEPRI, r3
 800e616:	f3bf 8f6f 	isb	sy
 800e61a:	f3bf 8f4f 	dsb	sy
 800e61e:	61fb      	str	r3, [r7, #28]
}
 800e620:	bf00      	nop
 800e622:	bf00      	nop
 800e624:	e7fd      	b.n	800e622 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e626:	23a8      	movs	r3, #168	@ 0xa8
 800e628:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e62a:	693b      	ldr	r3, [r7, #16]
 800e62c:	2ba8      	cmp	r3, #168	@ 0xa8
 800e62e:	d00b      	beq.n	800e648 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e634:	f383 8811 	msr	BASEPRI, r3
 800e638:	f3bf 8f6f 	isb	sy
 800e63c:	f3bf 8f4f 	dsb	sy
 800e640:	61bb      	str	r3, [r7, #24]
}
 800e642:	bf00      	nop
 800e644:	bf00      	nop
 800e646:	e7fd      	b.n	800e644 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e648:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d01e      	beq.n	800e68e <xTaskCreateStatic+0xb2>
 800e650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e652:	2b00      	cmp	r3, #0
 800e654:	d01b      	beq.n	800e68e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e658:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e65c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e65e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e662:	2202      	movs	r2, #2
 800e664:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e668:	2300      	movs	r3, #0
 800e66a:	9303      	str	r3, [sp, #12]
 800e66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e66e:	9302      	str	r3, [sp, #8]
 800e670:	f107 0314 	add.w	r3, r7, #20
 800e674:	9301      	str	r3, [sp, #4]
 800e676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e678:	9300      	str	r3, [sp, #0]
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	687a      	ldr	r2, [r7, #4]
 800e67e:	68b9      	ldr	r1, [r7, #8]
 800e680:	68f8      	ldr	r0, [r7, #12]
 800e682:	f000 f851 	bl	800e728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e686:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e688:	f000 f8f6 	bl	800e878 <prvAddNewTaskToReadyList>
 800e68c:	e001      	b.n	800e692 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e68e:	2300      	movs	r3, #0
 800e690:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e692:	697b      	ldr	r3, [r7, #20]
	}
 800e694:	4618      	mov	r0, r3
 800e696:	3728      	adds	r7, #40	@ 0x28
 800e698:	46bd      	mov	sp, r7
 800e69a:	bd80      	pop	{r7, pc}

0800e69c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b08c      	sub	sp, #48	@ 0x30
 800e6a0:	af04      	add	r7, sp, #16
 800e6a2:	60f8      	str	r0, [r7, #12]
 800e6a4:	60b9      	str	r1, [r7, #8]
 800e6a6:	603b      	str	r3, [r7, #0]
 800e6a8:	4613      	mov	r3, r2
 800e6aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e6ac:	88fb      	ldrh	r3, [r7, #6]
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	f001 fe5b 	bl	801036c <pvPortMalloc>
 800e6b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e6b8:	697b      	ldr	r3, [r7, #20]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00e      	beq.n	800e6dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e6be:	20a8      	movs	r0, #168	@ 0xa8
 800e6c0:	f001 fe54 	bl	801036c <pvPortMalloc>
 800e6c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e6c6:	69fb      	ldr	r3, [r7, #28]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d003      	beq.n	800e6d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e6cc:	69fb      	ldr	r3, [r7, #28]
 800e6ce:	697a      	ldr	r2, [r7, #20]
 800e6d0:	631a      	str	r2, [r3, #48]	@ 0x30
 800e6d2:	e005      	b.n	800e6e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e6d4:	6978      	ldr	r0, [r7, #20]
 800e6d6:	f001 ff17 	bl	8010508 <vPortFree>
 800e6da:	e001      	b.n	800e6e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e6dc:	2300      	movs	r3, #0
 800e6de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e6e0:	69fb      	ldr	r3, [r7, #28]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d017      	beq.n	800e716 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e6e6:	69fb      	ldr	r3, [r7, #28]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e6ee:	88fa      	ldrh	r2, [r7, #6]
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	9303      	str	r3, [sp, #12]
 800e6f4:	69fb      	ldr	r3, [r7, #28]
 800e6f6:	9302      	str	r3, [sp, #8]
 800e6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6fa:	9301      	str	r3, [sp, #4]
 800e6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6fe:	9300      	str	r3, [sp, #0]
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	68b9      	ldr	r1, [r7, #8]
 800e704:	68f8      	ldr	r0, [r7, #12]
 800e706:	f000 f80f 	bl	800e728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e70a:	69f8      	ldr	r0, [r7, #28]
 800e70c:	f000 f8b4 	bl	800e878 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e710:	2301      	movs	r3, #1
 800e712:	61bb      	str	r3, [r7, #24]
 800e714:	e002      	b.n	800e71c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e716:	f04f 33ff 	mov.w	r3, #4294967295
 800e71a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e71c:	69bb      	ldr	r3, [r7, #24]
	}
 800e71e:	4618      	mov	r0, r3
 800e720:	3720      	adds	r7, #32
 800e722:	46bd      	mov	sp, r7
 800e724:	bd80      	pop	{r7, pc}
	...

0800e728 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b088      	sub	sp, #32
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	60f8      	str	r0, [r7, #12]
 800e730:	60b9      	str	r1, [r7, #8]
 800e732:	607a      	str	r2, [r7, #4]
 800e734:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e738:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	009b      	lsls	r3, r3, #2
 800e73e:	461a      	mov	r2, r3
 800e740:	21a5      	movs	r1, #165	@ 0xa5
 800e742:	f00f f9af 	bl	801daa4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e74a:	6879      	ldr	r1, [r7, #4]
 800e74c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800e750:	440b      	add	r3, r1
 800e752:	009b      	lsls	r3, r3, #2
 800e754:	4413      	add	r3, r2
 800e756:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e758:	69bb      	ldr	r3, [r7, #24]
 800e75a:	f023 0307 	bic.w	r3, r3, #7
 800e75e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e760:	69bb      	ldr	r3, [r7, #24]
 800e762:	f003 0307 	and.w	r3, r3, #7
 800e766:	2b00      	cmp	r3, #0
 800e768:	d00b      	beq.n	800e782 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e76e:	f383 8811 	msr	BASEPRI, r3
 800e772:	f3bf 8f6f 	isb	sy
 800e776:	f3bf 8f4f 	dsb	sy
 800e77a:	617b      	str	r3, [r7, #20]
}
 800e77c:	bf00      	nop
 800e77e:	bf00      	nop
 800e780:	e7fd      	b.n	800e77e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d01f      	beq.n	800e7c8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e788:	2300      	movs	r3, #0
 800e78a:	61fb      	str	r3, [r7, #28]
 800e78c:	e012      	b.n	800e7b4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e78e:	68ba      	ldr	r2, [r7, #8]
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	4413      	add	r3, r2
 800e794:	7819      	ldrb	r1, [r3, #0]
 800e796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e798:	69fb      	ldr	r3, [r7, #28]
 800e79a:	4413      	add	r3, r2
 800e79c:	3334      	adds	r3, #52	@ 0x34
 800e79e:	460a      	mov	r2, r1
 800e7a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e7a2:	68ba      	ldr	r2, [r7, #8]
 800e7a4:	69fb      	ldr	r3, [r7, #28]
 800e7a6:	4413      	add	r3, r2
 800e7a8:	781b      	ldrb	r3, [r3, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d006      	beq.n	800e7bc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e7ae:	69fb      	ldr	r3, [r7, #28]
 800e7b0:	3301      	adds	r3, #1
 800e7b2:	61fb      	str	r3, [r7, #28]
 800e7b4:	69fb      	ldr	r3, [r7, #28]
 800e7b6:	2b0f      	cmp	r3, #15
 800e7b8:	d9e9      	bls.n	800e78e <prvInitialiseNewTask+0x66>
 800e7ba:	e000      	b.n	800e7be <prvInitialiseNewTask+0x96>
			{
				break;
 800e7bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e7c6:	e003      	b.n	800e7d0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e7c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7d2:	2b37      	cmp	r3, #55	@ 0x37
 800e7d4:	d901      	bls.n	800e7da <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e7d6:	2337      	movs	r3, #55	@ 0x37
 800e7d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e7de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e7e4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e7ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7ee:	3304      	adds	r3, #4
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	f7fe fd7b 	bl	800d2ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7f8:	3318      	adds	r3, #24
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7fe fd76 	bl	800d2ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e802:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e804:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e808:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e80c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e80e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e814:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e818:	2200      	movs	r2, #0
 800e81a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e820:	2200      	movs	r2, #0
 800e822:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e828:	3354      	adds	r3, #84	@ 0x54
 800e82a:	224c      	movs	r2, #76	@ 0x4c
 800e82c:	2100      	movs	r1, #0
 800e82e:	4618      	mov	r0, r3
 800e830:	f00f f938 	bl	801daa4 <memset>
 800e834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e836:	4a0d      	ldr	r2, [pc, #52]	@ (800e86c <prvInitialiseNewTask+0x144>)
 800e838:	659a      	str	r2, [r3, #88]	@ 0x58
 800e83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e83c:	4a0c      	ldr	r2, [pc, #48]	@ (800e870 <prvInitialiseNewTask+0x148>)
 800e83e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e842:	4a0c      	ldr	r2, [pc, #48]	@ (800e874 <prvInitialiseNewTask+0x14c>)
 800e844:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e846:	683a      	ldr	r2, [r7, #0]
 800e848:	68f9      	ldr	r1, [r7, #12]
 800e84a:	69b8      	ldr	r0, [r7, #24]
 800e84c:	f001 fb3c 	bl	800fec8 <pxPortInitialiseStack>
 800e850:	4602      	mov	r2, r0
 800e852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e854:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d002      	beq.n	800e862 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e85e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e860:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e862:	bf00      	nop
 800e864:	3720      	adds	r7, #32
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
 800e86a:	bf00      	nop
 800e86c:	2400cdc8 	.word	0x2400cdc8
 800e870:	2400ce30 	.word	0x2400ce30
 800e874:	2400ce98 	.word	0x2400ce98

0800e878 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b082      	sub	sp, #8
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e880:	f001 fc52 	bl	8010128 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e884:	4b2d      	ldr	r3, [pc, #180]	@ (800e93c <prvAddNewTaskToReadyList+0xc4>)
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	3301      	adds	r3, #1
 800e88a:	4a2c      	ldr	r2, [pc, #176]	@ (800e93c <prvAddNewTaskToReadyList+0xc4>)
 800e88c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e88e:	4b2c      	ldr	r3, [pc, #176]	@ (800e940 <prvAddNewTaskToReadyList+0xc8>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d109      	bne.n	800e8aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e896:	4a2a      	ldr	r2, [pc, #168]	@ (800e940 <prvAddNewTaskToReadyList+0xc8>)
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e89c:	4b27      	ldr	r3, [pc, #156]	@ (800e93c <prvAddNewTaskToReadyList+0xc4>)
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	2b01      	cmp	r3, #1
 800e8a2:	d110      	bne.n	800e8c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e8a4:	f000 fc40 	bl	800f128 <prvInitialiseTaskLists>
 800e8a8:	e00d      	b.n	800e8c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e8aa:	4b26      	ldr	r3, [pc, #152]	@ (800e944 <prvAddNewTaskToReadyList+0xcc>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d109      	bne.n	800e8c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e8b2:	4b23      	ldr	r3, [pc, #140]	@ (800e940 <prvAddNewTaskToReadyList+0xc8>)
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8bc:	429a      	cmp	r2, r3
 800e8be:	d802      	bhi.n	800e8c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e8c0:	4a1f      	ldr	r2, [pc, #124]	@ (800e940 <prvAddNewTaskToReadyList+0xc8>)
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e8c6:	4b20      	ldr	r3, [pc, #128]	@ (800e948 <prvAddNewTaskToReadyList+0xd0>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	3301      	adds	r3, #1
 800e8cc:	4a1e      	ldr	r2, [pc, #120]	@ (800e948 <prvAddNewTaskToReadyList+0xd0>)
 800e8ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e8d0:	4b1d      	ldr	r3, [pc, #116]	@ (800e948 <prvAddNewTaskToReadyList+0xd0>)
 800e8d2:	681a      	ldr	r2, [r3, #0]
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8dc:	4b1b      	ldr	r3, [pc, #108]	@ (800e94c <prvAddNewTaskToReadyList+0xd4>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d903      	bls.n	800e8ec <prvAddNewTaskToReadyList+0x74>
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8e8:	4a18      	ldr	r2, [pc, #96]	@ (800e94c <prvAddNewTaskToReadyList+0xd4>)
 800e8ea:	6013      	str	r3, [r2, #0]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8f0:	4613      	mov	r3, r2
 800e8f2:	009b      	lsls	r3, r3, #2
 800e8f4:	4413      	add	r3, r2
 800e8f6:	009b      	lsls	r3, r3, #2
 800e8f8:	4a15      	ldr	r2, [pc, #84]	@ (800e950 <prvAddNewTaskToReadyList+0xd8>)
 800e8fa:	441a      	add	r2, r3
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	3304      	adds	r3, #4
 800e900:	4619      	mov	r1, r3
 800e902:	4610      	mov	r0, r2
 800e904:	f7fe fcff 	bl	800d306 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e908:	f001 fc40 	bl	801018c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e90c:	4b0d      	ldr	r3, [pc, #52]	@ (800e944 <prvAddNewTaskToReadyList+0xcc>)
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d00e      	beq.n	800e932 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e914:	4b0a      	ldr	r3, [pc, #40]	@ (800e940 <prvAddNewTaskToReadyList+0xc8>)
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e91e:	429a      	cmp	r2, r3
 800e920:	d207      	bcs.n	800e932 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e922:	4b0c      	ldr	r3, [pc, #48]	@ (800e954 <prvAddNewTaskToReadyList+0xdc>)
 800e924:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e928:	601a      	str	r2, [r3, #0]
 800e92a:	f3bf 8f4f 	dsb	sy
 800e92e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e932:	bf00      	nop
 800e934:	3708      	adds	r7, #8
 800e936:	46bd      	mov	sp, r7
 800e938:	bd80      	pop	{r7, pc}
 800e93a:	bf00      	nop
 800e93c:	24005d84 	.word	0x24005d84
 800e940:	240058b0 	.word	0x240058b0
 800e944:	24005d90 	.word	0x24005d90
 800e948:	24005da0 	.word	0x24005da0
 800e94c:	24005d8c 	.word	0x24005d8c
 800e950:	240058b4 	.word	0x240058b4
 800e954:	e000ed04 	.word	0xe000ed04

0800e958 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b084      	sub	sp, #16
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e960:	2300      	movs	r3, #0
 800e962:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d018      	beq.n	800e99c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e96a:	4b14      	ldr	r3, [pc, #80]	@ (800e9bc <vTaskDelay+0x64>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d00b      	beq.n	800e98a <vTaskDelay+0x32>
	__asm volatile
 800e972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e976:	f383 8811 	msr	BASEPRI, r3
 800e97a:	f3bf 8f6f 	isb	sy
 800e97e:	f3bf 8f4f 	dsb	sy
 800e982:	60bb      	str	r3, [r7, #8]
}
 800e984:	bf00      	nop
 800e986:	bf00      	nop
 800e988:	e7fd      	b.n	800e986 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e98a:	f000 f88b 	bl	800eaa4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e98e:	2100      	movs	r1, #0
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 fe2b 	bl	800f5ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e996:	f000 f893 	bl	800eac0 <xTaskResumeAll>
 800e99a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d107      	bne.n	800e9b2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e9a2:	4b07      	ldr	r3, [pc, #28]	@ (800e9c0 <vTaskDelay+0x68>)
 800e9a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e9a8:	601a      	str	r2, [r3, #0]
 800e9aa:	f3bf 8f4f 	dsb	sy
 800e9ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e9b2:	bf00      	nop
 800e9b4:	3710      	adds	r7, #16
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	bd80      	pop	{r7, pc}
 800e9ba:	bf00      	nop
 800e9bc:	24005dac 	.word	0x24005dac
 800e9c0:	e000ed04 	.word	0xe000ed04

0800e9c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b08a      	sub	sp, #40	@ 0x28
 800e9c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e9d2:	463a      	mov	r2, r7
 800e9d4:	1d39      	adds	r1, r7, #4
 800e9d6:	f107 0308 	add.w	r3, r7, #8
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f7fe fc32 	bl	800d244 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e9e0:	6839      	ldr	r1, [r7, #0]
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	68ba      	ldr	r2, [r7, #8]
 800e9e6:	9202      	str	r2, [sp, #8]
 800e9e8:	9301      	str	r3, [sp, #4]
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	9300      	str	r3, [sp, #0]
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	460a      	mov	r2, r1
 800e9f2:	4924      	ldr	r1, [pc, #144]	@ (800ea84 <vTaskStartScheduler+0xc0>)
 800e9f4:	4824      	ldr	r0, [pc, #144]	@ (800ea88 <vTaskStartScheduler+0xc4>)
 800e9f6:	f7ff fdf1 	bl	800e5dc <xTaskCreateStatic>
 800e9fa:	4603      	mov	r3, r0
 800e9fc:	4a23      	ldr	r2, [pc, #140]	@ (800ea8c <vTaskStartScheduler+0xc8>)
 800e9fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ea00:	4b22      	ldr	r3, [pc, #136]	@ (800ea8c <vTaskStartScheduler+0xc8>)
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d002      	beq.n	800ea0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ea08:	2301      	movs	r3, #1
 800ea0a:	617b      	str	r3, [r7, #20]
 800ea0c:	e001      	b.n	800ea12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ea0e:	2300      	movs	r3, #0
 800ea10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ea12:	697b      	ldr	r3, [r7, #20]
 800ea14:	2b01      	cmp	r3, #1
 800ea16:	d102      	bne.n	800ea1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ea18:	f000 fe3c 	bl	800f694 <xTimerCreateTimerTask>
 800ea1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ea1e:	697b      	ldr	r3, [r7, #20]
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d11b      	bne.n	800ea5c <vTaskStartScheduler+0x98>
	__asm volatile
 800ea24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea28:	f383 8811 	msr	BASEPRI, r3
 800ea2c:	f3bf 8f6f 	isb	sy
 800ea30:	f3bf 8f4f 	dsb	sy
 800ea34:	613b      	str	r3, [r7, #16]
}
 800ea36:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ea38:	4b15      	ldr	r3, [pc, #84]	@ (800ea90 <vTaskStartScheduler+0xcc>)
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	3354      	adds	r3, #84	@ 0x54
 800ea3e:	4a15      	ldr	r2, [pc, #84]	@ (800ea94 <vTaskStartScheduler+0xd0>)
 800ea40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ea42:	4b15      	ldr	r3, [pc, #84]	@ (800ea98 <vTaskStartScheduler+0xd4>)
 800ea44:	f04f 32ff 	mov.w	r2, #4294967295
 800ea48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ea4a:	4b14      	ldr	r3, [pc, #80]	@ (800ea9c <vTaskStartScheduler+0xd8>)
 800ea4c:	2201      	movs	r2, #1
 800ea4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ea50:	4b13      	ldr	r3, [pc, #76]	@ (800eaa0 <vTaskStartScheduler+0xdc>)
 800ea52:	2200      	movs	r2, #0
 800ea54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ea56:	f001 fac3 	bl	800ffe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ea5a:	e00f      	b.n	800ea7c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea62:	d10b      	bne.n	800ea7c <vTaskStartScheduler+0xb8>
	__asm volatile
 800ea64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea68:	f383 8811 	msr	BASEPRI, r3
 800ea6c:	f3bf 8f6f 	isb	sy
 800ea70:	f3bf 8f4f 	dsb	sy
 800ea74:	60fb      	str	r3, [r7, #12]
}
 800ea76:	bf00      	nop
 800ea78:	bf00      	nop
 800ea7a:	e7fd      	b.n	800ea78 <vTaskStartScheduler+0xb4>
}
 800ea7c:	bf00      	nop
 800ea7e:	3718      	adds	r7, #24
 800ea80:	46bd      	mov	sp, r7
 800ea82:	bd80      	pop	{r7, pc}
 800ea84:	0801fa00 	.word	0x0801fa00
 800ea88:	0800f0f9 	.word	0x0800f0f9
 800ea8c:	24005da8 	.word	0x24005da8
 800ea90:	240058b0 	.word	0x240058b0
 800ea94:	24000044 	.word	0x24000044
 800ea98:	24005da4 	.word	0x24005da4
 800ea9c:	24005d90 	.word	0x24005d90
 800eaa0:	24005d88 	.word	0x24005d88

0800eaa4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800eaa8:	4b04      	ldr	r3, [pc, #16]	@ (800eabc <vTaskSuspendAll+0x18>)
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	3301      	adds	r3, #1
 800eaae:	4a03      	ldr	r2, [pc, #12]	@ (800eabc <vTaskSuspendAll+0x18>)
 800eab0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800eab2:	bf00      	nop
 800eab4:	46bd      	mov	sp, r7
 800eab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaba:	4770      	bx	lr
 800eabc:	24005dac 	.word	0x24005dac

0800eac0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b084      	sub	sp, #16
 800eac4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800eac6:	2300      	movs	r3, #0
 800eac8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800eaca:	2300      	movs	r3, #0
 800eacc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800eace:	4b42      	ldr	r3, [pc, #264]	@ (800ebd8 <xTaskResumeAll+0x118>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d10b      	bne.n	800eaee <xTaskResumeAll+0x2e>
	__asm volatile
 800ead6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eada:	f383 8811 	msr	BASEPRI, r3
 800eade:	f3bf 8f6f 	isb	sy
 800eae2:	f3bf 8f4f 	dsb	sy
 800eae6:	603b      	str	r3, [r7, #0]
}
 800eae8:	bf00      	nop
 800eaea:	bf00      	nop
 800eaec:	e7fd      	b.n	800eaea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800eaee:	f001 fb1b 	bl	8010128 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800eaf2:	4b39      	ldr	r3, [pc, #228]	@ (800ebd8 <xTaskResumeAll+0x118>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	3b01      	subs	r3, #1
 800eaf8:	4a37      	ldr	r2, [pc, #220]	@ (800ebd8 <xTaskResumeAll+0x118>)
 800eafa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eafc:	4b36      	ldr	r3, [pc, #216]	@ (800ebd8 <xTaskResumeAll+0x118>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d162      	bne.n	800ebca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800eb04:	4b35      	ldr	r3, [pc, #212]	@ (800ebdc <xTaskResumeAll+0x11c>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d05e      	beq.n	800ebca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eb0c:	e02f      	b.n	800eb6e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb0e:	4b34      	ldr	r3, [pc, #208]	@ (800ebe0 <xTaskResumeAll+0x120>)
 800eb10:	68db      	ldr	r3, [r3, #12]
 800eb12:	68db      	ldr	r3, [r3, #12]
 800eb14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	3318      	adds	r3, #24
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f7fe fc50 	bl	800d3c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	3304      	adds	r3, #4
 800eb24:	4618      	mov	r0, r3
 800eb26:	f7fe fc4b 	bl	800d3c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb2e:	4b2d      	ldr	r3, [pc, #180]	@ (800ebe4 <xTaskResumeAll+0x124>)
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	429a      	cmp	r2, r3
 800eb34:	d903      	bls.n	800eb3e <xTaskResumeAll+0x7e>
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb3a:	4a2a      	ldr	r2, [pc, #168]	@ (800ebe4 <xTaskResumeAll+0x124>)
 800eb3c:	6013      	str	r3, [r2, #0]
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb42:	4613      	mov	r3, r2
 800eb44:	009b      	lsls	r3, r3, #2
 800eb46:	4413      	add	r3, r2
 800eb48:	009b      	lsls	r3, r3, #2
 800eb4a:	4a27      	ldr	r2, [pc, #156]	@ (800ebe8 <xTaskResumeAll+0x128>)
 800eb4c:	441a      	add	r2, r3
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	3304      	adds	r3, #4
 800eb52:	4619      	mov	r1, r3
 800eb54:	4610      	mov	r0, r2
 800eb56:	f7fe fbd6 	bl	800d306 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb5e:	4b23      	ldr	r3, [pc, #140]	@ (800ebec <xTaskResumeAll+0x12c>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb64:	429a      	cmp	r2, r3
 800eb66:	d302      	bcc.n	800eb6e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800eb68:	4b21      	ldr	r3, [pc, #132]	@ (800ebf0 <xTaskResumeAll+0x130>)
 800eb6a:	2201      	movs	r2, #1
 800eb6c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eb6e:	4b1c      	ldr	r3, [pc, #112]	@ (800ebe0 <xTaskResumeAll+0x120>)
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d1cb      	bne.n	800eb0e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d001      	beq.n	800eb80 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800eb7c:	f000 fb78 	bl	800f270 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800eb80:	4b1c      	ldr	r3, [pc, #112]	@ (800ebf4 <xTaskResumeAll+0x134>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d010      	beq.n	800ebae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800eb8c:	f000 f858 	bl	800ec40 <xTaskIncrementTick>
 800eb90:	4603      	mov	r3, r0
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d002      	beq.n	800eb9c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800eb96:	4b16      	ldr	r3, [pc, #88]	@ (800ebf0 <xTaskResumeAll+0x130>)
 800eb98:	2201      	movs	r2, #1
 800eb9a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	3b01      	subs	r3, #1
 800eba0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d1f1      	bne.n	800eb8c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800eba8:	4b12      	ldr	r3, [pc, #72]	@ (800ebf4 <xTaskResumeAll+0x134>)
 800ebaa:	2200      	movs	r2, #0
 800ebac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ebae:	4b10      	ldr	r3, [pc, #64]	@ (800ebf0 <xTaskResumeAll+0x130>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d009      	beq.n	800ebca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ebb6:	2301      	movs	r3, #1
 800ebb8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ebba:	4b0f      	ldr	r3, [pc, #60]	@ (800ebf8 <xTaskResumeAll+0x138>)
 800ebbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ebc0:	601a      	str	r2, [r3, #0]
 800ebc2:	f3bf 8f4f 	dsb	sy
 800ebc6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ebca:	f001 fadf 	bl	801018c <vPortExitCritical>

	return xAlreadyYielded;
 800ebce:	68bb      	ldr	r3, [r7, #8]
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	3710      	adds	r7, #16
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}
 800ebd8:	24005dac 	.word	0x24005dac
 800ebdc:	24005d84 	.word	0x24005d84
 800ebe0:	24005d44 	.word	0x24005d44
 800ebe4:	24005d8c 	.word	0x24005d8c
 800ebe8:	240058b4 	.word	0x240058b4
 800ebec:	240058b0 	.word	0x240058b0
 800ebf0:	24005d98 	.word	0x24005d98
 800ebf4:	24005d94 	.word	0x24005d94
 800ebf8:	e000ed04 	.word	0xe000ed04

0800ebfc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ebfc:	b480      	push	{r7}
 800ebfe:	b083      	sub	sp, #12
 800ec00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ec02:	4b05      	ldr	r3, [pc, #20]	@ (800ec18 <xTaskGetTickCount+0x1c>)
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ec08:	687b      	ldr	r3, [r7, #4]
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	370c      	adds	r7, #12
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec14:	4770      	bx	lr
 800ec16:	bf00      	nop
 800ec18:	24005d88 	.word	0x24005d88

0800ec1c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b082      	sub	sp, #8
 800ec20:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ec22:	f001 fb61 	bl	80102e8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ec26:	2300      	movs	r3, #0
 800ec28:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ec2a:	4b04      	ldr	r3, [pc, #16]	@ (800ec3c <xTaskGetTickCountFromISR+0x20>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ec30:	683b      	ldr	r3, [r7, #0]
}
 800ec32:	4618      	mov	r0, r3
 800ec34:	3708      	adds	r7, #8
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}
 800ec3a:	bf00      	nop
 800ec3c:	24005d88 	.word	0x24005d88

0800ec40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b086      	sub	sp, #24
 800ec44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ec46:	2300      	movs	r3, #0
 800ec48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ec4a:	4b4f      	ldr	r3, [pc, #316]	@ (800ed88 <xTaskIncrementTick+0x148>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	f040 8090 	bne.w	800ed74 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ec54:	4b4d      	ldr	r3, [pc, #308]	@ (800ed8c <xTaskIncrementTick+0x14c>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	3301      	adds	r3, #1
 800ec5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ec5c:	4a4b      	ldr	r2, [pc, #300]	@ (800ed8c <xTaskIncrementTick+0x14c>)
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ec62:	693b      	ldr	r3, [r7, #16]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d121      	bne.n	800ecac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ec68:	4b49      	ldr	r3, [pc, #292]	@ (800ed90 <xTaskIncrementTick+0x150>)
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d00b      	beq.n	800ec8a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ec72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec76:	f383 8811 	msr	BASEPRI, r3
 800ec7a:	f3bf 8f6f 	isb	sy
 800ec7e:	f3bf 8f4f 	dsb	sy
 800ec82:	603b      	str	r3, [r7, #0]
}
 800ec84:	bf00      	nop
 800ec86:	bf00      	nop
 800ec88:	e7fd      	b.n	800ec86 <xTaskIncrementTick+0x46>
 800ec8a:	4b41      	ldr	r3, [pc, #260]	@ (800ed90 <xTaskIncrementTick+0x150>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	60fb      	str	r3, [r7, #12]
 800ec90:	4b40      	ldr	r3, [pc, #256]	@ (800ed94 <xTaskIncrementTick+0x154>)
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	4a3e      	ldr	r2, [pc, #248]	@ (800ed90 <xTaskIncrementTick+0x150>)
 800ec96:	6013      	str	r3, [r2, #0]
 800ec98:	4a3e      	ldr	r2, [pc, #248]	@ (800ed94 <xTaskIncrementTick+0x154>)
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	6013      	str	r3, [r2, #0]
 800ec9e:	4b3e      	ldr	r3, [pc, #248]	@ (800ed98 <xTaskIncrementTick+0x158>)
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	3301      	adds	r3, #1
 800eca4:	4a3c      	ldr	r2, [pc, #240]	@ (800ed98 <xTaskIncrementTick+0x158>)
 800eca6:	6013      	str	r3, [r2, #0]
 800eca8:	f000 fae2 	bl	800f270 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ecac:	4b3b      	ldr	r3, [pc, #236]	@ (800ed9c <xTaskIncrementTick+0x15c>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	693a      	ldr	r2, [r7, #16]
 800ecb2:	429a      	cmp	r2, r3
 800ecb4:	d349      	bcc.n	800ed4a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ecb6:	4b36      	ldr	r3, [pc, #216]	@ (800ed90 <xTaskIncrementTick+0x150>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d104      	bne.n	800ecca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ecc0:	4b36      	ldr	r3, [pc, #216]	@ (800ed9c <xTaskIncrementTick+0x15c>)
 800ecc2:	f04f 32ff 	mov.w	r2, #4294967295
 800ecc6:	601a      	str	r2, [r3, #0]
					break;
 800ecc8:	e03f      	b.n	800ed4a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ecca:	4b31      	ldr	r3, [pc, #196]	@ (800ed90 <xTaskIncrementTick+0x150>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	68db      	ldr	r3, [r3, #12]
 800ecd0:	68db      	ldr	r3, [r3, #12]
 800ecd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ecd4:	68bb      	ldr	r3, [r7, #8]
 800ecd6:	685b      	ldr	r3, [r3, #4]
 800ecd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ecda:	693a      	ldr	r2, [r7, #16]
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d203      	bcs.n	800ecea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ece2:	4a2e      	ldr	r2, [pc, #184]	@ (800ed9c <xTaskIncrementTick+0x15c>)
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ece8:	e02f      	b.n	800ed4a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	3304      	adds	r3, #4
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f7fe fb66 	bl	800d3c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d004      	beq.n	800ed06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ecfc:	68bb      	ldr	r3, [r7, #8]
 800ecfe:	3318      	adds	r3, #24
 800ed00:	4618      	mov	r0, r3
 800ed02:	f7fe fb5d 	bl	800d3c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ed06:	68bb      	ldr	r3, [r7, #8]
 800ed08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed0a:	4b25      	ldr	r3, [pc, #148]	@ (800eda0 <xTaskIncrementTick+0x160>)
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	429a      	cmp	r2, r3
 800ed10:	d903      	bls.n	800ed1a <xTaskIncrementTick+0xda>
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed16:	4a22      	ldr	r2, [pc, #136]	@ (800eda0 <xTaskIncrementTick+0x160>)
 800ed18:	6013      	str	r3, [r2, #0]
 800ed1a:	68bb      	ldr	r3, [r7, #8]
 800ed1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed1e:	4613      	mov	r3, r2
 800ed20:	009b      	lsls	r3, r3, #2
 800ed22:	4413      	add	r3, r2
 800ed24:	009b      	lsls	r3, r3, #2
 800ed26:	4a1f      	ldr	r2, [pc, #124]	@ (800eda4 <xTaskIncrementTick+0x164>)
 800ed28:	441a      	add	r2, r3
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	3304      	adds	r3, #4
 800ed2e:	4619      	mov	r1, r3
 800ed30:	4610      	mov	r0, r2
 800ed32:	f7fe fae8 	bl	800d306 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed3a:	4b1b      	ldr	r3, [pc, #108]	@ (800eda8 <xTaskIncrementTick+0x168>)
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed40:	429a      	cmp	r2, r3
 800ed42:	d3b8      	bcc.n	800ecb6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ed44:	2301      	movs	r3, #1
 800ed46:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ed48:	e7b5      	b.n	800ecb6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ed4a:	4b17      	ldr	r3, [pc, #92]	@ (800eda8 <xTaskIncrementTick+0x168>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed50:	4914      	ldr	r1, [pc, #80]	@ (800eda4 <xTaskIncrementTick+0x164>)
 800ed52:	4613      	mov	r3, r2
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	4413      	add	r3, r2
 800ed58:	009b      	lsls	r3, r3, #2
 800ed5a:	440b      	add	r3, r1
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	2b01      	cmp	r3, #1
 800ed60:	d901      	bls.n	800ed66 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ed62:	2301      	movs	r3, #1
 800ed64:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ed66:	4b11      	ldr	r3, [pc, #68]	@ (800edac <xTaskIncrementTick+0x16c>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d007      	beq.n	800ed7e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ed6e:	2301      	movs	r3, #1
 800ed70:	617b      	str	r3, [r7, #20]
 800ed72:	e004      	b.n	800ed7e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ed74:	4b0e      	ldr	r3, [pc, #56]	@ (800edb0 <xTaskIncrementTick+0x170>)
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	3301      	adds	r3, #1
 800ed7a:	4a0d      	ldr	r2, [pc, #52]	@ (800edb0 <xTaskIncrementTick+0x170>)
 800ed7c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ed7e:	697b      	ldr	r3, [r7, #20]
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3718      	adds	r7, #24
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}
 800ed88:	24005dac 	.word	0x24005dac
 800ed8c:	24005d88 	.word	0x24005d88
 800ed90:	24005d3c 	.word	0x24005d3c
 800ed94:	24005d40 	.word	0x24005d40
 800ed98:	24005d9c 	.word	0x24005d9c
 800ed9c:	24005da4 	.word	0x24005da4
 800eda0:	24005d8c 	.word	0x24005d8c
 800eda4:	240058b4 	.word	0x240058b4
 800eda8:	240058b0 	.word	0x240058b0
 800edac:	24005d98 	.word	0x24005d98
 800edb0:	24005d94 	.word	0x24005d94

0800edb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800edb4:	b480      	push	{r7}
 800edb6:	b085      	sub	sp, #20
 800edb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800edba:	4b2b      	ldr	r3, [pc, #172]	@ (800ee68 <vTaskSwitchContext+0xb4>)
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d003      	beq.n	800edca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800edc2:	4b2a      	ldr	r3, [pc, #168]	@ (800ee6c <vTaskSwitchContext+0xb8>)
 800edc4:	2201      	movs	r2, #1
 800edc6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800edc8:	e047      	b.n	800ee5a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800edca:	4b28      	ldr	r3, [pc, #160]	@ (800ee6c <vTaskSwitchContext+0xb8>)
 800edcc:	2200      	movs	r2, #0
 800edce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800edd0:	4b27      	ldr	r3, [pc, #156]	@ (800ee70 <vTaskSwitchContext+0xbc>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	60fb      	str	r3, [r7, #12]
 800edd6:	e011      	b.n	800edfc <vTaskSwitchContext+0x48>
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d10b      	bne.n	800edf6 <vTaskSwitchContext+0x42>
	__asm volatile
 800edde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ede2:	f383 8811 	msr	BASEPRI, r3
 800ede6:	f3bf 8f6f 	isb	sy
 800edea:	f3bf 8f4f 	dsb	sy
 800edee:	607b      	str	r3, [r7, #4]
}
 800edf0:	bf00      	nop
 800edf2:	bf00      	nop
 800edf4:	e7fd      	b.n	800edf2 <vTaskSwitchContext+0x3e>
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	3b01      	subs	r3, #1
 800edfa:	60fb      	str	r3, [r7, #12]
 800edfc:	491d      	ldr	r1, [pc, #116]	@ (800ee74 <vTaskSwitchContext+0xc0>)
 800edfe:	68fa      	ldr	r2, [r7, #12]
 800ee00:	4613      	mov	r3, r2
 800ee02:	009b      	lsls	r3, r3, #2
 800ee04:	4413      	add	r3, r2
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	440b      	add	r3, r1
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d0e3      	beq.n	800edd8 <vTaskSwitchContext+0x24>
 800ee10:	68fa      	ldr	r2, [r7, #12]
 800ee12:	4613      	mov	r3, r2
 800ee14:	009b      	lsls	r3, r3, #2
 800ee16:	4413      	add	r3, r2
 800ee18:	009b      	lsls	r3, r3, #2
 800ee1a:	4a16      	ldr	r2, [pc, #88]	@ (800ee74 <vTaskSwitchContext+0xc0>)
 800ee1c:	4413      	add	r3, r2
 800ee1e:	60bb      	str	r3, [r7, #8]
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	685a      	ldr	r2, [r3, #4]
 800ee26:	68bb      	ldr	r3, [r7, #8]
 800ee28:	605a      	str	r2, [r3, #4]
 800ee2a:	68bb      	ldr	r3, [r7, #8]
 800ee2c:	685a      	ldr	r2, [r3, #4]
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	3308      	adds	r3, #8
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d104      	bne.n	800ee40 <vTaskSwitchContext+0x8c>
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	685b      	ldr	r3, [r3, #4]
 800ee3a:	685a      	ldr	r2, [r3, #4]
 800ee3c:	68bb      	ldr	r3, [r7, #8]
 800ee3e:	605a      	str	r2, [r3, #4]
 800ee40:	68bb      	ldr	r3, [r7, #8]
 800ee42:	685b      	ldr	r3, [r3, #4]
 800ee44:	68db      	ldr	r3, [r3, #12]
 800ee46:	4a0c      	ldr	r2, [pc, #48]	@ (800ee78 <vTaskSwitchContext+0xc4>)
 800ee48:	6013      	str	r3, [r2, #0]
 800ee4a:	4a09      	ldr	r2, [pc, #36]	@ (800ee70 <vTaskSwitchContext+0xbc>)
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ee50:	4b09      	ldr	r3, [pc, #36]	@ (800ee78 <vTaskSwitchContext+0xc4>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	3354      	adds	r3, #84	@ 0x54
 800ee56:	4a09      	ldr	r2, [pc, #36]	@ (800ee7c <vTaskSwitchContext+0xc8>)
 800ee58:	6013      	str	r3, [r2, #0]
}
 800ee5a:	bf00      	nop
 800ee5c:	3714      	adds	r7, #20
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee64:	4770      	bx	lr
 800ee66:	bf00      	nop
 800ee68:	24005dac 	.word	0x24005dac
 800ee6c:	24005d98 	.word	0x24005d98
 800ee70:	24005d8c 	.word	0x24005d8c
 800ee74:	240058b4 	.word	0x240058b4
 800ee78:	240058b0 	.word	0x240058b0
 800ee7c:	24000044 	.word	0x24000044

0800ee80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b084      	sub	sp, #16
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	6078      	str	r0, [r7, #4]
 800ee88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d10b      	bne.n	800eea8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ee90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee94:	f383 8811 	msr	BASEPRI, r3
 800ee98:	f3bf 8f6f 	isb	sy
 800ee9c:	f3bf 8f4f 	dsb	sy
 800eea0:	60fb      	str	r3, [r7, #12]
}
 800eea2:	bf00      	nop
 800eea4:	bf00      	nop
 800eea6:	e7fd      	b.n	800eea4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eea8:	4b07      	ldr	r3, [pc, #28]	@ (800eec8 <vTaskPlaceOnEventList+0x48>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	3318      	adds	r3, #24
 800eeae:	4619      	mov	r1, r3
 800eeb0:	6878      	ldr	r0, [r7, #4]
 800eeb2:	f7fe fa4c 	bl	800d34e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eeb6:	2101      	movs	r1, #1
 800eeb8:	6838      	ldr	r0, [r7, #0]
 800eeba:	f000 fb97 	bl	800f5ec <prvAddCurrentTaskToDelayedList>
}
 800eebe:	bf00      	nop
 800eec0:	3710      	adds	r7, #16
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
 800eec6:	bf00      	nop
 800eec8:	240058b0 	.word	0x240058b0

0800eecc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800eecc:	b580      	push	{r7, lr}
 800eece:	b086      	sub	sp, #24
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	60f8      	str	r0, [r7, #12]
 800eed4:	60b9      	str	r1, [r7, #8]
 800eed6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d10b      	bne.n	800eef6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800eede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eee2:	f383 8811 	msr	BASEPRI, r3
 800eee6:	f3bf 8f6f 	isb	sy
 800eeea:	f3bf 8f4f 	dsb	sy
 800eeee:	617b      	str	r3, [r7, #20]
}
 800eef0:	bf00      	nop
 800eef2:	bf00      	nop
 800eef4:	e7fd      	b.n	800eef2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eef6:	4b0a      	ldr	r3, [pc, #40]	@ (800ef20 <vTaskPlaceOnEventListRestricted+0x54>)
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	3318      	adds	r3, #24
 800eefc:	4619      	mov	r1, r3
 800eefe:	68f8      	ldr	r0, [r7, #12]
 800ef00:	f7fe fa01 	bl	800d306 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d002      	beq.n	800ef10 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ef0a:	f04f 33ff 	mov.w	r3, #4294967295
 800ef0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ef10:	6879      	ldr	r1, [r7, #4]
 800ef12:	68b8      	ldr	r0, [r7, #8]
 800ef14:	f000 fb6a 	bl	800f5ec <prvAddCurrentTaskToDelayedList>
	}
 800ef18:	bf00      	nop
 800ef1a:	3718      	adds	r7, #24
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	240058b0 	.word	0x240058b0

0800ef24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ef24:	b580      	push	{r7, lr}
 800ef26:	b086      	sub	sp, #24
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	68db      	ldr	r3, [r3, #12]
 800ef30:	68db      	ldr	r3, [r3, #12]
 800ef32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ef34:	693b      	ldr	r3, [r7, #16]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d10b      	bne.n	800ef52 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ef3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef3e:	f383 8811 	msr	BASEPRI, r3
 800ef42:	f3bf 8f6f 	isb	sy
 800ef46:	f3bf 8f4f 	dsb	sy
 800ef4a:	60fb      	str	r3, [r7, #12]
}
 800ef4c:	bf00      	nop
 800ef4e:	bf00      	nop
 800ef50:	e7fd      	b.n	800ef4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	3318      	adds	r3, #24
 800ef56:	4618      	mov	r0, r3
 800ef58:	f7fe fa32 	bl	800d3c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ef5c:	4b1d      	ldr	r3, [pc, #116]	@ (800efd4 <xTaskRemoveFromEventList+0xb0>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d11d      	bne.n	800efa0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	3304      	adds	r3, #4
 800ef68:	4618      	mov	r0, r3
 800ef6a:	f7fe fa29 	bl	800d3c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ef6e:	693b      	ldr	r3, [r7, #16]
 800ef70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef72:	4b19      	ldr	r3, [pc, #100]	@ (800efd8 <xTaskRemoveFromEventList+0xb4>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	429a      	cmp	r2, r3
 800ef78:	d903      	bls.n	800ef82 <xTaskRemoveFromEventList+0x5e>
 800ef7a:	693b      	ldr	r3, [r7, #16]
 800ef7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef7e:	4a16      	ldr	r2, [pc, #88]	@ (800efd8 <xTaskRemoveFromEventList+0xb4>)
 800ef80:	6013      	str	r3, [r2, #0]
 800ef82:	693b      	ldr	r3, [r7, #16]
 800ef84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef86:	4613      	mov	r3, r2
 800ef88:	009b      	lsls	r3, r3, #2
 800ef8a:	4413      	add	r3, r2
 800ef8c:	009b      	lsls	r3, r3, #2
 800ef8e:	4a13      	ldr	r2, [pc, #76]	@ (800efdc <xTaskRemoveFromEventList+0xb8>)
 800ef90:	441a      	add	r2, r3
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	3304      	adds	r3, #4
 800ef96:	4619      	mov	r1, r3
 800ef98:	4610      	mov	r0, r2
 800ef9a:	f7fe f9b4 	bl	800d306 <vListInsertEnd>
 800ef9e:	e005      	b.n	800efac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800efa0:	693b      	ldr	r3, [r7, #16]
 800efa2:	3318      	adds	r3, #24
 800efa4:	4619      	mov	r1, r3
 800efa6:	480e      	ldr	r0, [pc, #56]	@ (800efe0 <xTaskRemoveFromEventList+0xbc>)
 800efa8:	f7fe f9ad 	bl	800d306 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efb0:	4b0c      	ldr	r3, [pc, #48]	@ (800efe4 <xTaskRemoveFromEventList+0xc0>)
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d905      	bls.n	800efc6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800efba:	2301      	movs	r3, #1
 800efbc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800efbe:	4b0a      	ldr	r3, [pc, #40]	@ (800efe8 <xTaskRemoveFromEventList+0xc4>)
 800efc0:	2201      	movs	r2, #1
 800efc2:	601a      	str	r2, [r3, #0]
 800efc4:	e001      	b.n	800efca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800efc6:	2300      	movs	r3, #0
 800efc8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800efca:	697b      	ldr	r3, [r7, #20]
}
 800efcc:	4618      	mov	r0, r3
 800efce:	3718      	adds	r7, #24
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}
 800efd4:	24005dac 	.word	0x24005dac
 800efd8:	24005d8c 	.word	0x24005d8c
 800efdc:	240058b4 	.word	0x240058b4
 800efe0:	24005d44 	.word	0x24005d44
 800efe4:	240058b0 	.word	0x240058b0
 800efe8:	24005d98 	.word	0x24005d98

0800efec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800efec:	b480      	push	{r7}
 800efee:	b083      	sub	sp, #12
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800eff4:	4b06      	ldr	r3, [pc, #24]	@ (800f010 <vTaskInternalSetTimeOutState+0x24>)
 800eff6:	681a      	ldr	r2, [r3, #0]
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800effc:	4b05      	ldr	r3, [pc, #20]	@ (800f014 <vTaskInternalSetTimeOutState+0x28>)
 800effe:	681a      	ldr	r2, [r3, #0]
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	605a      	str	r2, [r3, #4]
}
 800f004:	bf00      	nop
 800f006:	370c      	adds	r7, #12
 800f008:	46bd      	mov	sp, r7
 800f00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00e:	4770      	bx	lr
 800f010:	24005d9c 	.word	0x24005d9c
 800f014:	24005d88 	.word	0x24005d88

0800f018 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b088      	sub	sp, #32
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
 800f020:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d10b      	bne.n	800f040 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f02c:	f383 8811 	msr	BASEPRI, r3
 800f030:	f3bf 8f6f 	isb	sy
 800f034:	f3bf 8f4f 	dsb	sy
 800f038:	613b      	str	r3, [r7, #16]
}
 800f03a:	bf00      	nop
 800f03c:	bf00      	nop
 800f03e:	e7fd      	b.n	800f03c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f040:	683b      	ldr	r3, [r7, #0]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d10b      	bne.n	800f05e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800f046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f04a:	f383 8811 	msr	BASEPRI, r3
 800f04e:	f3bf 8f6f 	isb	sy
 800f052:	f3bf 8f4f 	dsb	sy
 800f056:	60fb      	str	r3, [r7, #12]
}
 800f058:	bf00      	nop
 800f05a:	bf00      	nop
 800f05c:	e7fd      	b.n	800f05a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800f05e:	f001 f863 	bl	8010128 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f062:	4b1d      	ldr	r3, [pc, #116]	@ (800f0d8 <xTaskCheckForTimeOut+0xc0>)
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	685b      	ldr	r3, [r3, #4]
 800f06c:	69ba      	ldr	r2, [r7, #24]
 800f06e:	1ad3      	subs	r3, r2, r3
 800f070:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f07a:	d102      	bne.n	800f082 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f07c:	2300      	movs	r3, #0
 800f07e:	61fb      	str	r3, [r7, #28]
 800f080:	e023      	b.n	800f0ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681a      	ldr	r2, [r3, #0]
 800f086:	4b15      	ldr	r3, [pc, #84]	@ (800f0dc <xTaskCheckForTimeOut+0xc4>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	429a      	cmp	r2, r3
 800f08c:	d007      	beq.n	800f09e <xTaskCheckForTimeOut+0x86>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	685b      	ldr	r3, [r3, #4]
 800f092:	69ba      	ldr	r2, [r7, #24]
 800f094:	429a      	cmp	r2, r3
 800f096:	d302      	bcc.n	800f09e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f098:	2301      	movs	r3, #1
 800f09a:	61fb      	str	r3, [r7, #28]
 800f09c:	e015      	b.n	800f0ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	697a      	ldr	r2, [r7, #20]
 800f0a4:	429a      	cmp	r2, r3
 800f0a6:	d20b      	bcs.n	800f0c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	681a      	ldr	r2, [r3, #0]
 800f0ac:	697b      	ldr	r3, [r7, #20]
 800f0ae:	1ad2      	subs	r2, r2, r3
 800f0b0:	683b      	ldr	r3, [r7, #0]
 800f0b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f7ff ff99 	bl	800efec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	61fb      	str	r3, [r7, #28]
 800f0be:	e004      	b.n	800f0ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f0ca:	f001 f85f 	bl	801018c <vPortExitCritical>

	return xReturn;
 800f0ce:	69fb      	ldr	r3, [r7, #28]
}
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	3720      	adds	r7, #32
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	bd80      	pop	{r7, pc}
 800f0d8:	24005d88 	.word	0x24005d88
 800f0dc:	24005d9c 	.word	0x24005d9c

0800f0e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f0e4:	4b03      	ldr	r3, [pc, #12]	@ (800f0f4 <vTaskMissedYield+0x14>)
 800f0e6:	2201      	movs	r2, #1
 800f0e8:	601a      	str	r2, [r3, #0]
}
 800f0ea:	bf00      	nop
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f2:	4770      	bx	lr
 800f0f4:	24005d98 	.word	0x24005d98

0800f0f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f0f8:	b580      	push	{r7, lr}
 800f0fa:	b082      	sub	sp, #8
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f100:	f000 f852 	bl	800f1a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f104:	4b06      	ldr	r3, [pc, #24]	@ (800f120 <prvIdleTask+0x28>)
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d9f9      	bls.n	800f100 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f10c:	4b05      	ldr	r3, [pc, #20]	@ (800f124 <prvIdleTask+0x2c>)
 800f10e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f112:	601a      	str	r2, [r3, #0]
 800f114:	f3bf 8f4f 	dsb	sy
 800f118:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f11c:	e7f0      	b.n	800f100 <prvIdleTask+0x8>
 800f11e:	bf00      	nop
 800f120:	240058b4 	.word	0x240058b4
 800f124:	e000ed04 	.word	0xe000ed04

0800f128 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b082      	sub	sp, #8
 800f12c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f12e:	2300      	movs	r3, #0
 800f130:	607b      	str	r3, [r7, #4]
 800f132:	e00c      	b.n	800f14e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f134:	687a      	ldr	r2, [r7, #4]
 800f136:	4613      	mov	r3, r2
 800f138:	009b      	lsls	r3, r3, #2
 800f13a:	4413      	add	r3, r2
 800f13c:	009b      	lsls	r3, r3, #2
 800f13e:	4a12      	ldr	r2, [pc, #72]	@ (800f188 <prvInitialiseTaskLists+0x60>)
 800f140:	4413      	add	r3, r2
 800f142:	4618      	mov	r0, r3
 800f144:	f7fe f8b2 	bl	800d2ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	3301      	adds	r3, #1
 800f14c:	607b      	str	r3, [r7, #4]
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2b37      	cmp	r3, #55	@ 0x37
 800f152:	d9ef      	bls.n	800f134 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f154:	480d      	ldr	r0, [pc, #52]	@ (800f18c <prvInitialiseTaskLists+0x64>)
 800f156:	f7fe f8a9 	bl	800d2ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f15a:	480d      	ldr	r0, [pc, #52]	@ (800f190 <prvInitialiseTaskLists+0x68>)
 800f15c:	f7fe f8a6 	bl	800d2ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f160:	480c      	ldr	r0, [pc, #48]	@ (800f194 <prvInitialiseTaskLists+0x6c>)
 800f162:	f7fe f8a3 	bl	800d2ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f166:	480c      	ldr	r0, [pc, #48]	@ (800f198 <prvInitialiseTaskLists+0x70>)
 800f168:	f7fe f8a0 	bl	800d2ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f16c:	480b      	ldr	r0, [pc, #44]	@ (800f19c <prvInitialiseTaskLists+0x74>)
 800f16e:	f7fe f89d 	bl	800d2ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f172:	4b0b      	ldr	r3, [pc, #44]	@ (800f1a0 <prvInitialiseTaskLists+0x78>)
 800f174:	4a05      	ldr	r2, [pc, #20]	@ (800f18c <prvInitialiseTaskLists+0x64>)
 800f176:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f178:	4b0a      	ldr	r3, [pc, #40]	@ (800f1a4 <prvInitialiseTaskLists+0x7c>)
 800f17a:	4a05      	ldr	r2, [pc, #20]	@ (800f190 <prvInitialiseTaskLists+0x68>)
 800f17c:	601a      	str	r2, [r3, #0]
}
 800f17e:	bf00      	nop
 800f180:	3708      	adds	r7, #8
 800f182:	46bd      	mov	sp, r7
 800f184:	bd80      	pop	{r7, pc}
 800f186:	bf00      	nop
 800f188:	240058b4 	.word	0x240058b4
 800f18c:	24005d14 	.word	0x24005d14
 800f190:	24005d28 	.word	0x24005d28
 800f194:	24005d44 	.word	0x24005d44
 800f198:	24005d58 	.word	0x24005d58
 800f19c:	24005d70 	.word	0x24005d70
 800f1a0:	24005d3c 	.word	0x24005d3c
 800f1a4:	24005d40 	.word	0x24005d40

0800f1a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b082      	sub	sp, #8
 800f1ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f1ae:	e019      	b.n	800f1e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f1b0:	f000 ffba 	bl	8010128 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f1b4:	4b10      	ldr	r3, [pc, #64]	@ (800f1f8 <prvCheckTasksWaitingTermination+0x50>)
 800f1b6:	68db      	ldr	r3, [r3, #12]
 800f1b8:	68db      	ldr	r3, [r3, #12]
 800f1ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	3304      	adds	r3, #4
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	f7fe f8fd 	bl	800d3c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f1c6:	4b0d      	ldr	r3, [pc, #52]	@ (800f1fc <prvCheckTasksWaitingTermination+0x54>)
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	3b01      	subs	r3, #1
 800f1cc:	4a0b      	ldr	r2, [pc, #44]	@ (800f1fc <prvCheckTasksWaitingTermination+0x54>)
 800f1ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f1d0:	4b0b      	ldr	r3, [pc, #44]	@ (800f200 <prvCheckTasksWaitingTermination+0x58>)
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	3b01      	subs	r3, #1
 800f1d6:	4a0a      	ldr	r2, [pc, #40]	@ (800f200 <prvCheckTasksWaitingTermination+0x58>)
 800f1d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f1da:	f000 ffd7 	bl	801018c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f000 f810 	bl	800f204 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f1e4:	4b06      	ldr	r3, [pc, #24]	@ (800f200 <prvCheckTasksWaitingTermination+0x58>)
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d1e1      	bne.n	800f1b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f1ec:	bf00      	nop
 800f1ee:	bf00      	nop
 800f1f0:	3708      	adds	r7, #8
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd80      	pop	{r7, pc}
 800f1f6:	bf00      	nop
 800f1f8:	24005d58 	.word	0x24005d58
 800f1fc:	24005d84 	.word	0x24005d84
 800f200:	24005d6c 	.word	0x24005d6c

0800f204 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f204:	b580      	push	{r7, lr}
 800f206:	b084      	sub	sp, #16
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	3354      	adds	r3, #84	@ 0x54
 800f210:	4618      	mov	r0, r3
 800f212:	f00e fc63 	bl	801dadc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d108      	bne.n	800f232 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f224:	4618      	mov	r0, r3
 800f226:	f001 f96f 	bl	8010508 <vPortFree>
				vPortFree( pxTCB );
 800f22a:	6878      	ldr	r0, [r7, #4]
 800f22c:	f001 f96c 	bl	8010508 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f230:	e019      	b.n	800f266 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f238:	2b01      	cmp	r3, #1
 800f23a:	d103      	bne.n	800f244 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f23c:	6878      	ldr	r0, [r7, #4]
 800f23e:	f001 f963 	bl	8010508 <vPortFree>
	}
 800f242:	e010      	b.n	800f266 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f24a:	2b02      	cmp	r3, #2
 800f24c:	d00b      	beq.n	800f266 <prvDeleteTCB+0x62>
	__asm volatile
 800f24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f252:	f383 8811 	msr	BASEPRI, r3
 800f256:	f3bf 8f6f 	isb	sy
 800f25a:	f3bf 8f4f 	dsb	sy
 800f25e:	60fb      	str	r3, [r7, #12]
}
 800f260:	bf00      	nop
 800f262:	bf00      	nop
 800f264:	e7fd      	b.n	800f262 <prvDeleteTCB+0x5e>
	}
 800f266:	bf00      	nop
 800f268:	3710      	adds	r7, #16
 800f26a:	46bd      	mov	sp, r7
 800f26c:	bd80      	pop	{r7, pc}
	...

0800f270 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f270:	b480      	push	{r7}
 800f272:	b083      	sub	sp, #12
 800f274:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f276:	4b0c      	ldr	r3, [pc, #48]	@ (800f2a8 <prvResetNextTaskUnblockTime+0x38>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d104      	bne.n	800f28a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f280:	4b0a      	ldr	r3, [pc, #40]	@ (800f2ac <prvResetNextTaskUnblockTime+0x3c>)
 800f282:	f04f 32ff 	mov.w	r2, #4294967295
 800f286:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f288:	e008      	b.n	800f29c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f28a:	4b07      	ldr	r3, [pc, #28]	@ (800f2a8 <prvResetNextTaskUnblockTime+0x38>)
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	68db      	ldr	r3, [r3, #12]
 800f290:	68db      	ldr	r3, [r3, #12]
 800f292:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	685b      	ldr	r3, [r3, #4]
 800f298:	4a04      	ldr	r2, [pc, #16]	@ (800f2ac <prvResetNextTaskUnblockTime+0x3c>)
 800f29a:	6013      	str	r3, [r2, #0]
}
 800f29c:	bf00      	nop
 800f29e:	370c      	adds	r7, #12
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a6:	4770      	bx	lr
 800f2a8:	24005d3c 	.word	0x24005d3c
 800f2ac:	24005da4 	.word	0x24005da4

0800f2b0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b083      	sub	sp, #12
 800f2b4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800f2b6:	4b05      	ldr	r3, [pc, #20]	@ (800f2cc <xTaskGetCurrentTaskHandle+0x1c>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	607b      	str	r3, [r7, #4]

		return xReturn;
 800f2bc:	687b      	ldr	r3, [r7, #4]
	}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	370c      	adds	r7, #12
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c8:	4770      	bx	lr
 800f2ca:	bf00      	nop
 800f2cc:	240058b0 	.word	0x240058b0

0800f2d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f2d0:	b480      	push	{r7}
 800f2d2:	b083      	sub	sp, #12
 800f2d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f2d6:	4b0b      	ldr	r3, [pc, #44]	@ (800f304 <xTaskGetSchedulerState+0x34>)
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d102      	bne.n	800f2e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f2de:	2301      	movs	r3, #1
 800f2e0:	607b      	str	r3, [r7, #4]
 800f2e2:	e008      	b.n	800f2f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f2e4:	4b08      	ldr	r3, [pc, #32]	@ (800f308 <xTaskGetSchedulerState+0x38>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d102      	bne.n	800f2f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f2ec:	2302      	movs	r3, #2
 800f2ee:	607b      	str	r3, [r7, #4]
 800f2f0:	e001      	b.n	800f2f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f2f6:	687b      	ldr	r3, [r7, #4]
	}
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	370c      	adds	r7, #12
 800f2fc:	46bd      	mov	sp, r7
 800f2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f302:	4770      	bx	lr
 800f304:	24005d90 	.word	0x24005d90
 800f308:	24005dac 	.word	0x24005dac

0800f30c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b084      	sub	sp, #16
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f318:	2300      	movs	r3, #0
 800f31a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d051      	beq.n	800f3c6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f322:	68bb      	ldr	r3, [r7, #8]
 800f324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f326:	4b2a      	ldr	r3, [pc, #168]	@ (800f3d0 <xTaskPriorityInherit+0xc4>)
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f32c:	429a      	cmp	r2, r3
 800f32e:	d241      	bcs.n	800f3b4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	699b      	ldr	r3, [r3, #24]
 800f334:	2b00      	cmp	r3, #0
 800f336:	db06      	blt.n	800f346 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f338:	4b25      	ldr	r3, [pc, #148]	@ (800f3d0 <xTaskPriorityInherit+0xc4>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f33e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f342:	68bb      	ldr	r3, [r7, #8]
 800f344:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	6959      	ldr	r1, [r3, #20]
 800f34a:	68bb      	ldr	r3, [r7, #8]
 800f34c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f34e:	4613      	mov	r3, r2
 800f350:	009b      	lsls	r3, r3, #2
 800f352:	4413      	add	r3, r2
 800f354:	009b      	lsls	r3, r3, #2
 800f356:	4a1f      	ldr	r2, [pc, #124]	@ (800f3d4 <xTaskPriorityInherit+0xc8>)
 800f358:	4413      	add	r3, r2
 800f35a:	4299      	cmp	r1, r3
 800f35c:	d122      	bne.n	800f3a4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	3304      	adds	r3, #4
 800f362:	4618      	mov	r0, r3
 800f364:	f7fe f82c 	bl	800d3c0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f368:	4b19      	ldr	r3, [pc, #100]	@ (800f3d0 <xTaskPriorityInherit+0xc4>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f36e:	68bb      	ldr	r3, [r7, #8]
 800f370:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f372:	68bb      	ldr	r3, [r7, #8]
 800f374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f376:	4b18      	ldr	r3, [pc, #96]	@ (800f3d8 <xTaskPriorityInherit+0xcc>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d903      	bls.n	800f386 <xTaskPriorityInherit+0x7a>
 800f37e:	68bb      	ldr	r3, [r7, #8]
 800f380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f382:	4a15      	ldr	r2, [pc, #84]	@ (800f3d8 <xTaskPriorityInherit+0xcc>)
 800f384:	6013      	str	r3, [r2, #0]
 800f386:	68bb      	ldr	r3, [r7, #8]
 800f388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f38a:	4613      	mov	r3, r2
 800f38c:	009b      	lsls	r3, r3, #2
 800f38e:	4413      	add	r3, r2
 800f390:	009b      	lsls	r3, r3, #2
 800f392:	4a10      	ldr	r2, [pc, #64]	@ (800f3d4 <xTaskPriorityInherit+0xc8>)
 800f394:	441a      	add	r2, r3
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	3304      	adds	r3, #4
 800f39a:	4619      	mov	r1, r3
 800f39c:	4610      	mov	r0, r2
 800f39e:	f7fd ffb2 	bl	800d306 <vListInsertEnd>
 800f3a2:	e004      	b.n	800f3ae <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f3a4:	4b0a      	ldr	r3, [pc, #40]	@ (800f3d0 <xTaskPriorityInherit+0xc4>)
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f3ae:	2301      	movs	r3, #1
 800f3b0:	60fb      	str	r3, [r7, #12]
 800f3b2:	e008      	b.n	800f3c6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f3b8:	4b05      	ldr	r3, [pc, #20]	@ (800f3d0 <xTaskPriorityInherit+0xc4>)
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d201      	bcs.n	800f3c6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
	}
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	3710      	adds	r7, #16
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}
 800f3d0:	240058b0 	.word	0x240058b0
 800f3d4:	240058b4 	.word	0x240058b4
 800f3d8:	24005d8c 	.word	0x24005d8c

0800f3dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b086      	sub	sp, #24
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d058      	beq.n	800f4a4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f3f2:	4b2f      	ldr	r3, [pc, #188]	@ (800f4b0 <xTaskPriorityDisinherit+0xd4>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	693a      	ldr	r2, [r7, #16]
 800f3f8:	429a      	cmp	r2, r3
 800f3fa:	d00b      	beq.n	800f414 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800f3fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f400:	f383 8811 	msr	BASEPRI, r3
 800f404:	f3bf 8f6f 	isb	sy
 800f408:	f3bf 8f4f 	dsb	sy
 800f40c:	60fb      	str	r3, [r7, #12]
}
 800f40e:	bf00      	nop
 800f410:	bf00      	nop
 800f412:	e7fd      	b.n	800f410 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d10b      	bne.n	800f434 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800f41c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f420:	f383 8811 	msr	BASEPRI, r3
 800f424:	f3bf 8f6f 	isb	sy
 800f428:	f3bf 8f4f 	dsb	sy
 800f42c:	60bb      	str	r3, [r7, #8]
}
 800f42e:	bf00      	nop
 800f430:	bf00      	nop
 800f432:	e7fd      	b.n	800f430 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800f434:	693b      	ldr	r3, [r7, #16]
 800f436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f438:	1e5a      	subs	r2, r3, #1
 800f43a:	693b      	ldr	r3, [r7, #16]
 800f43c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f43e:	693b      	ldr	r3, [r7, #16]
 800f440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f442:	693b      	ldr	r3, [r7, #16]
 800f444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f446:	429a      	cmp	r2, r3
 800f448:	d02c      	beq.n	800f4a4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f44a:	693b      	ldr	r3, [r7, #16]
 800f44c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d128      	bne.n	800f4a4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f452:	693b      	ldr	r3, [r7, #16]
 800f454:	3304      	adds	r3, #4
 800f456:	4618      	mov	r0, r3
 800f458:	f7fd ffb2 	bl	800d3c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f45c:	693b      	ldr	r3, [r7, #16]
 800f45e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f460:	693b      	ldr	r3, [r7, #16]
 800f462:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f468:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f46c:	693b      	ldr	r3, [r7, #16]
 800f46e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f474:	4b0f      	ldr	r3, [pc, #60]	@ (800f4b4 <xTaskPriorityDisinherit+0xd8>)
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	429a      	cmp	r2, r3
 800f47a:	d903      	bls.n	800f484 <xTaskPriorityDisinherit+0xa8>
 800f47c:	693b      	ldr	r3, [r7, #16]
 800f47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f480:	4a0c      	ldr	r2, [pc, #48]	@ (800f4b4 <xTaskPriorityDisinherit+0xd8>)
 800f482:	6013      	str	r3, [r2, #0]
 800f484:	693b      	ldr	r3, [r7, #16]
 800f486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f488:	4613      	mov	r3, r2
 800f48a:	009b      	lsls	r3, r3, #2
 800f48c:	4413      	add	r3, r2
 800f48e:	009b      	lsls	r3, r3, #2
 800f490:	4a09      	ldr	r2, [pc, #36]	@ (800f4b8 <xTaskPriorityDisinherit+0xdc>)
 800f492:	441a      	add	r2, r3
 800f494:	693b      	ldr	r3, [r7, #16]
 800f496:	3304      	adds	r3, #4
 800f498:	4619      	mov	r1, r3
 800f49a:	4610      	mov	r0, r2
 800f49c:	f7fd ff33 	bl	800d306 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f4a0:	2301      	movs	r3, #1
 800f4a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f4a4:	697b      	ldr	r3, [r7, #20]
	}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	3718      	adds	r7, #24
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	bd80      	pop	{r7, pc}
 800f4ae:	bf00      	nop
 800f4b0:	240058b0 	.word	0x240058b0
 800f4b4:	24005d8c 	.word	0x24005d8c
 800f4b8:	240058b4 	.word	0x240058b4

0800f4bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b088      	sub	sp, #32
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
 800f4c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d06c      	beq.n	800f5ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f4d4:	69bb      	ldr	r3, [r7, #24]
 800f4d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d10b      	bne.n	800f4f4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f4dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4e0:	f383 8811 	msr	BASEPRI, r3
 800f4e4:	f3bf 8f6f 	isb	sy
 800f4e8:	f3bf 8f4f 	dsb	sy
 800f4ec:	60fb      	str	r3, [r7, #12]
}
 800f4ee:	bf00      	nop
 800f4f0:	bf00      	nop
 800f4f2:	e7fd      	b.n	800f4f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f4f4:	69bb      	ldr	r3, [r7, #24]
 800f4f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4f8:	683a      	ldr	r2, [r7, #0]
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	d902      	bls.n	800f504 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	61fb      	str	r3, [r7, #28]
 800f502:	e002      	b.n	800f50a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f504:	69bb      	ldr	r3, [r7, #24]
 800f506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f508:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f50a:	69bb      	ldr	r3, [r7, #24]
 800f50c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f50e:	69fa      	ldr	r2, [r7, #28]
 800f510:	429a      	cmp	r2, r3
 800f512:	d04c      	beq.n	800f5ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f514:	69bb      	ldr	r3, [r7, #24]
 800f516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f518:	697a      	ldr	r2, [r7, #20]
 800f51a:	429a      	cmp	r2, r3
 800f51c:	d147      	bne.n	800f5ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f51e:	4b26      	ldr	r3, [pc, #152]	@ (800f5b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	69ba      	ldr	r2, [r7, #24]
 800f524:	429a      	cmp	r2, r3
 800f526:	d10b      	bne.n	800f540 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f52c:	f383 8811 	msr	BASEPRI, r3
 800f530:	f3bf 8f6f 	isb	sy
 800f534:	f3bf 8f4f 	dsb	sy
 800f538:	60bb      	str	r3, [r7, #8]
}
 800f53a:	bf00      	nop
 800f53c:	bf00      	nop
 800f53e:	e7fd      	b.n	800f53c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f540:	69bb      	ldr	r3, [r7, #24]
 800f542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f544:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f546:	69bb      	ldr	r3, [r7, #24]
 800f548:	69fa      	ldr	r2, [r7, #28]
 800f54a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f54c:	69bb      	ldr	r3, [r7, #24]
 800f54e:	699b      	ldr	r3, [r3, #24]
 800f550:	2b00      	cmp	r3, #0
 800f552:	db04      	blt.n	800f55e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f554:	69fb      	ldr	r3, [r7, #28]
 800f556:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f55a:	69bb      	ldr	r3, [r7, #24]
 800f55c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f55e:	69bb      	ldr	r3, [r7, #24]
 800f560:	6959      	ldr	r1, [r3, #20]
 800f562:	693a      	ldr	r2, [r7, #16]
 800f564:	4613      	mov	r3, r2
 800f566:	009b      	lsls	r3, r3, #2
 800f568:	4413      	add	r3, r2
 800f56a:	009b      	lsls	r3, r3, #2
 800f56c:	4a13      	ldr	r2, [pc, #76]	@ (800f5bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f56e:	4413      	add	r3, r2
 800f570:	4299      	cmp	r1, r3
 800f572:	d11c      	bne.n	800f5ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f574:	69bb      	ldr	r3, [r7, #24]
 800f576:	3304      	adds	r3, #4
 800f578:	4618      	mov	r0, r3
 800f57a:	f7fd ff21 	bl	800d3c0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f57e:	69bb      	ldr	r3, [r7, #24]
 800f580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f582:	4b0f      	ldr	r3, [pc, #60]	@ (800f5c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	429a      	cmp	r2, r3
 800f588:	d903      	bls.n	800f592 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f58a:	69bb      	ldr	r3, [r7, #24]
 800f58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f58e:	4a0c      	ldr	r2, [pc, #48]	@ (800f5c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f590:	6013      	str	r3, [r2, #0]
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f596:	4613      	mov	r3, r2
 800f598:	009b      	lsls	r3, r3, #2
 800f59a:	4413      	add	r3, r2
 800f59c:	009b      	lsls	r3, r3, #2
 800f59e:	4a07      	ldr	r2, [pc, #28]	@ (800f5bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f5a0:	441a      	add	r2, r3
 800f5a2:	69bb      	ldr	r3, [r7, #24]
 800f5a4:	3304      	adds	r3, #4
 800f5a6:	4619      	mov	r1, r3
 800f5a8:	4610      	mov	r0, r2
 800f5aa:	f7fd feac 	bl	800d306 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f5ae:	bf00      	nop
 800f5b0:	3720      	adds	r7, #32
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}
 800f5b6:	bf00      	nop
 800f5b8:	240058b0 	.word	0x240058b0
 800f5bc:	240058b4 	.word	0x240058b4
 800f5c0:	24005d8c 	.word	0x24005d8c

0800f5c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f5c4:	b480      	push	{r7}
 800f5c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f5c8:	4b07      	ldr	r3, [pc, #28]	@ (800f5e8 <pvTaskIncrementMutexHeldCount+0x24>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d004      	beq.n	800f5da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f5d0:	4b05      	ldr	r3, [pc, #20]	@ (800f5e8 <pvTaskIncrementMutexHeldCount+0x24>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f5d6:	3201      	adds	r2, #1
 800f5d8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f5da:	4b03      	ldr	r3, [pc, #12]	@ (800f5e8 <pvTaskIncrementMutexHeldCount+0x24>)
 800f5dc:	681b      	ldr	r3, [r3, #0]
	}
 800f5de:	4618      	mov	r0, r3
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e6:	4770      	bx	lr
 800f5e8:	240058b0 	.word	0x240058b0

0800f5ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f5f6:	4b21      	ldr	r3, [pc, #132]	@ (800f67c <prvAddCurrentTaskToDelayedList+0x90>)
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f5fc:	4b20      	ldr	r3, [pc, #128]	@ (800f680 <prvAddCurrentTaskToDelayedList+0x94>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	3304      	adds	r3, #4
 800f602:	4618      	mov	r0, r3
 800f604:	f7fd fedc 	bl	800d3c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f60e:	d10a      	bne.n	800f626 <prvAddCurrentTaskToDelayedList+0x3a>
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d007      	beq.n	800f626 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f616:	4b1a      	ldr	r3, [pc, #104]	@ (800f680 <prvAddCurrentTaskToDelayedList+0x94>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	3304      	adds	r3, #4
 800f61c:	4619      	mov	r1, r3
 800f61e:	4819      	ldr	r0, [pc, #100]	@ (800f684 <prvAddCurrentTaskToDelayedList+0x98>)
 800f620:	f7fd fe71 	bl	800d306 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f624:	e026      	b.n	800f674 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f626:	68fa      	ldr	r2, [r7, #12]
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	4413      	add	r3, r2
 800f62c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f62e:	4b14      	ldr	r3, [pc, #80]	@ (800f680 <prvAddCurrentTaskToDelayedList+0x94>)
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	68ba      	ldr	r2, [r7, #8]
 800f634:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f636:	68ba      	ldr	r2, [r7, #8]
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	429a      	cmp	r2, r3
 800f63c:	d209      	bcs.n	800f652 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f63e:	4b12      	ldr	r3, [pc, #72]	@ (800f688 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f640:	681a      	ldr	r2, [r3, #0]
 800f642:	4b0f      	ldr	r3, [pc, #60]	@ (800f680 <prvAddCurrentTaskToDelayedList+0x94>)
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	3304      	adds	r3, #4
 800f648:	4619      	mov	r1, r3
 800f64a:	4610      	mov	r0, r2
 800f64c:	f7fd fe7f 	bl	800d34e <vListInsert>
}
 800f650:	e010      	b.n	800f674 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f652:	4b0e      	ldr	r3, [pc, #56]	@ (800f68c <prvAddCurrentTaskToDelayedList+0xa0>)
 800f654:	681a      	ldr	r2, [r3, #0]
 800f656:	4b0a      	ldr	r3, [pc, #40]	@ (800f680 <prvAddCurrentTaskToDelayedList+0x94>)
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	3304      	adds	r3, #4
 800f65c:	4619      	mov	r1, r3
 800f65e:	4610      	mov	r0, r2
 800f660:	f7fd fe75 	bl	800d34e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f664:	4b0a      	ldr	r3, [pc, #40]	@ (800f690 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	68ba      	ldr	r2, [r7, #8]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d202      	bcs.n	800f674 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f66e:	4a08      	ldr	r2, [pc, #32]	@ (800f690 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	6013      	str	r3, [r2, #0]
}
 800f674:	bf00      	nop
 800f676:	3710      	adds	r7, #16
 800f678:	46bd      	mov	sp, r7
 800f67a:	bd80      	pop	{r7, pc}
 800f67c:	24005d88 	.word	0x24005d88
 800f680:	240058b0 	.word	0x240058b0
 800f684:	24005d70 	.word	0x24005d70
 800f688:	24005d40 	.word	0x24005d40
 800f68c:	24005d3c 	.word	0x24005d3c
 800f690:	24005da4 	.word	0x24005da4

0800f694 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b08a      	sub	sp, #40	@ 0x28
 800f698:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f69a:	2300      	movs	r3, #0
 800f69c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f69e:	f000 fbb1 	bl	800fe04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f6a2:	4b1d      	ldr	r3, [pc, #116]	@ (800f718 <xTimerCreateTimerTask+0x84>)
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d021      	beq.n	800f6ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f6b2:	1d3a      	adds	r2, r7, #4
 800f6b4:	f107 0108 	add.w	r1, r7, #8
 800f6b8:	f107 030c 	add.w	r3, r7, #12
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f7fd fddb 	bl	800d278 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f6c2:	6879      	ldr	r1, [r7, #4]
 800f6c4:	68bb      	ldr	r3, [r7, #8]
 800f6c6:	68fa      	ldr	r2, [r7, #12]
 800f6c8:	9202      	str	r2, [sp, #8]
 800f6ca:	9301      	str	r3, [sp, #4]
 800f6cc:	2302      	movs	r3, #2
 800f6ce:	9300      	str	r3, [sp, #0]
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	460a      	mov	r2, r1
 800f6d4:	4911      	ldr	r1, [pc, #68]	@ (800f71c <xTimerCreateTimerTask+0x88>)
 800f6d6:	4812      	ldr	r0, [pc, #72]	@ (800f720 <xTimerCreateTimerTask+0x8c>)
 800f6d8:	f7fe ff80 	bl	800e5dc <xTaskCreateStatic>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	4a11      	ldr	r2, [pc, #68]	@ (800f724 <xTimerCreateTimerTask+0x90>)
 800f6e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f6e2:	4b10      	ldr	r3, [pc, #64]	@ (800f724 <xTimerCreateTimerTask+0x90>)
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d001      	beq.n	800f6ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f6ee:	697b      	ldr	r3, [r7, #20]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d10b      	bne.n	800f70c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f6f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6f8:	f383 8811 	msr	BASEPRI, r3
 800f6fc:	f3bf 8f6f 	isb	sy
 800f700:	f3bf 8f4f 	dsb	sy
 800f704:	613b      	str	r3, [r7, #16]
}
 800f706:	bf00      	nop
 800f708:	bf00      	nop
 800f70a:	e7fd      	b.n	800f708 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f70c:	697b      	ldr	r3, [r7, #20]
}
 800f70e:	4618      	mov	r0, r3
 800f710:	3718      	adds	r7, #24
 800f712:	46bd      	mov	sp, r7
 800f714:	bd80      	pop	{r7, pc}
 800f716:	bf00      	nop
 800f718:	24005de0 	.word	0x24005de0
 800f71c:	0801fa08 	.word	0x0801fa08
 800f720:	0800f99d 	.word	0x0800f99d
 800f724:	24005de4 	.word	0x24005de4

0800f728 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800f728:	b580      	push	{r7, lr}
 800f72a:	b088      	sub	sp, #32
 800f72c:	af02      	add	r7, sp, #8
 800f72e:	60f8      	str	r0, [r7, #12]
 800f730:	60b9      	str	r1, [r7, #8]
 800f732:	607a      	str	r2, [r7, #4]
 800f734:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800f736:	202c      	movs	r0, #44	@ 0x2c
 800f738:	f000 fe18 	bl	801036c <pvPortMalloc>
 800f73c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d00d      	beq.n	800f760 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	2200      	movs	r2, #0
 800f748:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800f74c:	697b      	ldr	r3, [r7, #20]
 800f74e:	9301      	str	r3, [sp, #4]
 800f750:	6a3b      	ldr	r3, [r7, #32]
 800f752:	9300      	str	r3, [sp, #0]
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	687a      	ldr	r2, [r7, #4]
 800f758:	68b9      	ldr	r1, [r7, #8]
 800f75a:	68f8      	ldr	r0, [r7, #12]
 800f75c:	f000 f845 	bl	800f7ea <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800f760:	697b      	ldr	r3, [r7, #20]
	}
 800f762:	4618      	mov	r0, r3
 800f764:	3718      	adds	r7, #24
 800f766:	46bd      	mov	sp, r7
 800f768:	bd80      	pop	{r7, pc}

0800f76a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800f76a:	b580      	push	{r7, lr}
 800f76c:	b08a      	sub	sp, #40	@ 0x28
 800f76e:	af02      	add	r7, sp, #8
 800f770:	60f8      	str	r0, [r7, #12]
 800f772:	60b9      	str	r1, [r7, #8]
 800f774:	607a      	str	r2, [r7, #4]
 800f776:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800f778:	232c      	movs	r3, #44	@ 0x2c
 800f77a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800f77c:	693b      	ldr	r3, [r7, #16]
 800f77e:	2b2c      	cmp	r3, #44	@ 0x2c
 800f780:	d00b      	beq.n	800f79a <xTimerCreateStatic+0x30>
	__asm volatile
 800f782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f786:	f383 8811 	msr	BASEPRI, r3
 800f78a:	f3bf 8f6f 	isb	sy
 800f78e:	f3bf 8f4f 	dsb	sy
 800f792:	61bb      	str	r3, [r7, #24]
}
 800f794:	bf00      	nop
 800f796:	bf00      	nop
 800f798:	e7fd      	b.n	800f796 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f79a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800f79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d10b      	bne.n	800f7ba <xTimerCreateStatic+0x50>
	__asm volatile
 800f7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7a6:	f383 8811 	msr	BASEPRI, r3
 800f7aa:	f3bf 8f6f 	isb	sy
 800f7ae:	f3bf 8f4f 	dsb	sy
 800f7b2:	617b      	str	r3, [r7, #20]
}
 800f7b4:	bf00      	nop
 800f7b6:	bf00      	nop
 800f7b8:	e7fd      	b.n	800f7b6 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800f7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7bc:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800f7be:	69fb      	ldr	r3, [r7, #28]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d00d      	beq.n	800f7e0 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800f7c4:	69fb      	ldr	r3, [r7, #28]
 800f7c6:	2202      	movs	r2, #2
 800f7c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800f7cc:	69fb      	ldr	r3, [r7, #28]
 800f7ce:	9301      	str	r3, [sp, #4]
 800f7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d2:	9300      	str	r3, [sp, #0]
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	687a      	ldr	r2, [r7, #4]
 800f7d8:	68b9      	ldr	r1, [r7, #8]
 800f7da:	68f8      	ldr	r0, [r7, #12]
 800f7dc:	f000 f805 	bl	800f7ea <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800f7e0:	69fb      	ldr	r3, [r7, #28]
	}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3720      	adds	r7, #32
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}

0800f7ea <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800f7ea:	b580      	push	{r7, lr}
 800f7ec:	b086      	sub	sp, #24
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	60f8      	str	r0, [r7, #12]
 800f7f2:	60b9      	str	r1, [r7, #8]
 800f7f4:	607a      	str	r2, [r7, #4]
 800f7f6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d10b      	bne.n	800f816 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800f7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f802:	f383 8811 	msr	BASEPRI, r3
 800f806:	f3bf 8f6f 	isb	sy
 800f80a:	f3bf 8f4f 	dsb	sy
 800f80e:	617b      	str	r3, [r7, #20]
}
 800f810:	bf00      	nop
 800f812:	bf00      	nop
 800f814:	e7fd      	b.n	800f812 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800f816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d01e      	beq.n	800f85a <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800f81c:	f000 faf2 	bl	800fe04 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800f820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f822:	68fa      	ldr	r2, [r7, #12]
 800f824:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800f826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f828:	68ba      	ldr	r2, [r7, #8]
 800f82a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800f82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f82e:	683a      	ldr	r2, [r7, #0]
 800f830:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800f832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f834:	6a3a      	ldr	r2, [r7, #32]
 800f836:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800f838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f83a:	3304      	adds	r3, #4
 800f83c:	4618      	mov	r0, r3
 800f83e:	f7fd fd55 	bl	800d2ec <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d008      	beq.n	800f85a <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800f848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f84a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f84e:	f043 0304 	orr.w	r3, r3, #4
 800f852:	b2da      	uxtb	r2, r3
 800f854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f856:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800f85a:	bf00      	nop
 800f85c:	3718      	adds	r7, #24
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}
	...

0800f864 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b08a      	sub	sp, #40	@ 0x28
 800f868:	af00      	add	r7, sp, #0
 800f86a:	60f8      	str	r0, [r7, #12]
 800f86c:	60b9      	str	r1, [r7, #8]
 800f86e:	607a      	str	r2, [r7, #4]
 800f870:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f872:	2300      	movs	r3, #0
 800f874:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d10b      	bne.n	800f894 <xTimerGenericCommand+0x30>
	__asm volatile
 800f87c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f880:	f383 8811 	msr	BASEPRI, r3
 800f884:	f3bf 8f6f 	isb	sy
 800f888:	f3bf 8f4f 	dsb	sy
 800f88c:	623b      	str	r3, [r7, #32]
}
 800f88e:	bf00      	nop
 800f890:	bf00      	nop
 800f892:	e7fd      	b.n	800f890 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f894:	4b19      	ldr	r3, [pc, #100]	@ (800f8fc <xTimerGenericCommand+0x98>)
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d02a      	beq.n	800f8f2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f89c:	68bb      	ldr	r3, [r7, #8]
 800f89e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	2b05      	cmp	r3, #5
 800f8ac:	dc18      	bgt.n	800f8e0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f8ae:	f7ff fd0f 	bl	800f2d0 <xTaskGetSchedulerState>
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	2b02      	cmp	r3, #2
 800f8b6:	d109      	bne.n	800f8cc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f8b8:	4b10      	ldr	r3, [pc, #64]	@ (800f8fc <xTimerGenericCommand+0x98>)
 800f8ba:	6818      	ldr	r0, [r3, #0]
 800f8bc:	f107 0110 	add.w	r1, r7, #16
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8c4:	f7fe f812 	bl	800d8ec <xQueueGenericSend>
 800f8c8:	6278      	str	r0, [r7, #36]	@ 0x24
 800f8ca:	e012      	b.n	800f8f2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f8cc:	4b0b      	ldr	r3, [pc, #44]	@ (800f8fc <xTimerGenericCommand+0x98>)
 800f8ce:	6818      	ldr	r0, [r3, #0]
 800f8d0:	f107 0110 	add.w	r1, r7, #16
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	f7fe f808 	bl	800d8ec <xQueueGenericSend>
 800f8dc:	6278      	str	r0, [r7, #36]	@ 0x24
 800f8de:	e008      	b.n	800f8f2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f8e0:	4b06      	ldr	r3, [pc, #24]	@ (800f8fc <xTimerGenericCommand+0x98>)
 800f8e2:	6818      	ldr	r0, [r3, #0]
 800f8e4:	f107 0110 	add.w	r1, r7, #16
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	683a      	ldr	r2, [r7, #0]
 800f8ec:	f7fe f900 	bl	800daf0 <xQueueGenericSendFromISR>
 800f8f0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	3728      	adds	r7, #40	@ 0x28
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	bd80      	pop	{r7, pc}
 800f8fc:	24005de0 	.word	0x24005de0

0800f900 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b088      	sub	sp, #32
 800f904:	af02      	add	r7, sp, #8
 800f906:	6078      	str	r0, [r7, #4]
 800f908:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f90a:	4b23      	ldr	r3, [pc, #140]	@ (800f998 <prvProcessExpiredTimer+0x98>)
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	68db      	ldr	r3, [r3, #12]
 800f910:	68db      	ldr	r3, [r3, #12]
 800f912:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f914:	697b      	ldr	r3, [r7, #20]
 800f916:	3304      	adds	r3, #4
 800f918:	4618      	mov	r0, r3
 800f91a:	f7fd fd51 	bl	800d3c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f924:	f003 0304 	and.w	r3, r3, #4
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d023      	beq.n	800f974 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f92c:	697b      	ldr	r3, [r7, #20]
 800f92e:	699a      	ldr	r2, [r3, #24]
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	18d1      	adds	r1, r2, r3
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	683a      	ldr	r2, [r7, #0]
 800f938:	6978      	ldr	r0, [r7, #20]
 800f93a:	f000 f8d5 	bl	800fae8 <prvInsertTimerInActiveList>
 800f93e:	4603      	mov	r3, r0
 800f940:	2b00      	cmp	r3, #0
 800f942:	d020      	beq.n	800f986 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f944:	2300      	movs	r3, #0
 800f946:	9300      	str	r3, [sp, #0]
 800f948:	2300      	movs	r3, #0
 800f94a:	687a      	ldr	r2, [r7, #4]
 800f94c:	2100      	movs	r1, #0
 800f94e:	6978      	ldr	r0, [r7, #20]
 800f950:	f7ff ff88 	bl	800f864 <xTimerGenericCommand>
 800f954:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d114      	bne.n	800f986 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f95c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f960:	f383 8811 	msr	BASEPRI, r3
 800f964:	f3bf 8f6f 	isb	sy
 800f968:	f3bf 8f4f 	dsb	sy
 800f96c:	60fb      	str	r3, [r7, #12]
}
 800f96e:	bf00      	nop
 800f970:	bf00      	nop
 800f972:	e7fd      	b.n	800f970 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f974:	697b      	ldr	r3, [r7, #20]
 800f976:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f97a:	f023 0301 	bic.w	r3, r3, #1
 800f97e:	b2da      	uxtb	r2, r3
 800f980:	697b      	ldr	r3, [r7, #20]
 800f982:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f986:	697b      	ldr	r3, [r7, #20]
 800f988:	6a1b      	ldr	r3, [r3, #32]
 800f98a:	6978      	ldr	r0, [r7, #20]
 800f98c:	4798      	blx	r3
}
 800f98e:	bf00      	nop
 800f990:	3718      	adds	r7, #24
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}
 800f996:	bf00      	nop
 800f998:	24005dd8 	.word	0x24005dd8

0800f99c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f99c:	b580      	push	{r7, lr}
 800f99e:	b084      	sub	sp, #16
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f9a4:	f107 0308 	add.w	r3, r7, #8
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f000 f859 	bl	800fa60 <prvGetNextExpireTime>
 800f9ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f9b0:	68bb      	ldr	r3, [r7, #8]
 800f9b2:	4619      	mov	r1, r3
 800f9b4:	68f8      	ldr	r0, [r7, #12]
 800f9b6:	f000 f805 	bl	800f9c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f9ba:	f000 f8d7 	bl	800fb6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f9be:	bf00      	nop
 800f9c0:	e7f0      	b.n	800f9a4 <prvTimerTask+0x8>
	...

0800f9c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b084      	sub	sp, #16
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f9ce:	f7ff f869 	bl	800eaa4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f9d2:	f107 0308 	add.w	r3, r7, #8
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	f000 f866 	bl	800faa8 <prvSampleTimeNow>
 800f9dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f9de:	68bb      	ldr	r3, [r7, #8]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d130      	bne.n	800fa46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d10a      	bne.n	800fa00 <prvProcessTimerOrBlockTask+0x3c>
 800f9ea:	687a      	ldr	r2, [r7, #4]
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	429a      	cmp	r2, r3
 800f9f0:	d806      	bhi.n	800fa00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f9f2:	f7ff f865 	bl	800eac0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f9f6:	68f9      	ldr	r1, [r7, #12]
 800f9f8:	6878      	ldr	r0, [r7, #4]
 800f9fa:	f7ff ff81 	bl	800f900 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f9fe:	e024      	b.n	800fa4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d008      	beq.n	800fa18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fa06:	4b13      	ldr	r3, [pc, #76]	@ (800fa54 <prvProcessTimerOrBlockTask+0x90>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d101      	bne.n	800fa14 <prvProcessTimerOrBlockTask+0x50>
 800fa10:	2301      	movs	r3, #1
 800fa12:	e000      	b.n	800fa16 <prvProcessTimerOrBlockTask+0x52>
 800fa14:	2300      	movs	r3, #0
 800fa16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fa18:	4b0f      	ldr	r3, [pc, #60]	@ (800fa58 <prvProcessTimerOrBlockTask+0x94>)
 800fa1a:	6818      	ldr	r0, [r3, #0]
 800fa1c:	687a      	ldr	r2, [r7, #4]
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	1ad3      	subs	r3, r2, r3
 800fa22:	683a      	ldr	r2, [r7, #0]
 800fa24:	4619      	mov	r1, r3
 800fa26:	f7fe fda5 	bl	800e574 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fa2a:	f7ff f849 	bl	800eac0 <xTaskResumeAll>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d10a      	bne.n	800fa4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fa34:	4b09      	ldr	r3, [pc, #36]	@ (800fa5c <prvProcessTimerOrBlockTask+0x98>)
 800fa36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa3a:	601a      	str	r2, [r3, #0]
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	f3bf 8f6f 	isb	sy
}
 800fa44:	e001      	b.n	800fa4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fa46:	f7ff f83b 	bl	800eac0 <xTaskResumeAll>
}
 800fa4a:	bf00      	nop
 800fa4c:	3710      	adds	r7, #16
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	24005ddc 	.word	0x24005ddc
 800fa58:	24005de0 	.word	0x24005de0
 800fa5c:	e000ed04 	.word	0xe000ed04

0800fa60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fa60:	b480      	push	{r7}
 800fa62:	b085      	sub	sp, #20
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fa68:	4b0e      	ldr	r3, [pc, #56]	@ (800faa4 <prvGetNextExpireTime+0x44>)
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d101      	bne.n	800fa76 <prvGetNextExpireTime+0x16>
 800fa72:	2201      	movs	r2, #1
 800fa74:	e000      	b.n	800fa78 <prvGetNextExpireTime+0x18>
 800fa76:	2200      	movs	r2, #0
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d105      	bne.n	800fa90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fa84:	4b07      	ldr	r3, [pc, #28]	@ (800faa4 <prvGetNextExpireTime+0x44>)
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	68db      	ldr	r3, [r3, #12]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	60fb      	str	r3, [r7, #12]
 800fa8e:	e001      	b.n	800fa94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fa90:	2300      	movs	r3, #0
 800fa92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fa94:	68fb      	ldr	r3, [r7, #12]
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3714      	adds	r7, #20
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa0:	4770      	bx	lr
 800faa2:	bf00      	nop
 800faa4:	24005dd8 	.word	0x24005dd8

0800faa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b084      	sub	sp, #16
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fab0:	f7ff f8a4 	bl	800ebfc <xTaskGetTickCount>
 800fab4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fab6:	4b0b      	ldr	r3, [pc, #44]	@ (800fae4 <prvSampleTimeNow+0x3c>)
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	68fa      	ldr	r2, [r7, #12]
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d205      	bcs.n	800facc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fac0:	f000 f93a 	bl	800fd38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2201      	movs	r2, #1
 800fac8:	601a      	str	r2, [r3, #0]
 800faca:	e002      	b.n	800fad2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	2200      	movs	r2, #0
 800fad0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fad2:	4a04      	ldr	r2, [pc, #16]	@ (800fae4 <prvSampleTimeNow+0x3c>)
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fad8:	68fb      	ldr	r3, [r7, #12]
}
 800fada:	4618      	mov	r0, r3
 800fadc:	3710      	adds	r7, #16
 800fade:	46bd      	mov	sp, r7
 800fae0:	bd80      	pop	{r7, pc}
 800fae2:	bf00      	nop
 800fae4:	24005de8 	.word	0x24005de8

0800fae8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b086      	sub	sp, #24
 800faec:	af00      	add	r7, sp, #0
 800faee:	60f8      	str	r0, [r7, #12]
 800faf0:	60b9      	str	r1, [r7, #8]
 800faf2:	607a      	str	r2, [r7, #4]
 800faf4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800faf6:	2300      	movs	r3, #0
 800faf8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	68ba      	ldr	r2, [r7, #8]
 800fafe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	68fa      	ldr	r2, [r7, #12]
 800fb04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fb06:	68ba      	ldr	r2, [r7, #8]
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	d812      	bhi.n	800fb34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fb0e:	687a      	ldr	r2, [r7, #4]
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	1ad2      	subs	r2, r2, r3
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	699b      	ldr	r3, [r3, #24]
 800fb18:	429a      	cmp	r2, r3
 800fb1a:	d302      	bcc.n	800fb22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fb1c:	2301      	movs	r3, #1
 800fb1e:	617b      	str	r3, [r7, #20]
 800fb20:	e01b      	b.n	800fb5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fb22:	4b10      	ldr	r3, [pc, #64]	@ (800fb64 <prvInsertTimerInActiveList+0x7c>)
 800fb24:	681a      	ldr	r2, [r3, #0]
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	3304      	adds	r3, #4
 800fb2a:	4619      	mov	r1, r3
 800fb2c:	4610      	mov	r0, r2
 800fb2e:	f7fd fc0e 	bl	800d34e <vListInsert>
 800fb32:	e012      	b.n	800fb5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fb34:	687a      	ldr	r2, [r7, #4]
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	429a      	cmp	r2, r3
 800fb3a:	d206      	bcs.n	800fb4a <prvInsertTimerInActiveList+0x62>
 800fb3c:	68ba      	ldr	r2, [r7, #8]
 800fb3e:	683b      	ldr	r3, [r7, #0]
 800fb40:	429a      	cmp	r2, r3
 800fb42:	d302      	bcc.n	800fb4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fb44:	2301      	movs	r3, #1
 800fb46:	617b      	str	r3, [r7, #20]
 800fb48:	e007      	b.n	800fb5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fb4a:	4b07      	ldr	r3, [pc, #28]	@ (800fb68 <prvInsertTimerInActiveList+0x80>)
 800fb4c:	681a      	ldr	r2, [r3, #0]
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	3304      	adds	r3, #4
 800fb52:	4619      	mov	r1, r3
 800fb54:	4610      	mov	r0, r2
 800fb56:	f7fd fbfa 	bl	800d34e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fb5a:	697b      	ldr	r3, [r7, #20]
}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	3718      	adds	r7, #24
 800fb60:	46bd      	mov	sp, r7
 800fb62:	bd80      	pop	{r7, pc}
 800fb64:	24005ddc 	.word	0x24005ddc
 800fb68:	24005dd8 	.word	0x24005dd8

0800fb6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b08e      	sub	sp, #56	@ 0x38
 800fb70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fb72:	e0ce      	b.n	800fd12 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	da19      	bge.n	800fbae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fb7a:	1d3b      	adds	r3, r7, #4
 800fb7c:	3304      	adds	r3, #4
 800fb7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fb80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d10b      	bne.n	800fb9e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800fb86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb8a:	f383 8811 	msr	BASEPRI, r3
 800fb8e:	f3bf 8f6f 	isb	sy
 800fb92:	f3bf 8f4f 	dsb	sy
 800fb96:	61fb      	str	r3, [r7, #28]
}
 800fb98:	bf00      	nop
 800fb9a:	bf00      	nop
 800fb9c:	e7fd      	b.n	800fb9a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fb9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fba4:	6850      	ldr	r0, [r2, #4]
 800fba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fba8:	6892      	ldr	r2, [r2, #8]
 800fbaa:	4611      	mov	r1, r2
 800fbac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	f2c0 80ae 	blt.w	800fd12 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbbc:	695b      	ldr	r3, [r3, #20]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d004      	beq.n	800fbcc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fbc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbc4:	3304      	adds	r3, #4
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	f7fd fbfa 	bl	800d3c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fbcc:	463b      	mov	r3, r7
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7ff ff6a 	bl	800faa8 <prvSampleTimeNow>
 800fbd4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2b09      	cmp	r3, #9
 800fbda:	f200 8097 	bhi.w	800fd0c <prvProcessReceivedCommands+0x1a0>
 800fbde:	a201      	add	r2, pc, #4	@ (adr r2, 800fbe4 <prvProcessReceivedCommands+0x78>)
 800fbe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbe4:	0800fc0d 	.word	0x0800fc0d
 800fbe8:	0800fc0d 	.word	0x0800fc0d
 800fbec:	0800fc0d 	.word	0x0800fc0d
 800fbf0:	0800fc83 	.word	0x0800fc83
 800fbf4:	0800fc97 	.word	0x0800fc97
 800fbf8:	0800fce3 	.word	0x0800fce3
 800fbfc:	0800fc0d 	.word	0x0800fc0d
 800fc00:	0800fc0d 	.word	0x0800fc0d
 800fc04:	0800fc83 	.word	0x0800fc83
 800fc08:	0800fc97 	.word	0x0800fc97
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fc0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc12:	f043 0301 	orr.w	r3, r3, #1
 800fc16:	b2da      	uxtb	r2, r3
 800fc18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fc1e:	68ba      	ldr	r2, [r7, #8]
 800fc20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc22:	699b      	ldr	r3, [r3, #24]
 800fc24:	18d1      	adds	r1, r2, r3
 800fc26:	68bb      	ldr	r3, [r7, #8]
 800fc28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc2c:	f7ff ff5c 	bl	800fae8 <prvInsertTimerInActiveList>
 800fc30:	4603      	mov	r3, r0
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d06c      	beq.n	800fd10 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fc36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc38:	6a1b      	ldr	r3, [r3, #32]
 800fc3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc3c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc44:	f003 0304 	and.w	r3, r3, #4
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d061      	beq.n	800fd10 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fc4c:	68ba      	ldr	r2, [r7, #8]
 800fc4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc50:	699b      	ldr	r3, [r3, #24]
 800fc52:	441a      	add	r2, r3
 800fc54:	2300      	movs	r3, #0
 800fc56:	9300      	str	r3, [sp, #0]
 800fc58:	2300      	movs	r3, #0
 800fc5a:	2100      	movs	r1, #0
 800fc5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc5e:	f7ff fe01 	bl	800f864 <xTimerGenericCommand>
 800fc62:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fc64:	6a3b      	ldr	r3, [r7, #32]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d152      	bne.n	800fd10 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800fc6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc6e:	f383 8811 	msr	BASEPRI, r3
 800fc72:	f3bf 8f6f 	isb	sy
 800fc76:	f3bf 8f4f 	dsb	sy
 800fc7a:	61bb      	str	r3, [r7, #24]
}
 800fc7c:	bf00      	nop
 800fc7e:	bf00      	nop
 800fc80:	e7fd      	b.n	800fc7e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc88:	f023 0301 	bic.w	r3, r3, #1
 800fc8c:	b2da      	uxtb	r2, r3
 800fc8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800fc94:	e03d      	b.n	800fd12 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fc96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc9c:	f043 0301 	orr.w	r3, r3, #1
 800fca0:	b2da      	uxtb	r2, r3
 800fca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fca4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fca8:	68ba      	ldr	r2, [r7, #8]
 800fcaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcb0:	699b      	ldr	r3, [r3, #24]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d10b      	bne.n	800fcce <prvProcessReceivedCommands+0x162>
	__asm volatile
 800fcb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcba:	f383 8811 	msr	BASEPRI, r3
 800fcbe:	f3bf 8f6f 	isb	sy
 800fcc2:	f3bf 8f4f 	dsb	sy
 800fcc6:	617b      	str	r3, [r7, #20]
}
 800fcc8:	bf00      	nop
 800fcca:	bf00      	nop
 800fccc:	e7fd      	b.n	800fcca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fcce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcd0:	699a      	ldr	r2, [r3, #24]
 800fcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcd4:	18d1      	adds	r1, r2, r3
 800fcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fcda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcdc:	f7ff ff04 	bl	800fae8 <prvInsertTimerInActiveList>
					break;
 800fce0:	e017      	b.n	800fd12 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fce8:	f003 0302 	and.w	r3, r3, #2
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d103      	bne.n	800fcf8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800fcf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcf2:	f000 fc09 	bl	8010508 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fcf6:	e00c      	b.n	800fd12 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fcf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fcfe:	f023 0301 	bic.w	r3, r3, #1
 800fd02:	b2da      	uxtb	r2, r3
 800fd04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800fd0a:	e002      	b.n	800fd12 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800fd0c:	bf00      	nop
 800fd0e:	e000      	b.n	800fd12 <prvProcessReceivedCommands+0x1a6>
					break;
 800fd10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fd12:	4b08      	ldr	r3, [pc, #32]	@ (800fd34 <prvProcessReceivedCommands+0x1c8>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	1d39      	adds	r1, r7, #4
 800fd18:	2200      	movs	r2, #0
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f7fe f816 	bl	800dd4c <xQueueReceive>
 800fd20:	4603      	mov	r3, r0
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	f47f af26 	bne.w	800fb74 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800fd28:	bf00      	nop
 800fd2a:	bf00      	nop
 800fd2c:	3730      	adds	r7, #48	@ 0x30
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bd80      	pop	{r7, pc}
 800fd32:	bf00      	nop
 800fd34:	24005de0 	.word	0x24005de0

0800fd38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fd38:	b580      	push	{r7, lr}
 800fd3a:	b088      	sub	sp, #32
 800fd3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fd3e:	e049      	b.n	800fdd4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fd40:	4b2e      	ldr	r3, [pc, #184]	@ (800fdfc <prvSwitchTimerLists+0xc4>)
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	68db      	ldr	r3, [r3, #12]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd4a:	4b2c      	ldr	r3, [pc, #176]	@ (800fdfc <prvSwitchTimerLists+0xc4>)
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	68db      	ldr	r3, [r3, #12]
 800fd50:	68db      	ldr	r3, [r3, #12]
 800fd52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	3304      	adds	r3, #4
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f7fd fb31 	bl	800d3c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	6a1b      	ldr	r3, [r3, #32]
 800fd62:	68f8      	ldr	r0, [r7, #12]
 800fd64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fd6c:	f003 0304 	and.w	r3, r3, #4
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d02f      	beq.n	800fdd4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	699b      	ldr	r3, [r3, #24]
 800fd78:	693a      	ldr	r2, [r7, #16]
 800fd7a:	4413      	add	r3, r2
 800fd7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fd7e:	68ba      	ldr	r2, [r7, #8]
 800fd80:	693b      	ldr	r3, [r7, #16]
 800fd82:	429a      	cmp	r2, r3
 800fd84:	d90e      	bls.n	800fda4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	68ba      	ldr	r2, [r7, #8]
 800fd8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	68fa      	ldr	r2, [r7, #12]
 800fd90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fd92:	4b1a      	ldr	r3, [pc, #104]	@ (800fdfc <prvSwitchTimerLists+0xc4>)
 800fd94:	681a      	ldr	r2, [r3, #0]
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	3304      	adds	r3, #4
 800fd9a:	4619      	mov	r1, r3
 800fd9c:	4610      	mov	r0, r2
 800fd9e:	f7fd fad6 	bl	800d34e <vListInsert>
 800fda2:	e017      	b.n	800fdd4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fda4:	2300      	movs	r3, #0
 800fda6:	9300      	str	r3, [sp, #0]
 800fda8:	2300      	movs	r3, #0
 800fdaa:	693a      	ldr	r2, [r7, #16]
 800fdac:	2100      	movs	r1, #0
 800fdae:	68f8      	ldr	r0, [r7, #12]
 800fdb0:	f7ff fd58 	bl	800f864 <xTimerGenericCommand>
 800fdb4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d10b      	bne.n	800fdd4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800fdbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdc0:	f383 8811 	msr	BASEPRI, r3
 800fdc4:	f3bf 8f6f 	isb	sy
 800fdc8:	f3bf 8f4f 	dsb	sy
 800fdcc:	603b      	str	r3, [r7, #0]
}
 800fdce:	bf00      	nop
 800fdd0:	bf00      	nop
 800fdd2:	e7fd      	b.n	800fdd0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fdd4:	4b09      	ldr	r3, [pc, #36]	@ (800fdfc <prvSwitchTimerLists+0xc4>)
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d1b0      	bne.n	800fd40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fdde:	4b07      	ldr	r3, [pc, #28]	@ (800fdfc <prvSwitchTimerLists+0xc4>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fde4:	4b06      	ldr	r3, [pc, #24]	@ (800fe00 <prvSwitchTimerLists+0xc8>)
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	4a04      	ldr	r2, [pc, #16]	@ (800fdfc <prvSwitchTimerLists+0xc4>)
 800fdea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fdec:	4a04      	ldr	r2, [pc, #16]	@ (800fe00 <prvSwitchTimerLists+0xc8>)
 800fdee:	697b      	ldr	r3, [r7, #20]
 800fdf0:	6013      	str	r3, [r2, #0]
}
 800fdf2:	bf00      	nop
 800fdf4:	3718      	adds	r7, #24
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	bd80      	pop	{r7, pc}
 800fdfa:	bf00      	nop
 800fdfc:	24005dd8 	.word	0x24005dd8
 800fe00:	24005ddc 	.word	0x24005ddc

0800fe04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b082      	sub	sp, #8
 800fe08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fe0a:	f000 f98d 	bl	8010128 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fe0e:	4b15      	ldr	r3, [pc, #84]	@ (800fe64 <prvCheckForValidListAndQueue+0x60>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d120      	bne.n	800fe58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fe16:	4814      	ldr	r0, [pc, #80]	@ (800fe68 <prvCheckForValidListAndQueue+0x64>)
 800fe18:	f7fd fa48 	bl	800d2ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fe1c:	4813      	ldr	r0, [pc, #76]	@ (800fe6c <prvCheckForValidListAndQueue+0x68>)
 800fe1e:	f7fd fa45 	bl	800d2ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800fe22:	4b13      	ldr	r3, [pc, #76]	@ (800fe70 <prvCheckForValidListAndQueue+0x6c>)
 800fe24:	4a10      	ldr	r2, [pc, #64]	@ (800fe68 <prvCheckForValidListAndQueue+0x64>)
 800fe26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fe28:	4b12      	ldr	r3, [pc, #72]	@ (800fe74 <prvCheckForValidListAndQueue+0x70>)
 800fe2a:	4a10      	ldr	r2, [pc, #64]	@ (800fe6c <prvCheckForValidListAndQueue+0x68>)
 800fe2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fe2e:	2300      	movs	r3, #0
 800fe30:	9300      	str	r3, [sp, #0]
 800fe32:	4b11      	ldr	r3, [pc, #68]	@ (800fe78 <prvCheckForValidListAndQueue+0x74>)
 800fe34:	4a11      	ldr	r2, [pc, #68]	@ (800fe7c <prvCheckForValidListAndQueue+0x78>)
 800fe36:	2110      	movs	r1, #16
 800fe38:	200a      	movs	r0, #10
 800fe3a:	f7fd fb55 	bl	800d4e8 <xQueueGenericCreateStatic>
 800fe3e:	4603      	mov	r3, r0
 800fe40:	4a08      	ldr	r2, [pc, #32]	@ (800fe64 <prvCheckForValidListAndQueue+0x60>)
 800fe42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fe44:	4b07      	ldr	r3, [pc, #28]	@ (800fe64 <prvCheckForValidListAndQueue+0x60>)
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d005      	beq.n	800fe58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fe4c:	4b05      	ldr	r3, [pc, #20]	@ (800fe64 <prvCheckForValidListAndQueue+0x60>)
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	490b      	ldr	r1, [pc, #44]	@ (800fe80 <prvCheckForValidListAndQueue+0x7c>)
 800fe52:	4618      	mov	r0, r3
 800fe54:	f7fe fb3a 	bl	800e4cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fe58:	f000 f998 	bl	801018c <vPortExitCritical>
}
 800fe5c:	bf00      	nop
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}
 800fe62:	bf00      	nop
 800fe64:	24005de0 	.word	0x24005de0
 800fe68:	24005db0 	.word	0x24005db0
 800fe6c:	24005dc4 	.word	0x24005dc4
 800fe70:	24005dd8 	.word	0x24005dd8
 800fe74:	24005ddc 	.word	0x24005ddc
 800fe78:	24005e8c 	.word	0x24005e8c
 800fe7c:	24005dec 	.word	0x24005dec
 800fe80:	0801fa10 	.word	0x0801fa10

0800fe84 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b086      	sub	sp, #24
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d10b      	bne.n	800feae <pvTimerGetTimerID+0x2a>
	__asm volatile
 800fe96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe9a:	f383 8811 	msr	BASEPRI, r3
 800fe9e:	f3bf 8f6f 	isb	sy
 800fea2:	f3bf 8f4f 	dsb	sy
 800fea6:	60fb      	str	r3, [r7, #12]
}
 800fea8:	bf00      	nop
 800feaa:	bf00      	nop
 800feac:	e7fd      	b.n	800feaa <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800feae:	f000 f93b 	bl	8010128 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800feb2:	697b      	ldr	r3, [r7, #20]
 800feb4:	69db      	ldr	r3, [r3, #28]
 800feb6:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800feb8:	f000 f968 	bl	801018c <vPortExitCritical>

	return pvReturn;
 800febc:	693b      	ldr	r3, [r7, #16]
}
 800febe:	4618      	mov	r0, r3
 800fec0:	3718      	adds	r7, #24
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}
	...

0800fec8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fec8:	b480      	push	{r7}
 800feca:	b085      	sub	sp, #20
 800fecc:	af00      	add	r7, sp, #0
 800fece:	60f8      	str	r0, [r7, #12]
 800fed0:	60b9      	str	r1, [r7, #8]
 800fed2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	3b04      	subs	r3, #4
 800fed8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800fee0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	3b04      	subs	r3, #4
 800fee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fee8:	68bb      	ldr	r3, [r7, #8]
 800feea:	f023 0201 	bic.w	r2, r3, #1
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	3b04      	subs	r3, #4
 800fef6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fef8:	4a0c      	ldr	r2, [pc, #48]	@ (800ff2c <pxPortInitialiseStack+0x64>)
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	3b14      	subs	r3, #20
 800ff02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ff04:	687a      	ldr	r2, [r7, #4]
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	3b04      	subs	r3, #4
 800ff0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	f06f 0202 	mvn.w	r2, #2
 800ff16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	3b20      	subs	r3, #32
 800ff1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ff1e:	68fb      	ldr	r3, [r7, #12]
}
 800ff20:	4618      	mov	r0, r3
 800ff22:	3714      	adds	r7, #20
 800ff24:	46bd      	mov	sp, r7
 800ff26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2a:	4770      	bx	lr
 800ff2c:	0800ff31 	.word	0x0800ff31

0800ff30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ff30:	b480      	push	{r7}
 800ff32:	b085      	sub	sp, #20
 800ff34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ff36:	2300      	movs	r3, #0
 800ff38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ff3a:	4b13      	ldr	r3, [pc, #76]	@ (800ff88 <prvTaskExitError+0x58>)
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff42:	d00b      	beq.n	800ff5c <prvTaskExitError+0x2c>
	__asm volatile
 800ff44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff48:	f383 8811 	msr	BASEPRI, r3
 800ff4c:	f3bf 8f6f 	isb	sy
 800ff50:	f3bf 8f4f 	dsb	sy
 800ff54:	60fb      	str	r3, [r7, #12]
}
 800ff56:	bf00      	nop
 800ff58:	bf00      	nop
 800ff5a:	e7fd      	b.n	800ff58 <prvTaskExitError+0x28>
	__asm volatile
 800ff5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff60:	f383 8811 	msr	BASEPRI, r3
 800ff64:	f3bf 8f6f 	isb	sy
 800ff68:	f3bf 8f4f 	dsb	sy
 800ff6c:	60bb      	str	r3, [r7, #8]
}
 800ff6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ff70:	bf00      	nop
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d0fc      	beq.n	800ff72 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ff78:	bf00      	nop
 800ff7a:	bf00      	nop
 800ff7c:	3714      	adds	r7, #20
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff84:	4770      	bx	lr
 800ff86:	bf00      	nop
 800ff88:	24000024 	.word	0x24000024
 800ff8c:	00000000 	.word	0x00000000

0800ff90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ff90:	4b07      	ldr	r3, [pc, #28]	@ (800ffb0 <pxCurrentTCBConst2>)
 800ff92:	6819      	ldr	r1, [r3, #0]
 800ff94:	6808      	ldr	r0, [r1, #0]
 800ff96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff9a:	f380 8809 	msr	PSP, r0
 800ff9e:	f3bf 8f6f 	isb	sy
 800ffa2:	f04f 0000 	mov.w	r0, #0
 800ffa6:	f380 8811 	msr	BASEPRI, r0
 800ffaa:	4770      	bx	lr
 800ffac:	f3af 8000 	nop.w

0800ffb0 <pxCurrentTCBConst2>:
 800ffb0:	240058b0 	.word	0x240058b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ffb4:	bf00      	nop
 800ffb6:	bf00      	nop

0800ffb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ffb8:	4808      	ldr	r0, [pc, #32]	@ (800ffdc <prvPortStartFirstTask+0x24>)
 800ffba:	6800      	ldr	r0, [r0, #0]
 800ffbc:	6800      	ldr	r0, [r0, #0]
 800ffbe:	f380 8808 	msr	MSP, r0
 800ffc2:	f04f 0000 	mov.w	r0, #0
 800ffc6:	f380 8814 	msr	CONTROL, r0
 800ffca:	b662      	cpsie	i
 800ffcc:	b661      	cpsie	f
 800ffce:	f3bf 8f4f 	dsb	sy
 800ffd2:	f3bf 8f6f 	isb	sy
 800ffd6:	df00      	svc	0
 800ffd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ffda:	bf00      	nop
 800ffdc:	e000ed08 	.word	0xe000ed08

0800ffe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b086      	sub	sp, #24
 800ffe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ffe6:	4b47      	ldr	r3, [pc, #284]	@ (8010104 <xPortStartScheduler+0x124>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	4a47      	ldr	r2, [pc, #284]	@ (8010108 <xPortStartScheduler+0x128>)
 800ffec:	4293      	cmp	r3, r2
 800ffee:	d10b      	bne.n	8010008 <xPortStartScheduler+0x28>
	__asm volatile
 800fff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fff4:	f383 8811 	msr	BASEPRI, r3
 800fff8:	f3bf 8f6f 	isb	sy
 800fffc:	f3bf 8f4f 	dsb	sy
 8010000:	613b      	str	r3, [r7, #16]
}
 8010002:	bf00      	nop
 8010004:	bf00      	nop
 8010006:	e7fd      	b.n	8010004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010008:	4b3e      	ldr	r3, [pc, #248]	@ (8010104 <xPortStartScheduler+0x124>)
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	4a3f      	ldr	r2, [pc, #252]	@ (801010c <xPortStartScheduler+0x12c>)
 801000e:	4293      	cmp	r3, r2
 8010010:	d10b      	bne.n	801002a <xPortStartScheduler+0x4a>
	__asm volatile
 8010012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010016:	f383 8811 	msr	BASEPRI, r3
 801001a:	f3bf 8f6f 	isb	sy
 801001e:	f3bf 8f4f 	dsb	sy
 8010022:	60fb      	str	r3, [r7, #12]
}
 8010024:	bf00      	nop
 8010026:	bf00      	nop
 8010028:	e7fd      	b.n	8010026 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801002a:	4b39      	ldr	r3, [pc, #228]	@ (8010110 <xPortStartScheduler+0x130>)
 801002c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801002e:	697b      	ldr	r3, [r7, #20]
 8010030:	781b      	ldrb	r3, [r3, #0]
 8010032:	b2db      	uxtb	r3, r3
 8010034:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010036:	697b      	ldr	r3, [r7, #20]
 8010038:	22ff      	movs	r2, #255	@ 0xff
 801003a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801003c:	697b      	ldr	r3, [r7, #20]
 801003e:	781b      	ldrb	r3, [r3, #0]
 8010040:	b2db      	uxtb	r3, r3
 8010042:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010044:	78fb      	ldrb	r3, [r7, #3]
 8010046:	b2db      	uxtb	r3, r3
 8010048:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801004c:	b2da      	uxtb	r2, r3
 801004e:	4b31      	ldr	r3, [pc, #196]	@ (8010114 <xPortStartScheduler+0x134>)
 8010050:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010052:	4b31      	ldr	r3, [pc, #196]	@ (8010118 <xPortStartScheduler+0x138>)
 8010054:	2207      	movs	r2, #7
 8010056:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010058:	e009      	b.n	801006e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801005a:	4b2f      	ldr	r3, [pc, #188]	@ (8010118 <xPortStartScheduler+0x138>)
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	3b01      	subs	r3, #1
 8010060:	4a2d      	ldr	r2, [pc, #180]	@ (8010118 <xPortStartScheduler+0x138>)
 8010062:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010064:	78fb      	ldrb	r3, [r7, #3]
 8010066:	b2db      	uxtb	r3, r3
 8010068:	005b      	lsls	r3, r3, #1
 801006a:	b2db      	uxtb	r3, r3
 801006c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801006e:	78fb      	ldrb	r3, [r7, #3]
 8010070:	b2db      	uxtb	r3, r3
 8010072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010076:	2b80      	cmp	r3, #128	@ 0x80
 8010078:	d0ef      	beq.n	801005a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801007a:	4b27      	ldr	r3, [pc, #156]	@ (8010118 <xPortStartScheduler+0x138>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	f1c3 0307 	rsb	r3, r3, #7
 8010082:	2b04      	cmp	r3, #4
 8010084:	d00b      	beq.n	801009e <xPortStartScheduler+0xbe>
	__asm volatile
 8010086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801008a:	f383 8811 	msr	BASEPRI, r3
 801008e:	f3bf 8f6f 	isb	sy
 8010092:	f3bf 8f4f 	dsb	sy
 8010096:	60bb      	str	r3, [r7, #8]
}
 8010098:	bf00      	nop
 801009a:	bf00      	nop
 801009c:	e7fd      	b.n	801009a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801009e:	4b1e      	ldr	r3, [pc, #120]	@ (8010118 <xPortStartScheduler+0x138>)
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	021b      	lsls	r3, r3, #8
 80100a4:	4a1c      	ldr	r2, [pc, #112]	@ (8010118 <xPortStartScheduler+0x138>)
 80100a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80100a8:	4b1b      	ldr	r3, [pc, #108]	@ (8010118 <xPortStartScheduler+0x138>)
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80100b0:	4a19      	ldr	r2, [pc, #100]	@ (8010118 <xPortStartScheduler+0x138>)
 80100b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	b2da      	uxtb	r2, r3
 80100b8:	697b      	ldr	r3, [r7, #20]
 80100ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80100bc:	4b17      	ldr	r3, [pc, #92]	@ (801011c <xPortStartScheduler+0x13c>)
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	4a16      	ldr	r2, [pc, #88]	@ (801011c <xPortStartScheduler+0x13c>)
 80100c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80100c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80100c8:	4b14      	ldr	r3, [pc, #80]	@ (801011c <xPortStartScheduler+0x13c>)
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	4a13      	ldr	r2, [pc, #76]	@ (801011c <xPortStartScheduler+0x13c>)
 80100ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80100d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80100d4:	f000 f8da 	bl	801028c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80100d8:	4b11      	ldr	r3, [pc, #68]	@ (8010120 <xPortStartScheduler+0x140>)
 80100da:	2200      	movs	r2, #0
 80100dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80100de:	f000 f8f9 	bl	80102d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80100e2:	4b10      	ldr	r3, [pc, #64]	@ (8010124 <xPortStartScheduler+0x144>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	4a0f      	ldr	r2, [pc, #60]	@ (8010124 <xPortStartScheduler+0x144>)
 80100e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80100ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80100ee:	f7ff ff63 	bl	800ffb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80100f2:	f7fe fe5f 	bl	800edb4 <vTaskSwitchContext>
	prvTaskExitError();
 80100f6:	f7ff ff1b 	bl	800ff30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80100fa:	2300      	movs	r3, #0
}
 80100fc:	4618      	mov	r0, r3
 80100fe:	3718      	adds	r7, #24
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}
 8010104:	e000ed00 	.word	0xe000ed00
 8010108:	410fc271 	.word	0x410fc271
 801010c:	410fc270 	.word	0x410fc270
 8010110:	e000e400 	.word	0xe000e400
 8010114:	24005edc 	.word	0x24005edc
 8010118:	24005ee0 	.word	0x24005ee0
 801011c:	e000ed20 	.word	0xe000ed20
 8010120:	24000024 	.word	0x24000024
 8010124:	e000ef34 	.word	0xe000ef34

08010128 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010128:	b480      	push	{r7}
 801012a:	b083      	sub	sp, #12
 801012c:	af00      	add	r7, sp, #0
	__asm volatile
 801012e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010132:	f383 8811 	msr	BASEPRI, r3
 8010136:	f3bf 8f6f 	isb	sy
 801013a:	f3bf 8f4f 	dsb	sy
 801013e:	607b      	str	r3, [r7, #4]
}
 8010140:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010142:	4b10      	ldr	r3, [pc, #64]	@ (8010184 <vPortEnterCritical+0x5c>)
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	3301      	adds	r3, #1
 8010148:	4a0e      	ldr	r2, [pc, #56]	@ (8010184 <vPortEnterCritical+0x5c>)
 801014a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801014c:	4b0d      	ldr	r3, [pc, #52]	@ (8010184 <vPortEnterCritical+0x5c>)
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	2b01      	cmp	r3, #1
 8010152:	d110      	bne.n	8010176 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010154:	4b0c      	ldr	r3, [pc, #48]	@ (8010188 <vPortEnterCritical+0x60>)
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	b2db      	uxtb	r3, r3
 801015a:	2b00      	cmp	r3, #0
 801015c:	d00b      	beq.n	8010176 <vPortEnterCritical+0x4e>
	__asm volatile
 801015e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010162:	f383 8811 	msr	BASEPRI, r3
 8010166:	f3bf 8f6f 	isb	sy
 801016a:	f3bf 8f4f 	dsb	sy
 801016e:	603b      	str	r3, [r7, #0]
}
 8010170:	bf00      	nop
 8010172:	bf00      	nop
 8010174:	e7fd      	b.n	8010172 <vPortEnterCritical+0x4a>
	}
}
 8010176:	bf00      	nop
 8010178:	370c      	adds	r7, #12
 801017a:	46bd      	mov	sp, r7
 801017c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010180:	4770      	bx	lr
 8010182:	bf00      	nop
 8010184:	24000024 	.word	0x24000024
 8010188:	e000ed04 	.word	0xe000ed04

0801018c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801018c:	b480      	push	{r7}
 801018e:	b083      	sub	sp, #12
 8010190:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010192:	4b12      	ldr	r3, [pc, #72]	@ (80101dc <vPortExitCritical+0x50>)
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d10b      	bne.n	80101b2 <vPortExitCritical+0x26>
	__asm volatile
 801019a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801019e:	f383 8811 	msr	BASEPRI, r3
 80101a2:	f3bf 8f6f 	isb	sy
 80101a6:	f3bf 8f4f 	dsb	sy
 80101aa:	607b      	str	r3, [r7, #4]
}
 80101ac:	bf00      	nop
 80101ae:	bf00      	nop
 80101b0:	e7fd      	b.n	80101ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80101b2:	4b0a      	ldr	r3, [pc, #40]	@ (80101dc <vPortExitCritical+0x50>)
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	3b01      	subs	r3, #1
 80101b8:	4a08      	ldr	r2, [pc, #32]	@ (80101dc <vPortExitCritical+0x50>)
 80101ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80101bc:	4b07      	ldr	r3, [pc, #28]	@ (80101dc <vPortExitCritical+0x50>)
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d105      	bne.n	80101d0 <vPortExitCritical+0x44>
 80101c4:	2300      	movs	r3, #0
 80101c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80101c8:	683b      	ldr	r3, [r7, #0]
 80101ca:	f383 8811 	msr	BASEPRI, r3
}
 80101ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80101d0:	bf00      	nop
 80101d2:	370c      	adds	r7, #12
 80101d4:	46bd      	mov	sp, r7
 80101d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101da:	4770      	bx	lr
 80101dc:	24000024 	.word	0x24000024

080101e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80101e0:	f3ef 8009 	mrs	r0, PSP
 80101e4:	f3bf 8f6f 	isb	sy
 80101e8:	4b15      	ldr	r3, [pc, #84]	@ (8010240 <pxCurrentTCBConst>)
 80101ea:	681a      	ldr	r2, [r3, #0]
 80101ec:	f01e 0f10 	tst.w	lr, #16
 80101f0:	bf08      	it	eq
 80101f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80101f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101fa:	6010      	str	r0, [r2, #0]
 80101fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010200:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010204:	f380 8811 	msr	BASEPRI, r0
 8010208:	f3bf 8f4f 	dsb	sy
 801020c:	f3bf 8f6f 	isb	sy
 8010210:	f7fe fdd0 	bl	800edb4 <vTaskSwitchContext>
 8010214:	f04f 0000 	mov.w	r0, #0
 8010218:	f380 8811 	msr	BASEPRI, r0
 801021c:	bc09      	pop	{r0, r3}
 801021e:	6819      	ldr	r1, [r3, #0]
 8010220:	6808      	ldr	r0, [r1, #0]
 8010222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010226:	f01e 0f10 	tst.w	lr, #16
 801022a:	bf08      	it	eq
 801022c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010230:	f380 8809 	msr	PSP, r0
 8010234:	f3bf 8f6f 	isb	sy
 8010238:	4770      	bx	lr
 801023a:	bf00      	nop
 801023c:	f3af 8000 	nop.w

08010240 <pxCurrentTCBConst>:
 8010240:	240058b0 	.word	0x240058b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010244:	bf00      	nop
 8010246:	bf00      	nop

08010248 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b082      	sub	sp, #8
 801024c:	af00      	add	r7, sp, #0
	__asm volatile
 801024e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010252:	f383 8811 	msr	BASEPRI, r3
 8010256:	f3bf 8f6f 	isb	sy
 801025a:	f3bf 8f4f 	dsb	sy
 801025e:	607b      	str	r3, [r7, #4]
}
 8010260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010262:	f7fe fced 	bl	800ec40 <xTaskIncrementTick>
 8010266:	4603      	mov	r3, r0
 8010268:	2b00      	cmp	r3, #0
 801026a:	d003      	beq.n	8010274 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801026c:	4b06      	ldr	r3, [pc, #24]	@ (8010288 <xPortSysTickHandler+0x40>)
 801026e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010272:	601a      	str	r2, [r3, #0]
 8010274:	2300      	movs	r3, #0
 8010276:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010278:	683b      	ldr	r3, [r7, #0]
 801027a:	f383 8811 	msr	BASEPRI, r3
}
 801027e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010280:	bf00      	nop
 8010282:	3708      	adds	r7, #8
 8010284:	46bd      	mov	sp, r7
 8010286:	bd80      	pop	{r7, pc}
 8010288:	e000ed04 	.word	0xe000ed04

0801028c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801028c:	b480      	push	{r7}
 801028e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010290:	4b0b      	ldr	r3, [pc, #44]	@ (80102c0 <vPortSetupTimerInterrupt+0x34>)
 8010292:	2200      	movs	r2, #0
 8010294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010296:	4b0b      	ldr	r3, [pc, #44]	@ (80102c4 <vPortSetupTimerInterrupt+0x38>)
 8010298:	2200      	movs	r2, #0
 801029a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801029c:	4b0a      	ldr	r3, [pc, #40]	@ (80102c8 <vPortSetupTimerInterrupt+0x3c>)
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	4a0a      	ldr	r2, [pc, #40]	@ (80102cc <vPortSetupTimerInterrupt+0x40>)
 80102a2:	fba2 2303 	umull	r2, r3, r2, r3
 80102a6:	099b      	lsrs	r3, r3, #6
 80102a8:	4a09      	ldr	r2, [pc, #36]	@ (80102d0 <vPortSetupTimerInterrupt+0x44>)
 80102aa:	3b01      	subs	r3, #1
 80102ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80102ae:	4b04      	ldr	r3, [pc, #16]	@ (80102c0 <vPortSetupTimerInterrupt+0x34>)
 80102b0:	2207      	movs	r2, #7
 80102b2:	601a      	str	r2, [r3, #0]
}
 80102b4:	bf00      	nop
 80102b6:	46bd      	mov	sp, r7
 80102b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102bc:	4770      	bx	lr
 80102be:	bf00      	nop
 80102c0:	e000e010 	.word	0xe000e010
 80102c4:	e000e018 	.word	0xe000e018
 80102c8:	24000000 	.word	0x24000000
 80102cc:	10624dd3 	.word	0x10624dd3
 80102d0:	e000e014 	.word	0xe000e014

080102d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80102d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80102e4 <vPortEnableVFP+0x10>
 80102d8:	6801      	ldr	r1, [r0, #0]
 80102da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80102de:	6001      	str	r1, [r0, #0]
 80102e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80102e2:	bf00      	nop
 80102e4:	e000ed88 	.word	0xe000ed88

080102e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80102e8:	b480      	push	{r7}
 80102ea:	b085      	sub	sp, #20
 80102ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80102ee:	f3ef 8305 	mrs	r3, IPSR
 80102f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	2b0f      	cmp	r3, #15
 80102f8:	d915      	bls.n	8010326 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80102fa:	4a18      	ldr	r2, [pc, #96]	@ (801035c <vPortValidateInterruptPriority+0x74>)
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	4413      	add	r3, r2
 8010300:	781b      	ldrb	r3, [r3, #0]
 8010302:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010304:	4b16      	ldr	r3, [pc, #88]	@ (8010360 <vPortValidateInterruptPriority+0x78>)
 8010306:	781b      	ldrb	r3, [r3, #0]
 8010308:	7afa      	ldrb	r2, [r7, #11]
 801030a:	429a      	cmp	r2, r3
 801030c:	d20b      	bcs.n	8010326 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801030e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010312:	f383 8811 	msr	BASEPRI, r3
 8010316:	f3bf 8f6f 	isb	sy
 801031a:	f3bf 8f4f 	dsb	sy
 801031e:	607b      	str	r3, [r7, #4]
}
 8010320:	bf00      	nop
 8010322:	bf00      	nop
 8010324:	e7fd      	b.n	8010322 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010326:	4b0f      	ldr	r3, [pc, #60]	@ (8010364 <vPortValidateInterruptPriority+0x7c>)
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801032e:	4b0e      	ldr	r3, [pc, #56]	@ (8010368 <vPortValidateInterruptPriority+0x80>)
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	429a      	cmp	r2, r3
 8010334:	d90b      	bls.n	801034e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801033a:	f383 8811 	msr	BASEPRI, r3
 801033e:	f3bf 8f6f 	isb	sy
 8010342:	f3bf 8f4f 	dsb	sy
 8010346:	603b      	str	r3, [r7, #0]
}
 8010348:	bf00      	nop
 801034a:	bf00      	nop
 801034c:	e7fd      	b.n	801034a <vPortValidateInterruptPriority+0x62>
	}
 801034e:	bf00      	nop
 8010350:	3714      	adds	r7, #20
 8010352:	46bd      	mov	sp, r7
 8010354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010358:	4770      	bx	lr
 801035a:	bf00      	nop
 801035c:	e000e3f0 	.word	0xe000e3f0
 8010360:	24005edc 	.word	0x24005edc
 8010364:	e000ed0c 	.word	0xe000ed0c
 8010368:	24005ee0 	.word	0x24005ee0

0801036c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801036c:	b580      	push	{r7, lr}
 801036e:	b08a      	sub	sp, #40	@ 0x28
 8010370:	af00      	add	r7, sp, #0
 8010372:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010374:	2300      	movs	r3, #0
 8010376:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010378:	f7fe fb94 	bl	800eaa4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801037c:	4b5c      	ldr	r3, [pc, #368]	@ (80104f0 <pvPortMalloc+0x184>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	2b00      	cmp	r3, #0
 8010382:	d101      	bne.n	8010388 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010384:	f000 f924 	bl	80105d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010388:	4b5a      	ldr	r3, [pc, #360]	@ (80104f4 <pvPortMalloc+0x188>)
 801038a:	681a      	ldr	r2, [r3, #0]
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	4013      	ands	r3, r2
 8010390:	2b00      	cmp	r3, #0
 8010392:	f040 8095 	bne.w	80104c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d01e      	beq.n	80103da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801039c:	2208      	movs	r2, #8
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	4413      	add	r3, r2
 80103a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	f003 0307 	and.w	r3, r3, #7
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d015      	beq.n	80103da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f023 0307 	bic.w	r3, r3, #7
 80103b4:	3308      	adds	r3, #8
 80103b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	f003 0307 	and.w	r3, r3, #7
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d00b      	beq.n	80103da <pvPortMalloc+0x6e>
	__asm volatile
 80103c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103c6:	f383 8811 	msr	BASEPRI, r3
 80103ca:	f3bf 8f6f 	isb	sy
 80103ce:	f3bf 8f4f 	dsb	sy
 80103d2:	617b      	str	r3, [r7, #20]
}
 80103d4:	bf00      	nop
 80103d6:	bf00      	nop
 80103d8:	e7fd      	b.n	80103d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d06f      	beq.n	80104c0 <pvPortMalloc+0x154>
 80103e0:	4b45      	ldr	r3, [pc, #276]	@ (80104f8 <pvPortMalloc+0x18c>)
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	687a      	ldr	r2, [r7, #4]
 80103e6:	429a      	cmp	r2, r3
 80103e8:	d86a      	bhi.n	80104c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80103ea:	4b44      	ldr	r3, [pc, #272]	@ (80104fc <pvPortMalloc+0x190>)
 80103ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80103ee:	4b43      	ldr	r3, [pc, #268]	@ (80104fc <pvPortMalloc+0x190>)
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80103f4:	e004      	b.n	8010400 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80103f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80103fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010402:	685b      	ldr	r3, [r3, #4]
 8010404:	687a      	ldr	r2, [r7, #4]
 8010406:	429a      	cmp	r2, r3
 8010408:	d903      	bls.n	8010412 <pvPortMalloc+0xa6>
 801040a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	2b00      	cmp	r3, #0
 8010410:	d1f1      	bne.n	80103f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010412:	4b37      	ldr	r3, [pc, #220]	@ (80104f0 <pvPortMalloc+0x184>)
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010418:	429a      	cmp	r2, r3
 801041a:	d051      	beq.n	80104c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801041c:	6a3b      	ldr	r3, [r7, #32]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	2208      	movs	r2, #8
 8010422:	4413      	add	r3, r2
 8010424:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010428:	681a      	ldr	r2, [r3, #0]
 801042a:	6a3b      	ldr	r3, [r7, #32]
 801042c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801042e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010430:	685a      	ldr	r2, [r3, #4]
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	1ad2      	subs	r2, r2, r3
 8010436:	2308      	movs	r3, #8
 8010438:	005b      	lsls	r3, r3, #1
 801043a:	429a      	cmp	r2, r3
 801043c:	d920      	bls.n	8010480 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801043e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	4413      	add	r3, r2
 8010444:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010446:	69bb      	ldr	r3, [r7, #24]
 8010448:	f003 0307 	and.w	r3, r3, #7
 801044c:	2b00      	cmp	r3, #0
 801044e:	d00b      	beq.n	8010468 <pvPortMalloc+0xfc>
	__asm volatile
 8010450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010454:	f383 8811 	msr	BASEPRI, r3
 8010458:	f3bf 8f6f 	isb	sy
 801045c:	f3bf 8f4f 	dsb	sy
 8010460:	613b      	str	r3, [r7, #16]
}
 8010462:	bf00      	nop
 8010464:	bf00      	nop
 8010466:	e7fd      	b.n	8010464 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801046a:	685a      	ldr	r2, [r3, #4]
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	1ad2      	subs	r2, r2, r3
 8010470:	69bb      	ldr	r3, [r7, #24]
 8010472:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010476:	687a      	ldr	r2, [r7, #4]
 8010478:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801047a:	69b8      	ldr	r0, [r7, #24]
 801047c:	f000 f90a 	bl	8010694 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010480:	4b1d      	ldr	r3, [pc, #116]	@ (80104f8 <pvPortMalloc+0x18c>)
 8010482:	681a      	ldr	r2, [r3, #0]
 8010484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010486:	685b      	ldr	r3, [r3, #4]
 8010488:	1ad3      	subs	r3, r2, r3
 801048a:	4a1b      	ldr	r2, [pc, #108]	@ (80104f8 <pvPortMalloc+0x18c>)
 801048c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801048e:	4b1a      	ldr	r3, [pc, #104]	@ (80104f8 <pvPortMalloc+0x18c>)
 8010490:	681a      	ldr	r2, [r3, #0]
 8010492:	4b1b      	ldr	r3, [pc, #108]	@ (8010500 <pvPortMalloc+0x194>)
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	429a      	cmp	r2, r3
 8010498:	d203      	bcs.n	80104a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801049a:	4b17      	ldr	r3, [pc, #92]	@ (80104f8 <pvPortMalloc+0x18c>)
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	4a18      	ldr	r2, [pc, #96]	@ (8010500 <pvPortMalloc+0x194>)
 80104a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80104a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104a4:	685a      	ldr	r2, [r3, #4]
 80104a6:	4b13      	ldr	r3, [pc, #76]	@ (80104f4 <pvPortMalloc+0x188>)
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	431a      	orrs	r2, r3
 80104ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80104b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104b2:	2200      	movs	r2, #0
 80104b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80104b6:	4b13      	ldr	r3, [pc, #76]	@ (8010504 <pvPortMalloc+0x198>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	3301      	adds	r3, #1
 80104bc:	4a11      	ldr	r2, [pc, #68]	@ (8010504 <pvPortMalloc+0x198>)
 80104be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80104c0:	f7fe fafe 	bl	800eac0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80104c4:	69fb      	ldr	r3, [r7, #28]
 80104c6:	f003 0307 	and.w	r3, r3, #7
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d00b      	beq.n	80104e6 <pvPortMalloc+0x17a>
	__asm volatile
 80104ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104d2:	f383 8811 	msr	BASEPRI, r3
 80104d6:	f3bf 8f6f 	isb	sy
 80104da:	f3bf 8f4f 	dsb	sy
 80104de:	60fb      	str	r3, [r7, #12]
}
 80104e0:	bf00      	nop
 80104e2:	bf00      	nop
 80104e4:	e7fd      	b.n	80104e2 <pvPortMalloc+0x176>
	return pvReturn;
 80104e6:	69fb      	ldr	r3, [r7, #28]
}
 80104e8:	4618      	mov	r0, r3
 80104ea:	3728      	adds	r7, #40	@ 0x28
 80104ec:	46bd      	mov	sp, r7
 80104ee:	bd80      	pop	{r7, pc}
 80104f0:	24009aec 	.word	0x24009aec
 80104f4:	24009b00 	.word	0x24009b00
 80104f8:	24009af0 	.word	0x24009af0
 80104fc:	24009ae4 	.word	0x24009ae4
 8010500:	24009af4 	.word	0x24009af4
 8010504:	24009af8 	.word	0x24009af8

08010508 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b086      	sub	sp, #24
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d04f      	beq.n	80105ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801051a:	2308      	movs	r3, #8
 801051c:	425b      	negs	r3, r3
 801051e:	697a      	ldr	r2, [r7, #20]
 8010520:	4413      	add	r3, r2
 8010522:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010524:	697b      	ldr	r3, [r7, #20]
 8010526:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010528:	693b      	ldr	r3, [r7, #16]
 801052a:	685a      	ldr	r2, [r3, #4]
 801052c:	4b25      	ldr	r3, [pc, #148]	@ (80105c4 <vPortFree+0xbc>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	4013      	ands	r3, r2
 8010532:	2b00      	cmp	r3, #0
 8010534:	d10b      	bne.n	801054e <vPortFree+0x46>
	__asm volatile
 8010536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801053a:	f383 8811 	msr	BASEPRI, r3
 801053e:	f3bf 8f6f 	isb	sy
 8010542:	f3bf 8f4f 	dsb	sy
 8010546:	60fb      	str	r3, [r7, #12]
}
 8010548:	bf00      	nop
 801054a:	bf00      	nop
 801054c:	e7fd      	b.n	801054a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801054e:	693b      	ldr	r3, [r7, #16]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d00b      	beq.n	801056e <vPortFree+0x66>
	__asm volatile
 8010556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801055a:	f383 8811 	msr	BASEPRI, r3
 801055e:	f3bf 8f6f 	isb	sy
 8010562:	f3bf 8f4f 	dsb	sy
 8010566:	60bb      	str	r3, [r7, #8]
}
 8010568:	bf00      	nop
 801056a:	bf00      	nop
 801056c:	e7fd      	b.n	801056a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801056e:	693b      	ldr	r3, [r7, #16]
 8010570:	685a      	ldr	r2, [r3, #4]
 8010572:	4b14      	ldr	r3, [pc, #80]	@ (80105c4 <vPortFree+0xbc>)
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	4013      	ands	r3, r2
 8010578:	2b00      	cmp	r3, #0
 801057a:	d01e      	beq.n	80105ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801057c:	693b      	ldr	r3, [r7, #16]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d11a      	bne.n	80105ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010584:	693b      	ldr	r3, [r7, #16]
 8010586:	685a      	ldr	r2, [r3, #4]
 8010588:	4b0e      	ldr	r3, [pc, #56]	@ (80105c4 <vPortFree+0xbc>)
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	43db      	mvns	r3, r3
 801058e:	401a      	ands	r2, r3
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010594:	f7fe fa86 	bl	800eaa4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010598:	693b      	ldr	r3, [r7, #16]
 801059a:	685a      	ldr	r2, [r3, #4]
 801059c:	4b0a      	ldr	r3, [pc, #40]	@ (80105c8 <vPortFree+0xc0>)
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	4413      	add	r3, r2
 80105a2:	4a09      	ldr	r2, [pc, #36]	@ (80105c8 <vPortFree+0xc0>)
 80105a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80105a6:	6938      	ldr	r0, [r7, #16]
 80105a8:	f000 f874 	bl	8010694 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80105ac:	4b07      	ldr	r3, [pc, #28]	@ (80105cc <vPortFree+0xc4>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	3301      	adds	r3, #1
 80105b2:	4a06      	ldr	r2, [pc, #24]	@ (80105cc <vPortFree+0xc4>)
 80105b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80105b6:	f7fe fa83 	bl	800eac0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80105ba:	bf00      	nop
 80105bc:	3718      	adds	r7, #24
 80105be:	46bd      	mov	sp, r7
 80105c0:	bd80      	pop	{r7, pc}
 80105c2:	bf00      	nop
 80105c4:	24009b00 	.word	0x24009b00
 80105c8:	24009af0 	.word	0x24009af0
 80105cc:	24009afc 	.word	0x24009afc

080105d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80105d0:	b480      	push	{r7}
 80105d2:	b085      	sub	sp, #20
 80105d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80105d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80105da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80105dc:	4b27      	ldr	r3, [pc, #156]	@ (801067c <prvHeapInit+0xac>)
 80105de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	f003 0307 	and.w	r3, r3, #7
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d00c      	beq.n	8010604 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	3307      	adds	r3, #7
 80105ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	f023 0307 	bic.w	r3, r3, #7
 80105f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80105f8:	68ba      	ldr	r2, [r7, #8]
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	1ad3      	subs	r3, r2, r3
 80105fe:	4a1f      	ldr	r2, [pc, #124]	@ (801067c <prvHeapInit+0xac>)
 8010600:	4413      	add	r3, r2
 8010602:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010608:	4a1d      	ldr	r2, [pc, #116]	@ (8010680 <prvHeapInit+0xb0>)
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801060e:	4b1c      	ldr	r3, [pc, #112]	@ (8010680 <prvHeapInit+0xb0>)
 8010610:	2200      	movs	r2, #0
 8010612:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	68ba      	ldr	r2, [r7, #8]
 8010618:	4413      	add	r3, r2
 801061a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801061c:	2208      	movs	r2, #8
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	1a9b      	subs	r3, r3, r2
 8010622:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	f023 0307 	bic.w	r3, r3, #7
 801062a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	4a15      	ldr	r2, [pc, #84]	@ (8010684 <prvHeapInit+0xb4>)
 8010630:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010632:	4b14      	ldr	r3, [pc, #80]	@ (8010684 <prvHeapInit+0xb4>)
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	2200      	movs	r2, #0
 8010638:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801063a:	4b12      	ldr	r3, [pc, #72]	@ (8010684 <prvHeapInit+0xb4>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	2200      	movs	r2, #0
 8010640:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010646:	683b      	ldr	r3, [r7, #0]
 8010648:	68fa      	ldr	r2, [r7, #12]
 801064a:	1ad2      	subs	r2, r2, r3
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010650:	4b0c      	ldr	r3, [pc, #48]	@ (8010684 <prvHeapInit+0xb4>)
 8010652:	681a      	ldr	r2, [r3, #0]
 8010654:	683b      	ldr	r3, [r7, #0]
 8010656:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010658:	683b      	ldr	r3, [r7, #0]
 801065a:	685b      	ldr	r3, [r3, #4]
 801065c:	4a0a      	ldr	r2, [pc, #40]	@ (8010688 <prvHeapInit+0xb8>)
 801065e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010660:	683b      	ldr	r3, [r7, #0]
 8010662:	685b      	ldr	r3, [r3, #4]
 8010664:	4a09      	ldr	r2, [pc, #36]	@ (801068c <prvHeapInit+0xbc>)
 8010666:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010668:	4b09      	ldr	r3, [pc, #36]	@ (8010690 <prvHeapInit+0xc0>)
 801066a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801066e:	601a      	str	r2, [r3, #0]
}
 8010670:	bf00      	nop
 8010672:	3714      	adds	r7, #20
 8010674:	46bd      	mov	sp, r7
 8010676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801067a:	4770      	bx	lr
 801067c:	24005ee4 	.word	0x24005ee4
 8010680:	24009ae4 	.word	0x24009ae4
 8010684:	24009aec 	.word	0x24009aec
 8010688:	24009af4 	.word	0x24009af4
 801068c:	24009af0 	.word	0x24009af0
 8010690:	24009b00 	.word	0x24009b00

08010694 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010694:	b480      	push	{r7}
 8010696:	b085      	sub	sp, #20
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801069c:	4b28      	ldr	r3, [pc, #160]	@ (8010740 <prvInsertBlockIntoFreeList+0xac>)
 801069e:	60fb      	str	r3, [r7, #12]
 80106a0:	e002      	b.n	80106a8 <prvInsertBlockIntoFreeList+0x14>
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	60fb      	str	r3, [r7, #12]
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	687a      	ldr	r2, [r7, #4]
 80106ae:	429a      	cmp	r2, r3
 80106b0:	d8f7      	bhi.n	80106a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	685b      	ldr	r3, [r3, #4]
 80106ba:	68ba      	ldr	r2, [r7, #8]
 80106bc:	4413      	add	r3, r2
 80106be:	687a      	ldr	r2, [r7, #4]
 80106c0:	429a      	cmp	r2, r3
 80106c2:	d108      	bne.n	80106d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	685a      	ldr	r2, [r3, #4]
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	685b      	ldr	r3, [r3, #4]
 80106cc:	441a      	add	r2, r3
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	685b      	ldr	r3, [r3, #4]
 80106de:	68ba      	ldr	r2, [r7, #8]
 80106e0:	441a      	add	r2, r3
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	429a      	cmp	r2, r3
 80106e8:	d118      	bne.n	801071c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	681a      	ldr	r2, [r3, #0]
 80106ee:	4b15      	ldr	r3, [pc, #84]	@ (8010744 <prvInsertBlockIntoFreeList+0xb0>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	429a      	cmp	r2, r3
 80106f4:	d00d      	beq.n	8010712 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	685a      	ldr	r2, [r3, #4]
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	685b      	ldr	r3, [r3, #4]
 8010700:	441a      	add	r2, r3
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	681a      	ldr	r2, [r3, #0]
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	601a      	str	r2, [r3, #0]
 8010710:	e008      	b.n	8010724 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010712:	4b0c      	ldr	r3, [pc, #48]	@ (8010744 <prvInsertBlockIntoFreeList+0xb0>)
 8010714:	681a      	ldr	r2, [r3, #0]
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	601a      	str	r2, [r3, #0]
 801071a:	e003      	b.n	8010724 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	681a      	ldr	r2, [r3, #0]
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010724:	68fa      	ldr	r2, [r7, #12]
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	429a      	cmp	r2, r3
 801072a:	d002      	beq.n	8010732 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	687a      	ldr	r2, [r7, #4]
 8010730:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010732:	bf00      	nop
 8010734:	3714      	adds	r7, #20
 8010736:	46bd      	mov	sp, r7
 8010738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073c:	4770      	bx	lr
 801073e:	bf00      	nop
 8010740:	24009ae4 	.word	0x24009ae4
 8010744:	24009aec 	.word	0x24009aec

08010748 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010748:	b580      	push	{r7, lr}
 801074a:	b084      	sub	sp, #16
 801074c:	af00      	add	r7, sp, #0
 801074e:	6078      	str	r0, [r7, #4]
 8010750:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8010752:	f007 fb95 	bl	8017e80 <sys_timeouts_sleeptime>
 8010756:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801075e:	d10b      	bne.n	8010778 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010760:	4813      	ldr	r0, [pc, #76]	@ (80107b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010762:	f00c fac4 	bl	801ccee <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010766:	2200      	movs	r2, #0
 8010768:	6839      	ldr	r1, [r7, #0]
 801076a:	6878      	ldr	r0, [r7, #4]
 801076c:	f00c fa4c 	bl	801cc08 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010770:	480f      	ldr	r0, [pc, #60]	@ (80107b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010772:	f00c faad 	bl	801ccd0 <sys_mutex_lock>
    return;
 8010776:	e018      	b.n	80107aa <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d102      	bne.n	8010784 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801077e:	f007 fb45 	bl	8017e0c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010782:	e7e6      	b.n	8010752 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010784:	480a      	ldr	r0, [pc, #40]	@ (80107b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010786:	f00c fab2 	bl	801ccee <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801078a:	68fa      	ldr	r2, [r7, #12]
 801078c:	6839      	ldr	r1, [r7, #0]
 801078e:	6878      	ldr	r0, [r7, #4]
 8010790:	f00c fa3a 	bl	801cc08 <sys_arch_mbox_fetch>
 8010794:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8010796:	4806      	ldr	r0, [pc, #24]	@ (80107b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010798:	f00c fa9a 	bl	801ccd0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801079c:	68bb      	ldr	r3, [r7, #8]
 801079e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107a2:	d102      	bne.n	80107aa <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80107a4:	f007 fb32 	bl	8017e0c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80107a8:	e7d3      	b.n	8010752 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80107aa:	3710      	adds	r7, #16
 80107ac:	46bd      	mov	sp, r7
 80107ae:	bd80      	pop	{r7, pc}
 80107b0:	24009b10 	.word	0x24009b10

080107b4 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b084      	sub	sp, #16
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80107bc:	4810      	ldr	r0, [pc, #64]	@ (8010800 <tcpip_thread+0x4c>)
 80107be:	f00c fa87 	bl	801ccd0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80107c2:	4b10      	ldr	r3, [pc, #64]	@ (8010804 <tcpip_thread+0x50>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d005      	beq.n	80107d6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80107ca:	4b0e      	ldr	r3, [pc, #56]	@ (8010804 <tcpip_thread+0x50>)
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	4a0e      	ldr	r2, [pc, #56]	@ (8010808 <tcpip_thread+0x54>)
 80107d0:	6812      	ldr	r2, [r2, #0]
 80107d2:	4610      	mov	r0, r2
 80107d4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80107d6:	f107 030c 	add.w	r3, r7, #12
 80107da:	4619      	mov	r1, r3
 80107dc:	480b      	ldr	r0, [pc, #44]	@ (801080c <tcpip_thread+0x58>)
 80107de:	f7ff ffb3 	bl	8010748 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d106      	bne.n	80107f6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80107e8:	4b09      	ldr	r3, [pc, #36]	@ (8010810 <tcpip_thread+0x5c>)
 80107ea:	2291      	movs	r2, #145	@ 0x91
 80107ec:	4909      	ldr	r1, [pc, #36]	@ (8010814 <tcpip_thread+0x60>)
 80107ee:	480a      	ldr	r0, [pc, #40]	@ (8010818 <tcpip_thread+0x64>)
 80107f0:	f00d f800 	bl	801d7f4 <iprintf>
      continue;
 80107f4:	e003      	b.n	80107fe <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	4618      	mov	r0, r3
 80107fa:	f000 f80f 	bl	801081c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80107fe:	e7ea      	b.n	80107d6 <tcpip_thread+0x22>
 8010800:	24009b10 	.word	0x24009b10
 8010804:	24009b04 	.word	0x24009b04
 8010808:	24009b08 	.word	0x24009b08
 801080c:	24009b0c 	.word	0x24009b0c
 8010810:	0801fa18 	.word	0x0801fa18
 8010814:	0801fa48 	.word	0x0801fa48
 8010818:	0801fa68 	.word	0x0801fa68

0801081c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801081c:	b580      	push	{r7, lr}
 801081e:	b082      	sub	sp, #8
 8010820:	af00      	add	r7, sp, #0
 8010822:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	781b      	ldrb	r3, [r3, #0]
 8010828:	2b02      	cmp	r3, #2
 801082a:	d026      	beq.n	801087a <tcpip_thread_handle_msg+0x5e>
 801082c:	2b02      	cmp	r3, #2
 801082e:	dc2b      	bgt.n	8010888 <tcpip_thread_handle_msg+0x6c>
 8010830:	2b00      	cmp	r3, #0
 8010832:	d002      	beq.n	801083a <tcpip_thread_handle_msg+0x1e>
 8010834:	2b01      	cmp	r3, #1
 8010836:	d015      	beq.n	8010864 <tcpip_thread_handle_msg+0x48>
 8010838:	e026      	b.n	8010888 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	68db      	ldr	r3, [r3, #12]
 801083e:	687a      	ldr	r2, [r7, #4]
 8010840:	6850      	ldr	r0, [r2, #4]
 8010842:	687a      	ldr	r2, [r7, #4]
 8010844:	6892      	ldr	r2, [r2, #8]
 8010846:	4611      	mov	r1, r2
 8010848:	4798      	blx	r3
 801084a:	4603      	mov	r3, r0
 801084c:	2b00      	cmp	r3, #0
 801084e:	d004      	beq.n	801085a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	685b      	ldr	r3, [r3, #4]
 8010854:	4618      	mov	r0, r3
 8010856:	f001 fdcf 	bl	80123f8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801085a:	6879      	ldr	r1, [r7, #4]
 801085c:	2009      	movs	r0, #9
 801085e:	f000 ff1b 	bl	8011698 <memp_free>
      break;
 8010862:	e018      	b.n	8010896 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	685b      	ldr	r3, [r3, #4]
 8010868:	687a      	ldr	r2, [r7, #4]
 801086a:	6892      	ldr	r2, [r2, #8]
 801086c:	4610      	mov	r0, r2
 801086e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8010870:	6879      	ldr	r1, [r7, #4]
 8010872:	2008      	movs	r0, #8
 8010874:	f000 ff10 	bl	8011698 <memp_free>
      break;
 8010878:	e00d      	b.n	8010896 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	685b      	ldr	r3, [r3, #4]
 801087e:	687a      	ldr	r2, [r7, #4]
 8010880:	6892      	ldr	r2, [r2, #8]
 8010882:	4610      	mov	r0, r2
 8010884:	4798      	blx	r3
      break;
 8010886:	e006      	b.n	8010896 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010888:	4b05      	ldr	r3, [pc, #20]	@ (80108a0 <tcpip_thread_handle_msg+0x84>)
 801088a:	22cf      	movs	r2, #207	@ 0xcf
 801088c:	4905      	ldr	r1, [pc, #20]	@ (80108a4 <tcpip_thread_handle_msg+0x88>)
 801088e:	4806      	ldr	r0, [pc, #24]	@ (80108a8 <tcpip_thread_handle_msg+0x8c>)
 8010890:	f00c ffb0 	bl	801d7f4 <iprintf>
      break;
 8010894:	bf00      	nop
  }
}
 8010896:	bf00      	nop
 8010898:	3708      	adds	r7, #8
 801089a:	46bd      	mov	sp, r7
 801089c:	bd80      	pop	{r7, pc}
 801089e:	bf00      	nop
 80108a0:	0801fa18 	.word	0x0801fa18
 80108a4:	0801fa48 	.word	0x0801fa48
 80108a8:	0801fa68 	.word	0x0801fa68

080108ac <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b086      	sub	sp, #24
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	60f8      	str	r0, [r7, #12]
 80108b4:	60b9      	str	r1, [r7, #8]
 80108b6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80108b8:	481a      	ldr	r0, [pc, #104]	@ (8010924 <tcpip_inpkt+0x78>)
 80108ba:	f00c f9d6 	bl	801cc6a <sys_mbox_valid>
 80108be:	4603      	mov	r3, r0
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d105      	bne.n	80108d0 <tcpip_inpkt+0x24>
 80108c4:	4b18      	ldr	r3, [pc, #96]	@ (8010928 <tcpip_inpkt+0x7c>)
 80108c6:	22fc      	movs	r2, #252	@ 0xfc
 80108c8:	4918      	ldr	r1, [pc, #96]	@ (801092c <tcpip_inpkt+0x80>)
 80108ca:	4819      	ldr	r0, [pc, #100]	@ (8010930 <tcpip_inpkt+0x84>)
 80108cc:	f00c ff92 	bl	801d7f4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80108d0:	2009      	movs	r0, #9
 80108d2:	f000 fe6b 	bl	80115ac <memp_malloc>
 80108d6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d102      	bne.n	80108e4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80108de:	f04f 33ff 	mov.w	r3, #4294967295
 80108e2:	e01a      	b.n	801091a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	2200      	movs	r2, #0
 80108e8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	68fa      	ldr	r2, [r7, #12]
 80108ee:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	68ba      	ldr	r2, [r7, #8]
 80108f4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	687a      	ldr	r2, [r7, #4]
 80108fa:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80108fc:	6979      	ldr	r1, [r7, #20]
 80108fe:	4809      	ldr	r0, [pc, #36]	@ (8010924 <tcpip_inpkt+0x78>)
 8010900:	f00c f968 	bl	801cbd4 <sys_mbox_trypost>
 8010904:	4603      	mov	r3, r0
 8010906:	2b00      	cmp	r3, #0
 8010908:	d006      	beq.n	8010918 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801090a:	6979      	ldr	r1, [r7, #20]
 801090c:	2009      	movs	r0, #9
 801090e:	f000 fec3 	bl	8011698 <memp_free>
    return ERR_MEM;
 8010912:	f04f 33ff 	mov.w	r3, #4294967295
 8010916:	e000      	b.n	801091a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010918:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801091a:	4618      	mov	r0, r3
 801091c:	3718      	adds	r7, #24
 801091e:	46bd      	mov	sp, r7
 8010920:	bd80      	pop	{r7, pc}
 8010922:	bf00      	nop
 8010924:	24009b0c 	.word	0x24009b0c
 8010928:	0801fa18 	.word	0x0801fa18
 801092c:	0801fa90 	.word	0x0801fa90
 8010930:	0801fa68 	.word	0x0801fa68

08010934 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010934:	b580      	push	{r7, lr}
 8010936:	b082      	sub	sp, #8
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
 801093c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010944:	f003 0318 	and.w	r3, r3, #24
 8010948:	2b00      	cmp	r3, #0
 801094a:	d006      	beq.n	801095a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801094c:	4a08      	ldr	r2, [pc, #32]	@ (8010970 <tcpip_input+0x3c>)
 801094e:	6839      	ldr	r1, [r7, #0]
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f7ff ffab 	bl	80108ac <tcpip_inpkt>
 8010956:	4603      	mov	r3, r0
 8010958:	e005      	b.n	8010966 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801095a:	4a06      	ldr	r2, [pc, #24]	@ (8010974 <tcpip_input+0x40>)
 801095c:	6839      	ldr	r1, [r7, #0]
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	f7ff ffa4 	bl	80108ac <tcpip_inpkt>
 8010964:	4603      	mov	r3, r0
}
 8010966:	4618      	mov	r0, r3
 8010968:	3708      	adds	r7, #8
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}
 801096e:	bf00      	nop
 8010970:	0801c9f5 	.word	0x0801c9f5
 8010974:	0801b8c1 	.word	0x0801b8c1

08010978 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8010978:	b580      	push	{r7, lr}
 801097a:	b084      	sub	sp, #16
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]
 8010980:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010982:	4819      	ldr	r0, [pc, #100]	@ (80109e8 <tcpip_try_callback+0x70>)
 8010984:	f00c f971 	bl	801cc6a <sys_mbox_valid>
 8010988:	4603      	mov	r3, r0
 801098a:	2b00      	cmp	r3, #0
 801098c:	d106      	bne.n	801099c <tcpip_try_callback+0x24>
 801098e:	4b17      	ldr	r3, [pc, #92]	@ (80109ec <tcpip_try_callback+0x74>)
 8010990:	f240 125d 	movw	r2, #349	@ 0x15d
 8010994:	4916      	ldr	r1, [pc, #88]	@ (80109f0 <tcpip_try_callback+0x78>)
 8010996:	4817      	ldr	r0, [pc, #92]	@ (80109f4 <tcpip_try_callback+0x7c>)
 8010998:	f00c ff2c 	bl	801d7f4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801099c:	2008      	movs	r0, #8
 801099e:	f000 fe05 	bl	80115ac <memp_malloc>
 80109a2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d102      	bne.n	80109b0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 80109aa:	f04f 33ff 	mov.w	r3, #4294967295
 80109ae:	e017      	b.n	80109e0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	2201      	movs	r2, #1
 80109b4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	687a      	ldr	r2, [r7, #4]
 80109ba:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	683a      	ldr	r2, [r7, #0]
 80109c0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80109c2:	68f9      	ldr	r1, [r7, #12]
 80109c4:	4808      	ldr	r0, [pc, #32]	@ (80109e8 <tcpip_try_callback+0x70>)
 80109c6:	f00c f905 	bl	801cbd4 <sys_mbox_trypost>
 80109ca:	4603      	mov	r3, r0
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d006      	beq.n	80109de <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80109d0:	68f9      	ldr	r1, [r7, #12]
 80109d2:	2008      	movs	r0, #8
 80109d4:	f000 fe60 	bl	8011698 <memp_free>
    return ERR_MEM;
 80109d8:	f04f 33ff 	mov.w	r3, #4294967295
 80109dc:	e000      	b.n	80109e0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80109de:	2300      	movs	r3, #0
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	3710      	adds	r7, #16
 80109e4:	46bd      	mov	sp, r7
 80109e6:	bd80      	pop	{r7, pc}
 80109e8:	24009b0c 	.word	0x24009b0c
 80109ec:	0801fa18 	.word	0x0801fa18
 80109f0:	0801fa90 	.word	0x0801fa90
 80109f4:	0801fa68 	.word	0x0801fa68

080109f8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b084      	sub	sp, #16
 80109fc:	af02      	add	r7, sp, #8
 80109fe:	6078      	str	r0, [r7, #4]
 8010a00:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010a02:	f000 f92d 	bl	8010c60 <lwip_init>

  tcpip_init_done = initfunc;
 8010a06:	4a17      	ldr	r2, [pc, #92]	@ (8010a64 <tcpip_init+0x6c>)
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010a0c:	4a16      	ldr	r2, [pc, #88]	@ (8010a68 <tcpip_init+0x70>)
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8010a12:	2106      	movs	r1, #6
 8010a14:	4815      	ldr	r0, [pc, #84]	@ (8010a6c <tcpip_init+0x74>)
 8010a16:	f00c f8c3 	bl	801cba0 <sys_mbox_new>
 8010a1a:	4603      	mov	r3, r0
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d006      	beq.n	8010a2e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010a20:	4b13      	ldr	r3, [pc, #76]	@ (8010a70 <tcpip_init+0x78>)
 8010a22:	f240 2261 	movw	r2, #609	@ 0x261
 8010a26:	4913      	ldr	r1, [pc, #76]	@ (8010a74 <tcpip_init+0x7c>)
 8010a28:	4813      	ldr	r0, [pc, #76]	@ (8010a78 <tcpip_init+0x80>)
 8010a2a:	f00c fee3 	bl	801d7f4 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010a2e:	4813      	ldr	r0, [pc, #76]	@ (8010a7c <tcpip_init+0x84>)
 8010a30:	f00c f938 	bl	801cca4 <sys_mutex_new>
 8010a34:	4603      	mov	r3, r0
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d006      	beq.n	8010a48 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8010a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8010a70 <tcpip_init+0x78>)
 8010a3c:	f240 2265 	movw	r2, #613	@ 0x265
 8010a40:	490f      	ldr	r1, [pc, #60]	@ (8010a80 <tcpip_init+0x88>)
 8010a42:	480d      	ldr	r0, [pc, #52]	@ (8010a78 <tcpip_init+0x80>)
 8010a44:	f00c fed6 	bl	801d7f4 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8010a48:	2318      	movs	r3, #24
 8010a4a:	9300      	str	r3, [sp, #0]
 8010a4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a50:	2200      	movs	r2, #0
 8010a52:	490c      	ldr	r1, [pc, #48]	@ (8010a84 <tcpip_init+0x8c>)
 8010a54:	480c      	ldr	r0, [pc, #48]	@ (8010a88 <tcpip_init+0x90>)
 8010a56:	f00c f957 	bl	801cd08 <sys_thread_new>
}
 8010a5a:	bf00      	nop
 8010a5c:	3708      	adds	r7, #8
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}
 8010a62:	bf00      	nop
 8010a64:	24009b04 	.word	0x24009b04
 8010a68:	24009b08 	.word	0x24009b08
 8010a6c:	24009b0c 	.word	0x24009b0c
 8010a70:	0801fa18 	.word	0x0801fa18
 8010a74:	0801faa0 	.word	0x0801faa0
 8010a78:	0801fa68 	.word	0x0801fa68
 8010a7c:	24009b10 	.word	0x24009b10
 8010a80:	0801fac4 	.word	0x0801fac4
 8010a84:	080107b5 	.word	0x080107b5
 8010a88:	0801fae8 	.word	0x0801fae8

08010a8c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8010a8c:	b480      	push	{r7}
 8010a8e:	b083      	sub	sp, #12
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	4603      	mov	r3, r0
 8010a94:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8010a96:	88fb      	ldrh	r3, [r7, #6]
 8010a98:	021b      	lsls	r3, r3, #8
 8010a9a:	b21a      	sxth	r2, r3
 8010a9c:	88fb      	ldrh	r3, [r7, #6]
 8010a9e:	0a1b      	lsrs	r3, r3, #8
 8010aa0:	b29b      	uxth	r3, r3
 8010aa2:	b21b      	sxth	r3, r3
 8010aa4:	4313      	orrs	r3, r2
 8010aa6:	b21b      	sxth	r3, r3
 8010aa8:	b29b      	uxth	r3, r3
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	370c      	adds	r7, #12
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab4:	4770      	bx	lr

08010ab6 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8010ab6:	b480      	push	{r7}
 8010ab8:	b083      	sub	sp, #12
 8010aba:	af00      	add	r7, sp, #0
 8010abc:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	061a      	lsls	r2, r3, #24
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	021b      	lsls	r3, r3, #8
 8010ac6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010aca:	431a      	orrs	r2, r3
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	0a1b      	lsrs	r3, r3, #8
 8010ad0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010ad4:	431a      	orrs	r2, r3
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	0e1b      	lsrs	r3, r3, #24
 8010ada:	4313      	orrs	r3, r2
}
 8010adc:	4618      	mov	r0, r3
 8010ade:	370c      	adds	r7, #12
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae6:	4770      	bx	lr

08010ae8 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8010ae8:	b480      	push	{r7}
 8010aea:	b089      	sub	sp, #36	@ 0x24
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
 8010af0:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 8010af6:	2300      	movs	r3, #0
 8010af8:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8010afa:	2300      	movs	r3, #0
 8010afc:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 8010afe:	69fb      	ldr	r3, [r7, #28]
 8010b00:	f003 0301 	and.w	r3, r3, #1
 8010b04:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8010b06:	693b      	ldr	r3, [r7, #16]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d00d      	beq.n	8010b28 <lwip_standard_chksum+0x40>
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	dd0a      	ble.n	8010b28 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 8010b12:	69fa      	ldr	r2, [r7, #28]
 8010b14:	1c53      	adds	r3, r2, #1
 8010b16:	61fb      	str	r3, [r7, #28]
 8010b18:	f107 030e 	add.w	r3, r7, #14
 8010b1c:	3301      	adds	r3, #1
 8010b1e:	7812      	ldrb	r2, [r2, #0]
 8010b20:	701a      	strb	r2, [r3, #0]
    len--;
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	3b01      	subs	r3, #1
 8010b26:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 8010b28:	69fb      	ldr	r3, [r7, #28]
 8010b2a:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 8010b2c:	e00a      	b.n	8010b44 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 8010b2e:	69bb      	ldr	r3, [r7, #24]
 8010b30:	1c9a      	adds	r2, r3, #2
 8010b32:	61ba      	str	r2, [r7, #24]
 8010b34:	881b      	ldrh	r3, [r3, #0]
 8010b36:	461a      	mov	r2, r3
 8010b38:	697b      	ldr	r3, [r7, #20]
 8010b3a:	4413      	add	r3, r2
 8010b3c:	617b      	str	r3, [r7, #20]
    len -= 2;
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	3b02      	subs	r3, #2
 8010b42:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 8010b44:	683b      	ldr	r3, [r7, #0]
 8010b46:	2b01      	cmp	r3, #1
 8010b48:	dcf1      	bgt.n	8010b2e <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8010b4a:	683b      	ldr	r3, [r7, #0]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	dd04      	ble.n	8010b5a <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8010b50:	f107 030e 	add.w	r3, r7, #14
 8010b54:	69ba      	ldr	r2, [r7, #24]
 8010b56:	7812      	ldrb	r2, [r2, #0]
 8010b58:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 8010b5a:	89fb      	ldrh	r3, [r7, #14]
 8010b5c:	461a      	mov	r2, r3
 8010b5e:	697b      	ldr	r3, [r7, #20]
 8010b60:	4413      	add	r3, r2
 8010b62:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	0c1a      	lsrs	r2, r3, #16
 8010b68:	697b      	ldr	r3, [r7, #20]
 8010b6a:	b29b      	uxth	r3, r3
 8010b6c:	4413      	add	r3, r2
 8010b6e:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 8010b70:	697b      	ldr	r3, [r7, #20]
 8010b72:	0c1a      	lsrs	r2, r3, #16
 8010b74:	697b      	ldr	r3, [r7, #20]
 8010b76:	b29b      	uxth	r3, r3
 8010b78:	4413      	add	r3, r2
 8010b7a:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 8010b7c:	693b      	ldr	r3, [r7, #16]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d007      	beq.n	8010b92 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 8010b82:	697b      	ldr	r3, [r7, #20]
 8010b84:	021b      	lsls	r3, r3, #8
 8010b86:	b29a      	uxth	r2, r3
 8010b88:	697b      	ldr	r3, [r7, #20]
 8010b8a:	0a1b      	lsrs	r3, r3, #8
 8010b8c:	b2db      	uxtb	r3, r3
 8010b8e:	4313      	orrs	r3, r2
 8010b90:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 8010b92:	697b      	ldr	r3, [r7, #20]
 8010b94:	b29b      	uxth	r3, r3
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	3724      	adds	r7, #36	@ 0x24
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba0:	4770      	bx	lr

08010ba2 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8010ba2:	b580      	push	{r7, lr}
 8010ba4:	b082      	sub	sp, #8
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	6078      	str	r0, [r7, #4]
 8010baa:	460b      	mov	r3, r1
 8010bac:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8010bae:	887b      	ldrh	r3, [r7, #2]
 8010bb0:	4619      	mov	r1, r3
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f7ff ff98 	bl	8010ae8 <lwip_standard_chksum>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	43db      	mvns	r3, r3
 8010bbc:	b29b      	uxth	r3, r3
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	3708      	adds	r7, #8
 8010bc2:	46bd      	mov	sp, r7
 8010bc4:	bd80      	pop	{r7, pc}

08010bc6 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 8010bc6:	b580      	push	{r7, lr}
 8010bc8:	b086      	sub	sp, #24
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 8010bce:	2300      	movs	r3, #0
 8010bd0:	60fb      	str	r3, [r7, #12]

  acc = 0;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	613b      	str	r3, [r7, #16]
 8010bda:	e02b      	b.n	8010c34 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8010bdc:	693b      	ldr	r3, [r7, #16]
 8010bde:	685a      	ldr	r2, [r3, #4]
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	895b      	ldrh	r3, [r3, #10]
 8010be4:	4619      	mov	r1, r3
 8010be6:	4610      	mov	r0, r2
 8010be8:	f7ff ff7e 	bl	8010ae8 <lwip_standard_chksum>
 8010bec:	4603      	mov	r3, r0
 8010bee:	461a      	mov	r2, r3
 8010bf0:	697b      	ldr	r3, [r7, #20]
 8010bf2:	4413      	add	r3, r2
 8010bf4:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	0c1a      	lsrs	r2, r3, #16
 8010bfa:	697b      	ldr	r3, [r7, #20]
 8010bfc:	b29b      	uxth	r3, r3
 8010bfe:	4413      	add	r3, r2
 8010c00:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 8010c02:	693b      	ldr	r3, [r7, #16]
 8010c04:	895b      	ldrh	r3, [r3, #10]
 8010c06:	f003 0301 	and.w	r3, r3, #1
 8010c0a:	b29b      	uxth	r3, r3
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d00e      	beq.n	8010c2e <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	bf0c      	ite	eq
 8010c16:	2301      	moveq	r3, #1
 8010c18:	2300      	movne	r3, #0
 8010c1a:	b2db      	uxtb	r3, r3
 8010c1c:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 8010c1e:	697b      	ldr	r3, [r7, #20]
 8010c20:	021b      	lsls	r3, r3, #8
 8010c22:	b29a      	uxth	r2, r3
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	0a1b      	lsrs	r3, r3, #8
 8010c28:	b2db      	uxtb	r3, r3
 8010c2a:	4313      	orrs	r3, r2
 8010c2c:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	613b      	str	r3, [r7, #16]
 8010c34:	693b      	ldr	r3, [r7, #16]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d1d0      	bne.n	8010bdc <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d007      	beq.n	8010c50 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 8010c40:	697b      	ldr	r3, [r7, #20]
 8010c42:	021b      	lsls	r3, r3, #8
 8010c44:	b29a      	uxth	r2, r3
 8010c46:	697b      	ldr	r3, [r7, #20]
 8010c48:	0a1b      	lsrs	r3, r3, #8
 8010c4a:	b2db      	uxtb	r3, r3
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 8010c50:	697b      	ldr	r3, [r7, #20]
 8010c52:	b29b      	uxth	r3, r3
 8010c54:	43db      	mvns	r3, r3
 8010c56:	b29b      	uxth	r3, r3
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3718      	adds	r7, #24
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}

08010c60 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b082      	sub	sp, #8
 8010c64:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010c66:	2300      	movs	r3, #0
 8010c68:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8010c6a:	f00c f80f 	bl	801cc8c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8010c6e:	f000 f8d5 	bl	8010e1c <mem_init>
  memp_init();
 8010c72:	f000 fc2d 	bl	80114d0 <memp_init>
  pbuf_init();
  netif_init();
 8010c76:	f000 fd39 	bl	80116ec <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010c7a:	f007 f939 	bl	8017ef0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8010c7e:	f001 fe65 	bl	801294c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8010c82:	f007 f87b 	bl	8017d7c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010c86:	bf00      	nop
 8010c88:	3708      	adds	r7, #8
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bd80      	pop	{r7, pc}
	...

08010c90 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8010c90:	b480      	push	{r7}
 8010c92:	b083      	sub	sp, #12
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	4603      	mov	r3, r0
 8010c98:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8010c9a:	4b05      	ldr	r3, [pc, #20]	@ (8010cb0 <ptr_to_mem+0x20>)
 8010c9c:	681a      	ldr	r2, [r3, #0]
 8010c9e:	88fb      	ldrh	r3, [r7, #6]
 8010ca0:	4413      	add	r3, r2
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	370c      	adds	r7, #12
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cac:	4770      	bx	lr
 8010cae:	bf00      	nop
 8010cb0:	24009b2c 	.word	0x24009b2c

08010cb4 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8010cb4:	b480      	push	{r7}
 8010cb6:	b083      	sub	sp, #12
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8010cbc:	4b05      	ldr	r3, [pc, #20]	@ (8010cd4 <mem_to_ptr+0x20>)
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	687a      	ldr	r2, [r7, #4]
 8010cc2:	1ad3      	subs	r3, r2, r3
 8010cc4:	b29b      	uxth	r3, r3
}
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	370c      	adds	r7, #12
 8010cca:	46bd      	mov	sp, r7
 8010ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd0:	4770      	bx	lr
 8010cd2:	bf00      	nop
 8010cd4:	24009b2c 	.word	0x24009b2c

08010cd8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8010cd8:	b590      	push	{r4, r7, lr}
 8010cda:	b085      	sub	sp, #20
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8010ce0:	4b45      	ldr	r3, [pc, #276]	@ (8010df8 <plug_holes+0x120>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	687a      	ldr	r2, [r7, #4]
 8010ce6:	429a      	cmp	r2, r3
 8010ce8:	d206      	bcs.n	8010cf8 <plug_holes+0x20>
 8010cea:	4b44      	ldr	r3, [pc, #272]	@ (8010dfc <plug_holes+0x124>)
 8010cec:	f240 12df 	movw	r2, #479	@ 0x1df
 8010cf0:	4943      	ldr	r1, [pc, #268]	@ (8010e00 <plug_holes+0x128>)
 8010cf2:	4844      	ldr	r0, [pc, #272]	@ (8010e04 <plug_holes+0x12c>)
 8010cf4:	f00c fd7e 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010cf8:	4b43      	ldr	r3, [pc, #268]	@ (8010e08 <plug_holes+0x130>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	687a      	ldr	r2, [r7, #4]
 8010cfe:	429a      	cmp	r2, r3
 8010d00:	d306      	bcc.n	8010d10 <plug_holes+0x38>
 8010d02:	4b3e      	ldr	r3, [pc, #248]	@ (8010dfc <plug_holes+0x124>)
 8010d04:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8010d08:	4940      	ldr	r1, [pc, #256]	@ (8010e0c <plug_holes+0x134>)
 8010d0a:	483e      	ldr	r0, [pc, #248]	@ (8010e04 <plug_holes+0x12c>)
 8010d0c:	f00c fd72 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	791b      	ldrb	r3, [r3, #4]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d006      	beq.n	8010d26 <plug_holes+0x4e>
 8010d18:	4b38      	ldr	r3, [pc, #224]	@ (8010dfc <plug_holes+0x124>)
 8010d1a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8010d1e:	493c      	ldr	r1, [pc, #240]	@ (8010e10 <plug_holes+0x138>)
 8010d20:	4838      	ldr	r0, [pc, #224]	@ (8010e04 <plug_holes+0x12c>)
 8010d22:	f00c fd67 	bl	801d7f4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	881b      	ldrh	r3, [r3, #0]
 8010d2a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010d2e:	d906      	bls.n	8010d3e <plug_holes+0x66>
 8010d30:	4b32      	ldr	r3, [pc, #200]	@ (8010dfc <plug_holes+0x124>)
 8010d32:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8010d36:	4937      	ldr	r1, [pc, #220]	@ (8010e14 <plug_holes+0x13c>)
 8010d38:	4832      	ldr	r0, [pc, #200]	@ (8010e04 <plug_holes+0x12c>)
 8010d3a:	f00c fd5b 	bl	801d7f4 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	881b      	ldrh	r3, [r3, #0]
 8010d42:	4618      	mov	r0, r3
 8010d44:	f7ff ffa4 	bl	8010c90 <ptr_to_mem>
 8010d48:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8010d4a:	687a      	ldr	r2, [r7, #4]
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	429a      	cmp	r2, r3
 8010d50:	d024      	beq.n	8010d9c <plug_holes+0xc4>
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	791b      	ldrb	r3, [r3, #4]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d120      	bne.n	8010d9c <plug_holes+0xc4>
 8010d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8010e08 <plug_holes+0x130>)
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	68fa      	ldr	r2, [r7, #12]
 8010d60:	429a      	cmp	r2, r3
 8010d62:	d01b      	beq.n	8010d9c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010d64:	4b2c      	ldr	r3, [pc, #176]	@ (8010e18 <plug_holes+0x140>)
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	68fa      	ldr	r2, [r7, #12]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d102      	bne.n	8010d74 <plug_holes+0x9c>
      lfree = mem;
 8010d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8010e18 <plug_holes+0x140>)
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	881a      	ldrh	r2, [r3, #0]
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	881b      	ldrh	r3, [r3, #0]
 8010d80:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010d84:	d00a      	beq.n	8010d9c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	881b      	ldrh	r3, [r3, #0]
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	f7ff ff80 	bl	8010c90 <ptr_to_mem>
 8010d90:	4604      	mov	r4, r0
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f7ff ff8e 	bl	8010cb4 <mem_to_ptr>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	885b      	ldrh	r3, [r3, #2]
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7ff ff75 	bl	8010c90 <ptr_to_mem>
 8010da6:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010da8:	68ba      	ldr	r2, [r7, #8]
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	429a      	cmp	r2, r3
 8010dae:	d01f      	beq.n	8010df0 <plug_holes+0x118>
 8010db0:	68bb      	ldr	r3, [r7, #8]
 8010db2:	791b      	ldrb	r3, [r3, #4]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d11b      	bne.n	8010df0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8010db8:	4b17      	ldr	r3, [pc, #92]	@ (8010e18 <plug_holes+0x140>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	687a      	ldr	r2, [r7, #4]
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d102      	bne.n	8010dc8 <plug_holes+0xf0>
      lfree = pmem;
 8010dc2:	4a15      	ldr	r2, [pc, #84]	@ (8010e18 <plug_holes+0x140>)
 8010dc4:	68bb      	ldr	r3, [r7, #8]
 8010dc6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	881a      	ldrh	r2, [r3, #0]
 8010dcc:	68bb      	ldr	r3, [r7, #8]
 8010dce:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	881b      	ldrh	r3, [r3, #0]
 8010dd4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010dd8:	d00a      	beq.n	8010df0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	881b      	ldrh	r3, [r3, #0]
 8010dde:	4618      	mov	r0, r3
 8010de0:	f7ff ff56 	bl	8010c90 <ptr_to_mem>
 8010de4:	4604      	mov	r4, r0
 8010de6:	68b8      	ldr	r0, [r7, #8]
 8010de8:	f7ff ff64 	bl	8010cb4 <mem_to_ptr>
 8010dec:	4603      	mov	r3, r0
 8010dee:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8010df0:	bf00      	nop
 8010df2:	3714      	adds	r7, #20
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd90      	pop	{r4, r7, pc}
 8010df8:	24009b2c 	.word	0x24009b2c
 8010dfc:	0801faf8 	.word	0x0801faf8
 8010e00:	0801fb28 	.word	0x0801fb28
 8010e04:	0801fb40 	.word	0x0801fb40
 8010e08:	24009b30 	.word	0x24009b30
 8010e0c:	0801fb68 	.word	0x0801fb68
 8010e10:	0801fb84 	.word	0x0801fb84
 8010e14:	0801fba0 	.word	0x0801fba0
 8010e18:	24009b38 	.word	0x24009b38

08010e1c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b082      	sub	sp, #8
 8010e20:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8010e22:	4b1d      	ldr	r3, [pc, #116]	@ (8010e98 <mem_init+0x7c>)
 8010e24:	4a1d      	ldr	r2, [pc, #116]	@ (8010e9c <mem_init+0x80>)
 8010e26:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8010e28:	4b1b      	ldr	r3, [pc, #108]	@ (8010e98 <mem_init+0x7c>)
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010e34:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2200      	movs	r2, #0
 8010e3a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8010e42:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8010e46:	f7ff ff23 	bl	8010c90 <ptr_to_mem>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	4a14      	ldr	r2, [pc, #80]	@ (8010ea0 <mem_init+0x84>)
 8010e4e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010e50:	4b13      	ldr	r3, [pc, #76]	@ (8010ea0 <mem_init+0x84>)
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	2201      	movs	r2, #1
 8010e56:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010e58:	4b11      	ldr	r3, [pc, #68]	@ (8010ea0 <mem_init+0x84>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010e60:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010e62:	4b0f      	ldr	r3, [pc, #60]	@ (8010ea0 <mem_init+0x84>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010e6a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8010e98 <mem_init+0x7c>)
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	4a0c      	ldr	r2, [pc, #48]	@ (8010ea4 <mem_init+0x88>)
 8010e72:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010e74:	480c      	ldr	r0, [pc, #48]	@ (8010ea8 <mem_init+0x8c>)
 8010e76:	f00b ff15 	bl	801cca4 <sys_mutex_new>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d006      	beq.n	8010e8e <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010e80:	4b0a      	ldr	r3, [pc, #40]	@ (8010eac <mem_init+0x90>)
 8010e82:	f240 221f 	movw	r2, #543	@ 0x21f
 8010e86:	490a      	ldr	r1, [pc, #40]	@ (8010eb0 <mem_init+0x94>)
 8010e88:	480a      	ldr	r0, [pc, #40]	@ (8010eb4 <mem_init+0x98>)
 8010e8a:	f00c fcb3 	bl	801d7f4 <iprintf>
  }
}
 8010e8e:	bf00      	nop
 8010e90:	3708      	adds	r7, #8
 8010e92:	46bd      	mov	sp, r7
 8010e94:	bd80      	pop	{r7, pc}
 8010e96:	bf00      	nop
 8010e98:	24009b2c 	.word	0x24009b2c
 8010e9c:	30004000 	.word	0x30004000
 8010ea0:	24009b30 	.word	0x24009b30
 8010ea4:	24009b38 	.word	0x24009b38
 8010ea8:	24009b34 	.word	0x24009b34
 8010eac:	0801faf8 	.word	0x0801faf8
 8010eb0:	0801fbcc 	.word	0x0801fbcc
 8010eb4:	0801fb40 	.word	0x0801fb40

08010eb8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8010eb8:	b580      	push	{r7, lr}
 8010eba:	b086      	sub	sp, #24
 8010ebc:	af00      	add	r7, sp, #0
 8010ebe:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8010ec0:	6878      	ldr	r0, [r7, #4]
 8010ec2:	f7ff fef7 	bl	8010cb4 <mem_to_ptr>
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	881b      	ldrh	r3, [r3, #0]
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f7ff fede 	bl	8010c90 <ptr_to_mem>
 8010ed4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	885b      	ldrh	r3, [r3, #2]
 8010eda:	4618      	mov	r0, r3
 8010edc:	f7ff fed8 	bl	8010c90 <ptr_to_mem>
 8010ee0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	881b      	ldrh	r3, [r3, #0]
 8010ee6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010eea:	d818      	bhi.n	8010f1e <mem_link_valid+0x66>
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	885b      	ldrh	r3, [r3, #2]
 8010ef0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010ef4:	d813      	bhi.n	8010f1e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010efa:	8afa      	ldrh	r2, [r7, #22]
 8010efc:	429a      	cmp	r2, r3
 8010efe:	d004      	beq.n	8010f0a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	881b      	ldrh	r3, [r3, #0]
 8010f04:	8afa      	ldrh	r2, [r7, #22]
 8010f06:	429a      	cmp	r2, r3
 8010f08:	d109      	bne.n	8010f1e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010f0a:	4b08      	ldr	r3, [pc, #32]	@ (8010f2c <mem_link_valid+0x74>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010f0e:	693a      	ldr	r2, [r7, #16]
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d006      	beq.n	8010f22 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010f14:	693b      	ldr	r3, [r7, #16]
 8010f16:	885b      	ldrh	r3, [r3, #2]
 8010f18:	8afa      	ldrh	r2, [r7, #22]
 8010f1a:	429a      	cmp	r2, r3
 8010f1c:	d001      	beq.n	8010f22 <mem_link_valid+0x6a>
    return 0;
 8010f1e:	2300      	movs	r3, #0
 8010f20:	e000      	b.n	8010f24 <mem_link_valid+0x6c>
  }
  return 1;
 8010f22:	2301      	movs	r3, #1
}
 8010f24:	4618      	mov	r0, r3
 8010f26:	3718      	adds	r7, #24
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	bd80      	pop	{r7, pc}
 8010f2c:	24009b30 	.word	0x24009b30

08010f30 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b088      	sub	sp, #32
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d070      	beq.n	8011020 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	f003 0303 	and.w	r3, r3, #3
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d00d      	beq.n	8010f64 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8010f48:	4b37      	ldr	r3, [pc, #220]	@ (8011028 <mem_free+0xf8>)
 8010f4a:	f240 2273 	movw	r2, #627	@ 0x273
 8010f4e:	4937      	ldr	r1, [pc, #220]	@ (801102c <mem_free+0xfc>)
 8010f50:	4837      	ldr	r0, [pc, #220]	@ (8011030 <mem_free+0x100>)
 8010f52:	f00c fc4f 	bl	801d7f4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010f56:	f00b fef7 	bl	801cd48 <sys_arch_protect>
 8010f5a:	60f8      	str	r0, [r7, #12]
 8010f5c:	68f8      	ldr	r0, [r7, #12]
 8010f5e:	f00b ff01 	bl	801cd64 <sys_arch_unprotect>
    return;
 8010f62:	e05e      	b.n	8011022 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	3b08      	subs	r3, #8
 8010f68:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8010f6a:	4b32      	ldr	r3, [pc, #200]	@ (8011034 <mem_free+0x104>)
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	69fa      	ldr	r2, [r7, #28]
 8010f70:	429a      	cmp	r2, r3
 8010f72:	d306      	bcc.n	8010f82 <mem_free+0x52>
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	f103 020c 	add.w	r2, r3, #12
 8010f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8011038 <mem_free+0x108>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	429a      	cmp	r2, r3
 8010f80:	d90d      	bls.n	8010f9e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8010f82:	4b29      	ldr	r3, [pc, #164]	@ (8011028 <mem_free+0xf8>)
 8010f84:	f240 227f 	movw	r2, #639	@ 0x27f
 8010f88:	492c      	ldr	r1, [pc, #176]	@ (801103c <mem_free+0x10c>)
 8010f8a:	4829      	ldr	r0, [pc, #164]	@ (8011030 <mem_free+0x100>)
 8010f8c:	f00c fc32 	bl	801d7f4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010f90:	f00b feda 	bl	801cd48 <sys_arch_protect>
 8010f94:	6138      	str	r0, [r7, #16]
 8010f96:	6938      	ldr	r0, [r7, #16]
 8010f98:	f00b fee4 	bl	801cd64 <sys_arch_unprotect>
    return;
 8010f9c:	e041      	b.n	8011022 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8010f9e:	4828      	ldr	r0, [pc, #160]	@ (8011040 <mem_free+0x110>)
 8010fa0:	f00b fe96 	bl	801ccd0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8010fa4:	69fb      	ldr	r3, [r7, #28]
 8010fa6:	791b      	ldrb	r3, [r3, #4]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d110      	bne.n	8010fce <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8010fac:	4b1e      	ldr	r3, [pc, #120]	@ (8011028 <mem_free+0xf8>)
 8010fae:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8010fb2:	4924      	ldr	r1, [pc, #144]	@ (8011044 <mem_free+0x114>)
 8010fb4:	481e      	ldr	r0, [pc, #120]	@ (8011030 <mem_free+0x100>)
 8010fb6:	f00c fc1d 	bl	801d7f4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8010fba:	4821      	ldr	r0, [pc, #132]	@ (8011040 <mem_free+0x110>)
 8010fbc:	f00b fe97 	bl	801ccee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010fc0:	f00b fec2 	bl	801cd48 <sys_arch_protect>
 8010fc4:	6178      	str	r0, [r7, #20]
 8010fc6:	6978      	ldr	r0, [r7, #20]
 8010fc8:	f00b fecc 	bl	801cd64 <sys_arch_unprotect>
    return;
 8010fcc:	e029      	b.n	8011022 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8010fce:	69f8      	ldr	r0, [r7, #28]
 8010fd0:	f7ff ff72 	bl	8010eb8 <mem_link_valid>
 8010fd4:	4603      	mov	r3, r0
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d110      	bne.n	8010ffc <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8010fda:	4b13      	ldr	r3, [pc, #76]	@ (8011028 <mem_free+0xf8>)
 8010fdc:	f240 2295 	movw	r2, #661	@ 0x295
 8010fe0:	4919      	ldr	r1, [pc, #100]	@ (8011048 <mem_free+0x118>)
 8010fe2:	4813      	ldr	r0, [pc, #76]	@ (8011030 <mem_free+0x100>)
 8010fe4:	f00c fc06 	bl	801d7f4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8010fe8:	4815      	ldr	r0, [pc, #84]	@ (8011040 <mem_free+0x110>)
 8010fea:	f00b fe80 	bl	801ccee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010fee:	f00b feab 	bl	801cd48 <sys_arch_protect>
 8010ff2:	61b8      	str	r0, [r7, #24]
 8010ff4:	69b8      	ldr	r0, [r7, #24]
 8010ff6:	f00b feb5 	bl	801cd64 <sys_arch_unprotect>
    return;
 8010ffa:	e012      	b.n	8011022 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8010ffc:	69fb      	ldr	r3, [r7, #28]
 8010ffe:	2200      	movs	r2, #0
 8011000:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011002:	4b12      	ldr	r3, [pc, #72]	@ (801104c <mem_free+0x11c>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	69fa      	ldr	r2, [r7, #28]
 8011008:	429a      	cmp	r2, r3
 801100a:	d202      	bcs.n	8011012 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 801100c:	4a0f      	ldr	r2, [pc, #60]	@ (801104c <mem_free+0x11c>)
 801100e:	69fb      	ldr	r3, [r7, #28]
 8011010:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011012:	69f8      	ldr	r0, [r7, #28]
 8011014:	f7ff fe60 	bl	8010cd8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011018:	4809      	ldr	r0, [pc, #36]	@ (8011040 <mem_free+0x110>)
 801101a:	f00b fe68 	bl	801ccee <sys_mutex_unlock>
 801101e:	e000      	b.n	8011022 <mem_free+0xf2>
    return;
 8011020:	bf00      	nop
}
 8011022:	3720      	adds	r7, #32
 8011024:	46bd      	mov	sp, r7
 8011026:	bd80      	pop	{r7, pc}
 8011028:	0801faf8 	.word	0x0801faf8
 801102c:	0801fbe8 	.word	0x0801fbe8
 8011030:	0801fb40 	.word	0x0801fb40
 8011034:	24009b2c 	.word	0x24009b2c
 8011038:	24009b30 	.word	0x24009b30
 801103c:	0801fc0c 	.word	0x0801fc0c
 8011040:	24009b34 	.word	0x24009b34
 8011044:	0801fc28 	.word	0x0801fc28
 8011048:	0801fc50 	.word	0x0801fc50
 801104c:	24009b38 	.word	0x24009b38

08011050 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b088      	sub	sp, #32
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	460b      	mov	r3, r1
 801105a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801105c:	887b      	ldrh	r3, [r7, #2]
 801105e:	3303      	adds	r3, #3
 8011060:	b29b      	uxth	r3, r3
 8011062:	f023 0303 	bic.w	r3, r3, #3
 8011066:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011068:	8bfb      	ldrh	r3, [r7, #30]
 801106a:	2b0b      	cmp	r3, #11
 801106c:	d801      	bhi.n	8011072 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801106e:	230c      	movs	r3, #12
 8011070:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011072:	8bfb      	ldrh	r3, [r7, #30]
 8011074:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011078:	d803      	bhi.n	8011082 <mem_trim+0x32>
 801107a:	8bfa      	ldrh	r2, [r7, #30]
 801107c:	887b      	ldrh	r3, [r7, #2]
 801107e:	429a      	cmp	r2, r3
 8011080:	d201      	bcs.n	8011086 <mem_trim+0x36>
    return NULL;
 8011082:	2300      	movs	r3, #0
 8011084:	e0d8      	b.n	8011238 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011086:	4b6e      	ldr	r3, [pc, #440]	@ (8011240 <mem_trim+0x1f0>)
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	687a      	ldr	r2, [r7, #4]
 801108c:	429a      	cmp	r2, r3
 801108e:	d304      	bcc.n	801109a <mem_trim+0x4a>
 8011090:	4b6c      	ldr	r3, [pc, #432]	@ (8011244 <mem_trim+0x1f4>)
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	687a      	ldr	r2, [r7, #4]
 8011096:	429a      	cmp	r2, r3
 8011098:	d306      	bcc.n	80110a8 <mem_trim+0x58>
 801109a:	4b6b      	ldr	r3, [pc, #428]	@ (8011248 <mem_trim+0x1f8>)
 801109c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80110a0:	496a      	ldr	r1, [pc, #424]	@ (801124c <mem_trim+0x1fc>)
 80110a2:	486b      	ldr	r0, [pc, #428]	@ (8011250 <mem_trim+0x200>)
 80110a4:	f00c fba6 	bl	801d7f4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80110a8:	4b65      	ldr	r3, [pc, #404]	@ (8011240 <mem_trim+0x1f0>)
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	687a      	ldr	r2, [r7, #4]
 80110ae:	429a      	cmp	r2, r3
 80110b0:	d304      	bcc.n	80110bc <mem_trim+0x6c>
 80110b2:	4b64      	ldr	r3, [pc, #400]	@ (8011244 <mem_trim+0x1f4>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	687a      	ldr	r2, [r7, #4]
 80110b8:	429a      	cmp	r2, r3
 80110ba:	d307      	bcc.n	80110cc <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80110bc:	f00b fe44 	bl	801cd48 <sys_arch_protect>
 80110c0:	60b8      	str	r0, [r7, #8]
 80110c2:	68b8      	ldr	r0, [r7, #8]
 80110c4:	f00b fe4e 	bl	801cd64 <sys_arch_unprotect>
    return rmem;
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	e0b5      	b.n	8011238 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	3b08      	subs	r3, #8
 80110d0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80110d2:	69b8      	ldr	r0, [r7, #24]
 80110d4:	f7ff fdee 	bl	8010cb4 <mem_to_ptr>
 80110d8:	4603      	mov	r3, r0
 80110da:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80110dc:	69bb      	ldr	r3, [r7, #24]
 80110de:	881a      	ldrh	r2, [r3, #0]
 80110e0:	8afb      	ldrh	r3, [r7, #22]
 80110e2:	1ad3      	subs	r3, r2, r3
 80110e4:	b29b      	uxth	r3, r3
 80110e6:	3b08      	subs	r3, #8
 80110e8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80110ea:	8bfa      	ldrh	r2, [r7, #30]
 80110ec:	8abb      	ldrh	r3, [r7, #20]
 80110ee:	429a      	cmp	r2, r3
 80110f0:	d906      	bls.n	8011100 <mem_trim+0xb0>
 80110f2:	4b55      	ldr	r3, [pc, #340]	@ (8011248 <mem_trim+0x1f8>)
 80110f4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80110f8:	4956      	ldr	r1, [pc, #344]	@ (8011254 <mem_trim+0x204>)
 80110fa:	4855      	ldr	r0, [pc, #340]	@ (8011250 <mem_trim+0x200>)
 80110fc:	f00c fb7a 	bl	801d7f4 <iprintf>
  if (newsize > size) {
 8011100:	8bfa      	ldrh	r2, [r7, #30]
 8011102:	8abb      	ldrh	r3, [r7, #20]
 8011104:	429a      	cmp	r2, r3
 8011106:	d901      	bls.n	801110c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8011108:	2300      	movs	r3, #0
 801110a:	e095      	b.n	8011238 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 801110c:	8bfa      	ldrh	r2, [r7, #30]
 801110e:	8abb      	ldrh	r3, [r7, #20]
 8011110:	429a      	cmp	r2, r3
 8011112:	d101      	bne.n	8011118 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	e08f      	b.n	8011238 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011118:	484f      	ldr	r0, [pc, #316]	@ (8011258 <mem_trim+0x208>)
 801111a:	f00b fdd9 	bl	801ccd0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801111e:	69bb      	ldr	r3, [r7, #24]
 8011120:	881b      	ldrh	r3, [r3, #0]
 8011122:	4618      	mov	r0, r3
 8011124:	f7ff fdb4 	bl	8010c90 <ptr_to_mem>
 8011128:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801112a:	693b      	ldr	r3, [r7, #16]
 801112c:	791b      	ldrb	r3, [r3, #4]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d13f      	bne.n	80111b2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011132:	69bb      	ldr	r3, [r7, #24]
 8011134:	881b      	ldrh	r3, [r3, #0]
 8011136:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801113a:	d106      	bne.n	801114a <mem_trim+0xfa>
 801113c:	4b42      	ldr	r3, [pc, #264]	@ (8011248 <mem_trim+0x1f8>)
 801113e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8011142:	4946      	ldr	r1, [pc, #280]	@ (801125c <mem_trim+0x20c>)
 8011144:	4842      	ldr	r0, [pc, #264]	@ (8011250 <mem_trim+0x200>)
 8011146:	f00c fb55 	bl	801d7f4 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801114a:	693b      	ldr	r3, [r7, #16]
 801114c:	881b      	ldrh	r3, [r3, #0]
 801114e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011150:	8afa      	ldrh	r2, [r7, #22]
 8011152:	8bfb      	ldrh	r3, [r7, #30]
 8011154:	4413      	add	r3, r2
 8011156:	b29b      	uxth	r3, r3
 8011158:	3308      	adds	r3, #8
 801115a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 801115c:	4b40      	ldr	r3, [pc, #256]	@ (8011260 <mem_trim+0x210>)
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	693a      	ldr	r2, [r7, #16]
 8011162:	429a      	cmp	r2, r3
 8011164:	d106      	bne.n	8011174 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8011166:	89fb      	ldrh	r3, [r7, #14]
 8011168:	4618      	mov	r0, r3
 801116a:	f7ff fd91 	bl	8010c90 <ptr_to_mem>
 801116e:	4603      	mov	r3, r0
 8011170:	4a3b      	ldr	r2, [pc, #236]	@ (8011260 <mem_trim+0x210>)
 8011172:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011174:	89fb      	ldrh	r3, [r7, #14]
 8011176:	4618      	mov	r0, r3
 8011178:	f7ff fd8a 	bl	8010c90 <ptr_to_mem>
 801117c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801117e:	693b      	ldr	r3, [r7, #16]
 8011180:	2200      	movs	r2, #0
 8011182:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011184:	693b      	ldr	r3, [r7, #16]
 8011186:	89ba      	ldrh	r2, [r7, #12]
 8011188:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801118a:	693b      	ldr	r3, [r7, #16]
 801118c:	8afa      	ldrh	r2, [r7, #22]
 801118e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011190:	69bb      	ldr	r3, [r7, #24]
 8011192:	89fa      	ldrh	r2, [r7, #14]
 8011194:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011196:	693b      	ldr	r3, [r7, #16]
 8011198:	881b      	ldrh	r3, [r3, #0]
 801119a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801119e:	d047      	beq.n	8011230 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80111a0:	693b      	ldr	r3, [r7, #16]
 80111a2:	881b      	ldrh	r3, [r3, #0]
 80111a4:	4618      	mov	r0, r3
 80111a6:	f7ff fd73 	bl	8010c90 <ptr_to_mem>
 80111aa:	4602      	mov	r2, r0
 80111ac:	89fb      	ldrh	r3, [r7, #14]
 80111ae:	8053      	strh	r3, [r2, #2]
 80111b0:	e03e      	b.n	8011230 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80111b2:	8bfb      	ldrh	r3, [r7, #30]
 80111b4:	f103 0214 	add.w	r2, r3, #20
 80111b8:	8abb      	ldrh	r3, [r7, #20]
 80111ba:	429a      	cmp	r2, r3
 80111bc:	d838      	bhi.n	8011230 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80111be:	8afa      	ldrh	r2, [r7, #22]
 80111c0:	8bfb      	ldrh	r3, [r7, #30]
 80111c2:	4413      	add	r3, r2
 80111c4:	b29b      	uxth	r3, r3
 80111c6:	3308      	adds	r3, #8
 80111c8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80111ca:	69bb      	ldr	r3, [r7, #24]
 80111cc:	881b      	ldrh	r3, [r3, #0]
 80111ce:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80111d2:	d106      	bne.n	80111e2 <mem_trim+0x192>
 80111d4:	4b1c      	ldr	r3, [pc, #112]	@ (8011248 <mem_trim+0x1f8>)
 80111d6:	f240 3216 	movw	r2, #790	@ 0x316
 80111da:	4920      	ldr	r1, [pc, #128]	@ (801125c <mem_trim+0x20c>)
 80111dc:	481c      	ldr	r0, [pc, #112]	@ (8011250 <mem_trim+0x200>)
 80111de:	f00c fb09 	bl	801d7f4 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80111e2:	89fb      	ldrh	r3, [r7, #14]
 80111e4:	4618      	mov	r0, r3
 80111e6:	f7ff fd53 	bl	8010c90 <ptr_to_mem>
 80111ea:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80111ec:	4b1c      	ldr	r3, [pc, #112]	@ (8011260 <mem_trim+0x210>)
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	693a      	ldr	r2, [r7, #16]
 80111f2:	429a      	cmp	r2, r3
 80111f4:	d202      	bcs.n	80111fc <mem_trim+0x1ac>
      lfree = mem2;
 80111f6:	4a1a      	ldr	r2, [pc, #104]	@ (8011260 <mem_trim+0x210>)
 80111f8:	693b      	ldr	r3, [r7, #16]
 80111fa:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80111fc:	693b      	ldr	r3, [r7, #16]
 80111fe:	2200      	movs	r2, #0
 8011200:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8011202:	69bb      	ldr	r3, [r7, #24]
 8011204:	881a      	ldrh	r2, [r3, #0]
 8011206:	693b      	ldr	r3, [r7, #16]
 8011208:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801120a:	693b      	ldr	r3, [r7, #16]
 801120c:	8afa      	ldrh	r2, [r7, #22]
 801120e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8011210:	69bb      	ldr	r3, [r7, #24]
 8011212:	89fa      	ldrh	r2, [r7, #14]
 8011214:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011216:	693b      	ldr	r3, [r7, #16]
 8011218:	881b      	ldrh	r3, [r3, #0]
 801121a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801121e:	d007      	beq.n	8011230 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	881b      	ldrh	r3, [r3, #0]
 8011224:	4618      	mov	r0, r3
 8011226:	f7ff fd33 	bl	8010c90 <ptr_to_mem>
 801122a:	4602      	mov	r2, r0
 801122c:	89fb      	ldrh	r3, [r7, #14]
 801122e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011230:	4809      	ldr	r0, [pc, #36]	@ (8011258 <mem_trim+0x208>)
 8011232:	f00b fd5c 	bl	801ccee <sys_mutex_unlock>
  return rmem;
 8011236:	687b      	ldr	r3, [r7, #4]
}
 8011238:	4618      	mov	r0, r3
 801123a:	3720      	adds	r7, #32
 801123c:	46bd      	mov	sp, r7
 801123e:	bd80      	pop	{r7, pc}
 8011240:	24009b2c 	.word	0x24009b2c
 8011244:	24009b30 	.word	0x24009b30
 8011248:	0801faf8 	.word	0x0801faf8
 801124c:	0801fc84 	.word	0x0801fc84
 8011250:	0801fb40 	.word	0x0801fb40
 8011254:	0801fc9c 	.word	0x0801fc9c
 8011258:	24009b34 	.word	0x24009b34
 801125c:	0801fcbc 	.word	0x0801fcbc
 8011260:	24009b38 	.word	0x24009b38

08011264 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8011264:	b580      	push	{r7, lr}
 8011266:	b088      	sub	sp, #32
 8011268:	af00      	add	r7, sp, #0
 801126a:	4603      	mov	r3, r0
 801126c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801126e:	88fb      	ldrh	r3, [r7, #6]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d101      	bne.n	8011278 <mem_malloc+0x14>
    return NULL;
 8011274:	2300      	movs	r3, #0
 8011276:	e0e2      	b.n	801143e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8011278:	88fb      	ldrh	r3, [r7, #6]
 801127a:	3303      	adds	r3, #3
 801127c:	b29b      	uxth	r3, r3
 801127e:	f023 0303 	bic.w	r3, r3, #3
 8011282:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8011284:	8bbb      	ldrh	r3, [r7, #28]
 8011286:	2b0b      	cmp	r3, #11
 8011288:	d801      	bhi.n	801128e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801128a:	230c      	movs	r3, #12
 801128c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801128e:	8bbb      	ldrh	r3, [r7, #28]
 8011290:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011294:	d803      	bhi.n	801129e <mem_malloc+0x3a>
 8011296:	8bba      	ldrh	r2, [r7, #28]
 8011298:	88fb      	ldrh	r3, [r7, #6]
 801129a:	429a      	cmp	r2, r3
 801129c:	d201      	bcs.n	80112a2 <mem_malloc+0x3e>
    return NULL;
 801129e:	2300      	movs	r3, #0
 80112a0:	e0cd      	b.n	801143e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80112a2:	4869      	ldr	r0, [pc, #420]	@ (8011448 <mem_malloc+0x1e4>)
 80112a4:	f00b fd14 	bl	801ccd0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80112a8:	4b68      	ldr	r3, [pc, #416]	@ (801144c <mem_malloc+0x1e8>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	4618      	mov	r0, r3
 80112ae:	f7ff fd01 	bl	8010cb4 <mem_to_ptr>
 80112b2:	4603      	mov	r3, r0
 80112b4:	83fb      	strh	r3, [r7, #30]
 80112b6:	e0b7      	b.n	8011428 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80112b8:	8bfb      	ldrh	r3, [r7, #30]
 80112ba:	4618      	mov	r0, r3
 80112bc:	f7ff fce8 	bl	8010c90 <ptr_to_mem>
 80112c0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80112c2:	697b      	ldr	r3, [r7, #20]
 80112c4:	791b      	ldrb	r3, [r3, #4]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	f040 80a7 	bne.w	801141a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80112cc:	697b      	ldr	r3, [r7, #20]
 80112ce:	881b      	ldrh	r3, [r3, #0]
 80112d0:	461a      	mov	r2, r3
 80112d2:	8bfb      	ldrh	r3, [r7, #30]
 80112d4:	1ad3      	subs	r3, r2, r3
 80112d6:	f1a3 0208 	sub.w	r2, r3, #8
 80112da:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80112dc:	429a      	cmp	r2, r3
 80112de:	f0c0 809c 	bcc.w	801141a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80112e2:	697b      	ldr	r3, [r7, #20]
 80112e4:	881b      	ldrh	r3, [r3, #0]
 80112e6:	461a      	mov	r2, r3
 80112e8:	8bfb      	ldrh	r3, [r7, #30]
 80112ea:	1ad3      	subs	r3, r2, r3
 80112ec:	f1a3 0208 	sub.w	r2, r3, #8
 80112f0:	8bbb      	ldrh	r3, [r7, #28]
 80112f2:	3314      	adds	r3, #20
 80112f4:	429a      	cmp	r2, r3
 80112f6:	d333      	bcc.n	8011360 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80112f8:	8bfa      	ldrh	r2, [r7, #30]
 80112fa:	8bbb      	ldrh	r3, [r7, #28]
 80112fc:	4413      	add	r3, r2
 80112fe:	b29b      	uxth	r3, r3
 8011300:	3308      	adds	r3, #8
 8011302:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8011304:	8a7b      	ldrh	r3, [r7, #18]
 8011306:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801130a:	d106      	bne.n	801131a <mem_malloc+0xb6>
 801130c:	4b50      	ldr	r3, [pc, #320]	@ (8011450 <mem_malloc+0x1ec>)
 801130e:	f240 3287 	movw	r2, #903	@ 0x387
 8011312:	4950      	ldr	r1, [pc, #320]	@ (8011454 <mem_malloc+0x1f0>)
 8011314:	4850      	ldr	r0, [pc, #320]	@ (8011458 <mem_malloc+0x1f4>)
 8011316:	f00c fa6d 	bl	801d7f4 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801131a:	8a7b      	ldrh	r3, [r7, #18]
 801131c:	4618      	mov	r0, r3
 801131e:	f7ff fcb7 	bl	8010c90 <ptr_to_mem>
 8011322:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	2200      	movs	r2, #0
 8011328:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801132a:	697b      	ldr	r3, [r7, #20]
 801132c:	881a      	ldrh	r2, [r3, #0]
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	8bfa      	ldrh	r2, [r7, #30]
 8011336:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8011338:	697b      	ldr	r3, [r7, #20]
 801133a:	8a7a      	ldrh	r2, [r7, #18]
 801133c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801133e:	697b      	ldr	r3, [r7, #20]
 8011340:	2201      	movs	r2, #1
 8011342:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	881b      	ldrh	r3, [r3, #0]
 8011348:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801134c:	d00b      	beq.n	8011366 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	881b      	ldrh	r3, [r3, #0]
 8011352:	4618      	mov	r0, r3
 8011354:	f7ff fc9c 	bl	8010c90 <ptr_to_mem>
 8011358:	4602      	mov	r2, r0
 801135a:	8a7b      	ldrh	r3, [r7, #18]
 801135c:	8053      	strh	r3, [r2, #2]
 801135e:	e002      	b.n	8011366 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8011360:	697b      	ldr	r3, [r7, #20]
 8011362:	2201      	movs	r2, #1
 8011364:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8011366:	4b39      	ldr	r3, [pc, #228]	@ (801144c <mem_malloc+0x1e8>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	697a      	ldr	r2, [r7, #20]
 801136c:	429a      	cmp	r2, r3
 801136e:	d127      	bne.n	80113c0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8011370:	4b36      	ldr	r3, [pc, #216]	@ (801144c <mem_malloc+0x1e8>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8011376:	e005      	b.n	8011384 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8011378:	69bb      	ldr	r3, [r7, #24]
 801137a:	881b      	ldrh	r3, [r3, #0]
 801137c:	4618      	mov	r0, r3
 801137e:	f7ff fc87 	bl	8010c90 <ptr_to_mem>
 8011382:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8011384:	69bb      	ldr	r3, [r7, #24]
 8011386:	791b      	ldrb	r3, [r3, #4]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d004      	beq.n	8011396 <mem_malloc+0x132>
 801138c:	4b33      	ldr	r3, [pc, #204]	@ (801145c <mem_malloc+0x1f8>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	69ba      	ldr	r2, [r7, #24]
 8011392:	429a      	cmp	r2, r3
 8011394:	d1f0      	bne.n	8011378 <mem_malloc+0x114>
          }
          lfree = cur;
 8011396:	4a2d      	ldr	r2, [pc, #180]	@ (801144c <mem_malloc+0x1e8>)
 8011398:	69bb      	ldr	r3, [r7, #24]
 801139a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801139c:	4b2b      	ldr	r3, [pc, #172]	@ (801144c <mem_malloc+0x1e8>)
 801139e:	681a      	ldr	r2, [r3, #0]
 80113a0:	4b2e      	ldr	r3, [pc, #184]	@ (801145c <mem_malloc+0x1f8>)
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	429a      	cmp	r2, r3
 80113a6:	d00b      	beq.n	80113c0 <mem_malloc+0x15c>
 80113a8:	4b28      	ldr	r3, [pc, #160]	@ (801144c <mem_malloc+0x1e8>)
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	791b      	ldrb	r3, [r3, #4]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d006      	beq.n	80113c0 <mem_malloc+0x15c>
 80113b2:	4b27      	ldr	r3, [pc, #156]	@ (8011450 <mem_malloc+0x1ec>)
 80113b4:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80113b8:	4929      	ldr	r1, [pc, #164]	@ (8011460 <mem_malloc+0x1fc>)
 80113ba:	4827      	ldr	r0, [pc, #156]	@ (8011458 <mem_malloc+0x1f4>)
 80113bc:	f00c fa1a 	bl	801d7f4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80113c0:	4821      	ldr	r0, [pc, #132]	@ (8011448 <mem_malloc+0x1e4>)
 80113c2:	f00b fc94 	bl	801ccee <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80113c6:	8bba      	ldrh	r2, [r7, #28]
 80113c8:	697b      	ldr	r3, [r7, #20]
 80113ca:	4413      	add	r3, r2
 80113cc:	3308      	adds	r3, #8
 80113ce:	4a23      	ldr	r2, [pc, #140]	@ (801145c <mem_malloc+0x1f8>)
 80113d0:	6812      	ldr	r2, [r2, #0]
 80113d2:	4293      	cmp	r3, r2
 80113d4:	d906      	bls.n	80113e4 <mem_malloc+0x180>
 80113d6:	4b1e      	ldr	r3, [pc, #120]	@ (8011450 <mem_malloc+0x1ec>)
 80113d8:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80113dc:	4921      	ldr	r1, [pc, #132]	@ (8011464 <mem_malloc+0x200>)
 80113de:	481e      	ldr	r0, [pc, #120]	@ (8011458 <mem_malloc+0x1f4>)
 80113e0:	f00c fa08 	bl	801d7f4 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80113e4:	697b      	ldr	r3, [r7, #20]
 80113e6:	f003 0303 	and.w	r3, r3, #3
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d006      	beq.n	80113fc <mem_malloc+0x198>
 80113ee:	4b18      	ldr	r3, [pc, #96]	@ (8011450 <mem_malloc+0x1ec>)
 80113f0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80113f4:	491c      	ldr	r1, [pc, #112]	@ (8011468 <mem_malloc+0x204>)
 80113f6:	4818      	ldr	r0, [pc, #96]	@ (8011458 <mem_malloc+0x1f4>)
 80113f8:	f00c f9fc 	bl	801d7f4 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80113fc:	697b      	ldr	r3, [r7, #20]
 80113fe:	f003 0303 	and.w	r3, r3, #3
 8011402:	2b00      	cmp	r3, #0
 8011404:	d006      	beq.n	8011414 <mem_malloc+0x1b0>
 8011406:	4b12      	ldr	r3, [pc, #72]	@ (8011450 <mem_malloc+0x1ec>)
 8011408:	f240 32bd 	movw	r2, #957	@ 0x3bd
 801140c:	4917      	ldr	r1, [pc, #92]	@ (801146c <mem_malloc+0x208>)
 801140e:	4812      	ldr	r0, [pc, #72]	@ (8011458 <mem_malloc+0x1f4>)
 8011410:	f00c f9f0 	bl	801d7f4 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8011414:	697b      	ldr	r3, [r7, #20]
 8011416:	3308      	adds	r3, #8
 8011418:	e011      	b.n	801143e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801141a:	8bfb      	ldrh	r3, [r7, #30]
 801141c:	4618      	mov	r0, r3
 801141e:	f7ff fc37 	bl	8010c90 <ptr_to_mem>
 8011422:	4603      	mov	r3, r0
 8011424:	881b      	ldrh	r3, [r3, #0]
 8011426:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8011428:	8bfa      	ldrh	r2, [r7, #30]
 801142a:	8bbb      	ldrh	r3, [r7, #28]
 801142c:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8011430:	429a      	cmp	r2, r3
 8011432:	f4ff af41 	bcc.w	80112b8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8011436:	4804      	ldr	r0, [pc, #16]	@ (8011448 <mem_malloc+0x1e4>)
 8011438:	f00b fc59 	bl	801ccee <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801143c:	2300      	movs	r3, #0
}
 801143e:	4618      	mov	r0, r3
 8011440:	3720      	adds	r7, #32
 8011442:	46bd      	mov	sp, r7
 8011444:	bd80      	pop	{r7, pc}
 8011446:	bf00      	nop
 8011448:	24009b34 	.word	0x24009b34
 801144c:	24009b38 	.word	0x24009b38
 8011450:	0801faf8 	.word	0x0801faf8
 8011454:	0801fcbc 	.word	0x0801fcbc
 8011458:	0801fb40 	.word	0x0801fb40
 801145c:	24009b30 	.word	0x24009b30
 8011460:	0801fcd0 	.word	0x0801fcd0
 8011464:	0801fcec 	.word	0x0801fcec
 8011468:	0801fd1c 	.word	0x0801fd1c
 801146c:	0801fd4c 	.word	0x0801fd4c

08011470 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8011470:	b480      	push	{r7}
 8011472:	b085      	sub	sp, #20
 8011474:	af00      	add	r7, sp, #0
 8011476:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	689b      	ldr	r3, [r3, #8]
 801147c:	2200      	movs	r2, #0
 801147e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	685b      	ldr	r3, [r3, #4]
 8011484:	3303      	adds	r3, #3
 8011486:	f023 0303 	bic.w	r3, r3, #3
 801148a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801148c:	2300      	movs	r3, #0
 801148e:	60fb      	str	r3, [r7, #12]
 8011490:	e011      	b.n	80114b6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	689b      	ldr	r3, [r3, #8]
 8011496:	681a      	ldr	r2, [r3, #0]
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	689b      	ldr	r3, [r3, #8]
 80114a0:	68ba      	ldr	r2, [r7, #8]
 80114a2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	881b      	ldrh	r3, [r3, #0]
 80114a8:	461a      	mov	r2, r3
 80114aa:	68bb      	ldr	r3, [r7, #8]
 80114ac:	4413      	add	r3, r2
 80114ae:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	3301      	adds	r3, #1
 80114b4:	60fb      	str	r3, [r7, #12]
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	885b      	ldrh	r3, [r3, #2]
 80114ba:	461a      	mov	r2, r3
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	4293      	cmp	r3, r2
 80114c0:	dbe7      	blt.n	8011492 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80114c2:	bf00      	nop
 80114c4:	bf00      	nop
 80114c6:	3714      	adds	r7, #20
 80114c8:	46bd      	mov	sp, r7
 80114ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ce:	4770      	bx	lr

080114d0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b082      	sub	sp, #8
 80114d4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80114d6:	2300      	movs	r3, #0
 80114d8:	80fb      	strh	r3, [r7, #6]
 80114da:	e009      	b.n	80114f0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80114dc:	88fb      	ldrh	r3, [r7, #6]
 80114de:	4a08      	ldr	r2, [pc, #32]	@ (8011500 <memp_init+0x30>)
 80114e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80114e4:	4618      	mov	r0, r3
 80114e6:	f7ff ffc3 	bl	8011470 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80114ea:	88fb      	ldrh	r3, [r7, #6]
 80114ec:	3301      	adds	r3, #1
 80114ee:	80fb      	strh	r3, [r7, #6]
 80114f0:	88fb      	ldrh	r3, [r7, #6]
 80114f2:	2b0c      	cmp	r3, #12
 80114f4:	d9f2      	bls.n	80114dc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80114f6:	bf00      	nop
 80114f8:	bf00      	nop
 80114fa:	3708      	adds	r7, #8
 80114fc:	46bd      	mov	sp, r7
 80114fe:	bd80      	pop	{r7, pc}
 8011500:	080229ac 	.word	0x080229ac

08011504 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b084      	sub	sp, #16
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 801150c:	f00b fc1c 	bl	801cd48 <sys_arch_protect>
 8011510:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	689b      	ldr	r3, [r3, #8]
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801151a:	68bb      	ldr	r3, [r7, #8]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d015      	beq.n	801154c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	689b      	ldr	r3, [r3, #8]
 8011524:	68ba      	ldr	r2, [r7, #8]
 8011526:	6812      	ldr	r2, [r2, #0]
 8011528:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	f003 0303 	and.w	r3, r3, #3
 8011530:	2b00      	cmp	r3, #0
 8011532:	d006      	beq.n	8011542 <do_memp_malloc_pool+0x3e>
 8011534:	4b09      	ldr	r3, [pc, #36]	@ (801155c <do_memp_malloc_pool+0x58>)
 8011536:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801153a:	4909      	ldr	r1, [pc, #36]	@ (8011560 <do_memp_malloc_pool+0x5c>)
 801153c:	4809      	ldr	r0, [pc, #36]	@ (8011564 <do_memp_malloc_pool+0x60>)
 801153e:	f00c f959 	bl	801d7f4 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8011542:	68f8      	ldr	r0, [r7, #12]
 8011544:	f00b fc0e 	bl	801cd64 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8011548:	68bb      	ldr	r3, [r7, #8]
 801154a:	e003      	b.n	8011554 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801154c:	68f8      	ldr	r0, [r7, #12]
 801154e:	f00b fc09 	bl	801cd64 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8011552:	2300      	movs	r3, #0
}
 8011554:	4618      	mov	r0, r3
 8011556:	3710      	adds	r7, #16
 8011558:	46bd      	mov	sp, r7
 801155a:	bd80      	pop	{r7, pc}
 801155c:	0801fd70 	.word	0x0801fd70
 8011560:	0801fda0 	.word	0x0801fda0
 8011564:	0801fdc4 	.word	0x0801fdc4

08011568 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8011568:	b580      	push	{r7, lr}
 801156a:	b082      	sub	sp, #8
 801156c:	af00      	add	r7, sp, #0
 801156e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d106      	bne.n	8011584 <memp_malloc_pool+0x1c>
 8011576:	4b0a      	ldr	r3, [pc, #40]	@ (80115a0 <memp_malloc_pool+0x38>)
 8011578:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801157c:	4909      	ldr	r1, [pc, #36]	@ (80115a4 <memp_malloc_pool+0x3c>)
 801157e:	480a      	ldr	r0, [pc, #40]	@ (80115a8 <memp_malloc_pool+0x40>)
 8011580:	f00c f938 	bl	801d7f4 <iprintf>
  if (desc == NULL) {
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d101      	bne.n	801158e <memp_malloc_pool+0x26>
    return NULL;
 801158a:	2300      	movs	r3, #0
 801158c:	e003      	b.n	8011596 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801158e:	6878      	ldr	r0, [r7, #4]
 8011590:	f7ff ffb8 	bl	8011504 <do_memp_malloc_pool>
 8011594:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8011596:	4618      	mov	r0, r3
 8011598:	3708      	adds	r7, #8
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
 801159e:	bf00      	nop
 80115a0:	0801fd70 	.word	0x0801fd70
 80115a4:	0801fdec 	.word	0x0801fdec
 80115a8:	0801fdc4 	.word	0x0801fdc4

080115ac <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b084      	sub	sp, #16
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	4603      	mov	r3, r0
 80115b4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80115b6:	79fb      	ldrb	r3, [r7, #7]
 80115b8:	2b0c      	cmp	r3, #12
 80115ba:	d908      	bls.n	80115ce <memp_malloc+0x22>
 80115bc:	4b0a      	ldr	r3, [pc, #40]	@ (80115e8 <memp_malloc+0x3c>)
 80115be:	f240 1257 	movw	r2, #343	@ 0x157
 80115c2:	490a      	ldr	r1, [pc, #40]	@ (80115ec <memp_malloc+0x40>)
 80115c4:	480a      	ldr	r0, [pc, #40]	@ (80115f0 <memp_malloc+0x44>)
 80115c6:	f00c f915 	bl	801d7f4 <iprintf>
 80115ca:	2300      	movs	r3, #0
 80115cc:	e008      	b.n	80115e0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80115ce:	79fb      	ldrb	r3, [r7, #7]
 80115d0:	4a08      	ldr	r2, [pc, #32]	@ (80115f4 <memp_malloc+0x48>)
 80115d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115d6:	4618      	mov	r0, r3
 80115d8:	f7ff ff94 	bl	8011504 <do_memp_malloc_pool>
 80115dc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80115de:	68fb      	ldr	r3, [r7, #12]
}
 80115e0:	4618      	mov	r0, r3
 80115e2:	3710      	adds	r7, #16
 80115e4:	46bd      	mov	sp, r7
 80115e6:	bd80      	pop	{r7, pc}
 80115e8:	0801fd70 	.word	0x0801fd70
 80115ec:	0801fe00 	.word	0x0801fe00
 80115f0:	0801fdc4 	.word	0x0801fdc4
 80115f4:	080229ac 	.word	0x080229ac

080115f8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	b084      	sub	sp, #16
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
 8011600:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8011602:	683b      	ldr	r3, [r7, #0]
 8011604:	f003 0303 	and.w	r3, r3, #3
 8011608:	2b00      	cmp	r3, #0
 801160a:	d006      	beq.n	801161a <do_memp_free_pool+0x22>
 801160c:	4b0d      	ldr	r3, [pc, #52]	@ (8011644 <do_memp_free_pool+0x4c>)
 801160e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8011612:	490d      	ldr	r1, [pc, #52]	@ (8011648 <do_memp_free_pool+0x50>)
 8011614:	480d      	ldr	r0, [pc, #52]	@ (801164c <do_memp_free_pool+0x54>)
 8011616:	f00c f8ed 	bl	801d7f4 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801161e:	f00b fb93 	bl	801cd48 <sys_arch_protect>
 8011622:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	689b      	ldr	r3, [r3, #8]
 8011628:	681a      	ldr	r2, [r3, #0]
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	689b      	ldr	r3, [r3, #8]
 8011632:	68fa      	ldr	r2, [r7, #12]
 8011634:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8011636:	68b8      	ldr	r0, [r7, #8]
 8011638:	f00b fb94 	bl	801cd64 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801163c:	bf00      	nop
 801163e:	3710      	adds	r7, #16
 8011640:	46bd      	mov	sp, r7
 8011642:	bd80      	pop	{r7, pc}
 8011644:	0801fd70 	.word	0x0801fd70
 8011648:	0801fe20 	.word	0x0801fe20
 801164c:	0801fdc4 	.word	0x0801fdc4

08011650 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8011650:	b580      	push	{r7, lr}
 8011652:	b082      	sub	sp, #8
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
 8011658:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	2b00      	cmp	r3, #0
 801165e:	d106      	bne.n	801166e <memp_free_pool+0x1e>
 8011660:	4b0a      	ldr	r3, [pc, #40]	@ (801168c <memp_free_pool+0x3c>)
 8011662:	f240 1295 	movw	r2, #405	@ 0x195
 8011666:	490a      	ldr	r1, [pc, #40]	@ (8011690 <memp_free_pool+0x40>)
 8011668:	480a      	ldr	r0, [pc, #40]	@ (8011694 <memp_free_pool+0x44>)
 801166a:	f00c f8c3 	bl	801d7f4 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	2b00      	cmp	r3, #0
 8011672:	d007      	beq.n	8011684 <memp_free_pool+0x34>
 8011674:	683b      	ldr	r3, [r7, #0]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d004      	beq.n	8011684 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801167a:	6839      	ldr	r1, [r7, #0]
 801167c:	6878      	ldr	r0, [r7, #4]
 801167e:	f7ff ffbb 	bl	80115f8 <do_memp_free_pool>
 8011682:	e000      	b.n	8011686 <memp_free_pool+0x36>
    return;
 8011684:	bf00      	nop
}
 8011686:	3708      	adds	r7, #8
 8011688:	46bd      	mov	sp, r7
 801168a:	bd80      	pop	{r7, pc}
 801168c:	0801fd70 	.word	0x0801fd70
 8011690:	0801fdec 	.word	0x0801fdec
 8011694:	0801fdc4 	.word	0x0801fdc4

08011698 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8011698:	b580      	push	{r7, lr}
 801169a:	b082      	sub	sp, #8
 801169c:	af00      	add	r7, sp, #0
 801169e:	4603      	mov	r3, r0
 80116a0:	6039      	str	r1, [r7, #0]
 80116a2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80116a4:	79fb      	ldrb	r3, [r7, #7]
 80116a6:	2b0c      	cmp	r3, #12
 80116a8:	d907      	bls.n	80116ba <memp_free+0x22>
 80116aa:	4b0c      	ldr	r3, [pc, #48]	@ (80116dc <memp_free+0x44>)
 80116ac:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80116b0:	490b      	ldr	r1, [pc, #44]	@ (80116e0 <memp_free+0x48>)
 80116b2:	480c      	ldr	r0, [pc, #48]	@ (80116e4 <memp_free+0x4c>)
 80116b4:	f00c f89e 	bl	801d7f4 <iprintf>
 80116b8:	e00c      	b.n	80116d4 <memp_free+0x3c>

  if (mem == NULL) {
 80116ba:	683b      	ldr	r3, [r7, #0]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d008      	beq.n	80116d2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80116c0:	79fb      	ldrb	r3, [r7, #7]
 80116c2:	4a09      	ldr	r2, [pc, #36]	@ (80116e8 <memp_free+0x50>)
 80116c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116c8:	6839      	ldr	r1, [r7, #0]
 80116ca:	4618      	mov	r0, r3
 80116cc:	f7ff ff94 	bl	80115f8 <do_memp_free_pool>
 80116d0:	e000      	b.n	80116d4 <memp_free+0x3c>
    return;
 80116d2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80116d4:	3708      	adds	r7, #8
 80116d6:	46bd      	mov	sp, r7
 80116d8:	bd80      	pop	{r7, pc}
 80116da:	bf00      	nop
 80116dc:	0801fd70 	.word	0x0801fd70
 80116e0:	0801fe40 	.word	0x0801fe40
 80116e4:	0801fdc4 	.word	0x0801fdc4
 80116e8:	080229ac 	.word	0x080229ac

080116ec <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80116ec:	b480      	push	{r7}
 80116ee:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80116f0:	bf00      	nop
 80116f2:	46bd      	mov	sp, r7
 80116f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f8:	4770      	bx	lr
	...

080116fc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b086      	sub	sp, #24
 8011700:	af00      	add	r7, sp, #0
 8011702:	60f8      	str	r0, [r7, #12]
 8011704:	60b9      	str	r1, [r7, #8]
 8011706:	607a      	str	r2, [r7, #4]
 8011708:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	2b00      	cmp	r3, #0
 801170e:	d108      	bne.n	8011722 <netif_add+0x26>
 8011710:	4b5b      	ldr	r3, [pc, #364]	@ (8011880 <netif_add+0x184>)
 8011712:	f240 1227 	movw	r2, #295	@ 0x127
 8011716:	495b      	ldr	r1, [pc, #364]	@ (8011884 <netif_add+0x188>)
 8011718:	485b      	ldr	r0, [pc, #364]	@ (8011888 <netif_add+0x18c>)
 801171a:	f00c f86b 	bl	801d7f4 <iprintf>
 801171e:	2300      	movs	r3, #0
 8011720:	e0a9      	b.n	8011876 <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8011722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011724:	2b00      	cmp	r3, #0
 8011726:	d108      	bne.n	801173a <netif_add+0x3e>
 8011728:	4b55      	ldr	r3, [pc, #340]	@ (8011880 <netif_add+0x184>)
 801172a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 801172e:	4957      	ldr	r1, [pc, #348]	@ (801188c <netif_add+0x190>)
 8011730:	4855      	ldr	r0, [pc, #340]	@ (8011888 <netif_add+0x18c>)
 8011732:	f00c f85f 	bl	801d7f4 <iprintf>
 8011736:	2300      	movs	r3, #0
 8011738:	e09d      	b.n	8011876 <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801173a:	68bb      	ldr	r3, [r7, #8]
 801173c:	2b00      	cmp	r3, #0
 801173e:	d101      	bne.n	8011744 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8011740:	4b53      	ldr	r3, [pc, #332]	@ (8011890 <netif_add+0x194>)
 8011742:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d101      	bne.n	801174e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801174a:	4b51      	ldr	r3, [pc, #324]	@ (8011890 <netif_add+0x194>)
 801174c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801174e:	683b      	ldr	r3, [r7, #0]
 8011750:	2b00      	cmp	r3, #0
 8011752:	d101      	bne.n	8011758 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8011754:	4b4e      	ldr	r3, [pc, #312]	@ (8011890 <netif_add+0x194>)
 8011756:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	2200      	movs	r2, #0
 801175c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	2200      	movs	r2, #0
 8011762:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	2200      	movs	r2, #0
 8011768:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	4a49      	ldr	r2, [pc, #292]	@ (8011894 <netif_add+0x198>)
 801176e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	2200      	movs	r2, #0
 8011774:	851a      	strh	r2, [r3, #40]	@ 0x28
  netif->flags = 0;
 8011776:	68fb      	ldr	r3, [r7, #12]
 8011778:	2200      	movs	r2, #0
 801177a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	3324      	adds	r3, #36	@ 0x24
 8011782:	2204      	movs	r2, #4
 8011784:	2100      	movs	r1, #0
 8011786:	4618      	mov	r0, r3
 8011788:	f00c f98c 	bl	801daa4 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	2200      	movs	r2, #0
 8011790:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	6a3a      	ldr	r2, [r7, #32]
 8011796:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8011798:	4b3f      	ldr	r3, [pc, #252]	@ (8011898 <netif_add+0x19c>)
 801179a:	781a      	ldrb	r2, [r3, #0]
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  netif->input = input;
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80117a6:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	687a      	ldr	r2, [r7, #4]
 80117ac:	68b9      	ldr	r1, [r7, #8]
 80117ae:	68f8      	ldr	r0, [r7, #12]
 80117b0:	f000 f914 	bl	80119dc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80117b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117b6:	68f8      	ldr	r0, [r7, #12]
 80117b8:	4798      	blx	r3
 80117ba:	4603      	mov	r3, r0
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d001      	beq.n	80117c4 <netif_add+0xc8>
    return NULL;
 80117c0:	2300      	movs	r3, #0
 80117c2:	e058      	b.n	8011876 <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80117ca:	2bff      	cmp	r3, #255	@ 0xff
 80117cc:	d103      	bne.n	80117d6 <netif_add+0xda>
        netif->num = 0;
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	2200      	movs	r2, #0
 80117d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }
      num_netifs = 0;
 80117d6:	2300      	movs	r3, #0
 80117d8:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80117da:	4b30      	ldr	r3, [pc, #192]	@ (801189c <netif_add+0x1a0>)
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	617b      	str	r3, [r7, #20]
 80117e0:	e02b      	b.n	801183a <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80117e2:	697a      	ldr	r2, [r7, #20]
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	429a      	cmp	r2, r3
 80117e8:	d106      	bne.n	80117f8 <netif_add+0xfc>
 80117ea:	4b25      	ldr	r3, [pc, #148]	@ (8011880 <netif_add+0x184>)
 80117ec:	f240 128b 	movw	r2, #395	@ 0x18b
 80117f0:	492b      	ldr	r1, [pc, #172]	@ (80118a0 <netif_add+0x1a4>)
 80117f2:	4825      	ldr	r0, [pc, #148]	@ (8011888 <netif_add+0x18c>)
 80117f4:	f00b fffe 	bl	801d7f4 <iprintf>
        num_netifs++;
 80117f8:	693b      	ldr	r3, [r7, #16]
 80117fa:	3301      	adds	r3, #1
 80117fc:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	2bff      	cmp	r3, #255	@ 0xff
 8011802:	dd06      	ble.n	8011812 <netif_add+0x116>
 8011804:	4b1e      	ldr	r3, [pc, #120]	@ (8011880 <netif_add+0x184>)
 8011806:	f240 128d 	movw	r2, #397	@ 0x18d
 801180a:	4926      	ldr	r1, [pc, #152]	@ (80118a4 <netif_add+0x1a8>)
 801180c:	481e      	ldr	r0, [pc, #120]	@ (8011888 <netif_add+0x18c>)
 801180e:	f00b fff1 	bl	801d7f4 <iprintf>
        if (netif2->num == netif->num) {
 8011812:	697b      	ldr	r3, [r7, #20]
 8011814:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801181e:	429a      	cmp	r2, r3
 8011820:	d108      	bne.n	8011834 <netif_add+0x138>
          netif->num++;
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8011828:	3301      	adds	r3, #1
 801182a:	b2da      	uxtb	r2, r3
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          break;
 8011832:	e005      	b.n	8011840 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8011834:	697b      	ldr	r3, [r7, #20]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	617b      	str	r3, [r7, #20]
 801183a:	697b      	ldr	r3, [r7, #20]
 801183c:	2b00      	cmp	r3, #0
 801183e:	d1d0      	bne.n	80117e2 <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d1be      	bne.n	80117c4 <netif_add+0xc8>
  }
  if (netif->num == 254) {
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801184c:	2bfe      	cmp	r3, #254	@ 0xfe
 801184e:	d103      	bne.n	8011858 <netif_add+0x15c>
    netif_num = 0;
 8011850:	4b11      	ldr	r3, [pc, #68]	@ (8011898 <netif_add+0x19c>)
 8011852:	2200      	movs	r2, #0
 8011854:	701a      	strb	r2, [r3, #0]
 8011856:	e006      	b.n	8011866 <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801185e:	3301      	adds	r3, #1
 8011860:	b2da      	uxtb	r2, r3
 8011862:	4b0d      	ldr	r3, [pc, #52]	@ (8011898 <netif_add+0x19c>)
 8011864:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8011866:	4b0d      	ldr	r3, [pc, #52]	@ (801189c <netif_add+0x1a0>)
 8011868:	681a      	ldr	r2, [r3, #0]
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801186e:	4a0b      	ldr	r2, [pc, #44]	@ (801189c <netif_add+0x1a0>)
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8011874:	68fb      	ldr	r3, [r7, #12]
}
 8011876:	4618      	mov	r0, r3
 8011878:	3718      	adds	r7, #24
 801187a:	46bd      	mov	sp, r7
 801187c:	bd80      	pop	{r7, pc}
 801187e:	bf00      	nop
 8011880:	0801fe5c 	.word	0x0801fe5c
 8011884:	0801fef0 	.word	0x0801fef0
 8011888:	0801feac 	.word	0x0801feac
 801188c:	0801ff0c 	.word	0x0801ff0c
 8011890:	08022a30 	.word	0x08022a30
 8011894:	08011cbf 	.word	0x08011cbf
 8011898:	2400cc30 	.word	0x2400cc30
 801189c:	2400cc28 	.word	0x2400cc28
 80118a0:	0801ff30 	.word	0x0801ff30
 80118a4:	0801ff44 	.word	0x0801ff44

080118a8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	b082      	sub	sp, #8
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	6078      	str	r0, [r7, #4]
 80118b0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80118b2:	6839      	ldr	r1, [r7, #0]
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	f002 fb93 	bl	8013fe0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80118ba:	6839      	ldr	r1, [r7, #0]
 80118bc:	6878      	ldr	r0, [r7, #4]
 80118be:	f006 ffa3 	bl	8018808 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80118c2:	bf00      	nop
 80118c4:	3708      	adds	r7, #8
 80118c6:	46bd      	mov	sp, r7
 80118c8:	bd80      	pop	{r7, pc}
	...

080118cc <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80118cc:	b580      	push	{r7, lr}
 80118ce:	b086      	sub	sp, #24
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	60f8      	str	r0, [r7, #12]
 80118d4:	60b9      	str	r1, [r7, #8]
 80118d6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80118d8:	68bb      	ldr	r3, [r7, #8]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d106      	bne.n	80118ec <netif_do_set_ipaddr+0x20>
 80118de:	4b1d      	ldr	r3, [pc, #116]	@ (8011954 <netif_do_set_ipaddr+0x88>)
 80118e0:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80118e4:	491c      	ldr	r1, [pc, #112]	@ (8011958 <netif_do_set_ipaddr+0x8c>)
 80118e6:	481d      	ldr	r0, [pc, #116]	@ (801195c <netif_do_set_ipaddr+0x90>)
 80118e8:	f00b ff84 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d106      	bne.n	8011900 <netif_do_set_ipaddr+0x34>
 80118f2:	4b18      	ldr	r3, [pc, #96]	@ (8011954 <netif_do_set_ipaddr+0x88>)
 80118f4:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80118f8:	4917      	ldr	r1, [pc, #92]	@ (8011958 <netif_do_set_ipaddr+0x8c>)
 80118fa:	4818      	ldr	r0, [pc, #96]	@ (801195c <netif_do_set_ipaddr+0x90>)
 80118fc:	f00b ff7a 	bl	801d7f4 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8011900:	68bb      	ldr	r3, [r7, #8]
 8011902:	681a      	ldr	r2, [r3, #0]
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	3304      	adds	r3, #4
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	429a      	cmp	r2, r3
 801190c:	d01c      	beq.n	8011948 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801190e:	68bb      	ldr	r3, [r7, #8]
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	3304      	adds	r3, #4
 8011918:	681a      	ldr	r2, [r3, #0]
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801191e:	f107 0314 	add.w	r3, r7, #20
 8011922:	4619      	mov	r1, r3
 8011924:	6878      	ldr	r0, [r7, #4]
 8011926:	f7ff ffbf 	bl	80118a8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801192a:	68bb      	ldr	r3, [r7, #8]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d002      	beq.n	8011936 <netif_do_set_ipaddr+0x6a>
 8011930:	68bb      	ldr	r3, [r7, #8]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	e000      	b.n	8011938 <netif_do_set_ipaddr+0x6c>
 8011936:	2300      	movs	r3, #0
 8011938:	68fa      	ldr	r2, [r7, #12]
 801193a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801193c:	2101      	movs	r1, #1
 801193e:	68f8      	ldr	r0, [r7, #12]
 8011940:	f000 f8d2 	bl	8011ae8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8011944:	2301      	movs	r3, #1
 8011946:	e000      	b.n	801194a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8011948:	2300      	movs	r3, #0
}
 801194a:	4618      	mov	r0, r3
 801194c:	3718      	adds	r7, #24
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}
 8011952:	bf00      	nop
 8011954:	0801fe5c 	.word	0x0801fe5c
 8011958:	0801ff74 	.word	0x0801ff74
 801195c:	0801feac 	.word	0x0801feac

08011960 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8011960:	b480      	push	{r7}
 8011962:	b085      	sub	sp, #20
 8011964:	af00      	add	r7, sp, #0
 8011966:	60f8      	str	r0, [r7, #12]
 8011968:	60b9      	str	r1, [r7, #8]
 801196a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801196c:	68bb      	ldr	r3, [r7, #8]
 801196e:	681a      	ldr	r2, [r3, #0]
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	3308      	adds	r3, #8
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	429a      	cmp	r2, r3
 8011978:	d00a      	beq.n	8011990 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801197a:	68bb      	ldr	r3, [r7, #8]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d002      	beq.n	8011986 <netif_do_set_netmask+0x26>
 8011980:	68bb      	ldr	r3, [r7, #8]
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	e000      	b.n	8011988 <netif_do_set_netmask+0x28>
 8011986:	2300      	movs	r3, #0
 8011988:	68fa      	ldr	r2, [r7, #12]
 801198a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801198c:	2301      	movs	r3, #1
 801198e:	e000      	b.n	8011992 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8011990:	2300      	movs	r3, #0
}
 8011992:	4618      	mov	r0, r3
 8011994:	3714      	adds	r7, #20
 8011996:	46bd      	mov	sp, r7
 8011998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199c:	4770      	bx	lr

0801199e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801199e:	b480      	push	{r7}
 80119a0:	b085      	sub	sp, #20
 80119a2:	af00      	add	r7, sp, #0
 80119a4:	60f8      	str	r0, [r7, #12]
 80119a6:	60b9      	str	r1, [r7, #8]
 80119a8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80119aa:	68bb      	ldr	r3, [r7, #8]
 80119ac:	681a      	ldr	r2, [r3, #0]
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	330c      	adds	r3, #12
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	429a      	cmp	r2, r3
 80119b6:	d00a      	beq.n	80119ce <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80119b8:	68bb      	ldr	r3, [r7, #8]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d002      	beq.n	80119c4 <netif_do_set_gw+0x26>
 80119be:	68bb      	ldr	r3, [r7, #8]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	e000      	b.n	80119c6 <netif_do_set_gw+0x28>
 80119c4:	2300      	movs	r3, #0
 80119c6:	68fa      	ldr	r2, [r7, #12]
 80119c8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80119ca:	2301      	movs	r3, #1
 80119cc:	e000      	b.n	80119d0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80119ce:	2300      	movs	r3, #0
}
 80119d0:	4618      	mov	r0, r3
 80119d2:	3714      	adds	r7, #20
 80119d4:	46bd      	mov	sp, r7
 80119d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119da:	4770      	bx	lr

080119dc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80119dc:	b580      	push	{r7, lr}
 80119de:	b088      	sub	sp, #32
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	60f8      	str	r0, [r7, #12]
 80119e4:	60b9      	str	r1, [r7, #8]
 80119e6:	607a      	str	r2, [r7, #4]
 80119e8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80119ea:	2300      	movs	r3, #0
 80119ec:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80119ee:	2300      	movs	r3, #0
 80119f0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80119f2:	68bb      	ldr	r3, [r7, #8]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d101      	bne.n	80119fc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80119f8:	4b1c      	ldr	r3, [pc, #112]	@ (8011a6c <netif_set_addr+0x90>)
 80119fa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d101      	bne.n	8011a06 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8011a02:	4b1a      	ldr	r3, [pc, #104]	@ (8011a6c <netif_set_addr+0x90>)
 8011a04:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011a06:	683b      	ldr	r3, [r7, #0]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d101      	bne.n	8011a10 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8011a0c:	4b17      	ldr	r3, [pc, #92]	@ (8011a6c <netif_set_addr+0x90>)
 8011a0e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8011a10:	68bb      	ldr	r3, [r7, #8]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d003      	beq.n	8011a1e <netif_set_addr+0x42>
 8011a16:	68bb      	ldr	r3, [r7, #8]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d101      	bne.n	8011a22 <netif_set_addr+0x46>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	e000      	b.n	8011a24 <netif_set_addr+0x48>
 8011a22:	2300      	movs	r3, #0
 8011a24:	617b      	str	r3, [r7, #20]
  if (remove) {
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d006      	beq.n	8011a3a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011a2c:	f107 0310 	add.w	r3, r7, #16
 8011a30:	461a      	mov	r2, r3
 8011a32:	68b9      	ldr	r1, [r7, #8]
 8011a34:	68f8      	ldr	r0, [r7, #12]
 8011a36:	f7ff ff49 	bl	80118cc <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8011a3a:	69fa      	ldr	r2, [r7, #28]
 8011a3c:	6879      	ldr	r1, [r7, #4]
 8011a3e:	68f8      	ldr	r0, [r7, #12]
 8011a40:	f7ff ff8e 	bl	8011960 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8011a44:	69ba      	ldr	r2, [r7, #24]
 8011a46:	6839      	ldr	r1, [r7, #0]
 8011a48:	68f8      	ldr	r0, [r7, #12]
 8011a4a:	f7ff ffa8 	bl	801199e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8011a4e:	697b      	ldr	r3, [r7, #20]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d106      	bne.n	8011a62 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011a54:	f107 0310 	add.w	r3, r7, #16
 8011a58:	461a      	mov	r2, r3
 8011a5a:	68b9      	ldr	r1, [r7, #8]
 8011a5c:	68f8      	ldr	r0, [r7, #12]
 8011a5e:	f7ff ff35 	bl	80118cc <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8011a62:	bf00      	nop
 8011a64:	3720      	adds	r7, #32
 8011a66:	46bd      	mov	sp, r7
 8011a68:	bd80      	pop	{r7, pc}
 8011a6a:	bf00      	nop
 8011a6c:	08022a30 	.word	0x08022a30

08011a70 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8011a70:	b480      	push	{r7}
 8011a72:	b083      	sub	sp, #12
 8011a74:	af00      	add	r7, sp, #0
 8011a76:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8011a78:	4a04      	ldr	r2, [pc, #16]	@ (8011a8c <netif_set_default+0x1c>)
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8011a7e:	bf00      	nop
 8011a80:	370c      	adds	r7, #12
 8011a82:	46bd      	mov	sp, r7
 8011a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a88:	4770      	bx	lr
 8011a8a:	bf00      	nop
 8011a8c:	2400cc2c 	.word	0x2400cc2c

08011a90 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b082      	sub	sp, #8
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d107      	bne.n	8011aae <netif_set_up+0x1e>
 8011a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8011adc <netif_set_up+0x4c>)
 8011aa0:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8011aa4:	490e      	ldr	r1, [pc, #56]	@ (8011ae0 <netif_set_up+0x50>)
 8011aa6:	480f      	ldr	r0, [pc, #60]	@ (8011ae4 <netif_set_up+0x54>)
 8011aa8:	f00b fea4 	bl	801d7f4 <iprintf>
 8011aac:	e013      	b.n	8011ad6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011ab4:	f003 0301 	and.w	r3, r3, #1
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d10c      	bne.n	8011ad6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011ac2:	f043 0301 	orr.w	r3, r3, #1
 8011ac6:	b2da      	uxtb	r2, r3
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011ace:	2103      	movs	r1, #3
 8011ad0:	6878      	ldr	r0, [r7, #4]
 8011ad2:	f000 f809 	bl	8011ae8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8011ad6:	3708      	adds	r7, #8
 8011ad8:	46bd      	mov	sp, r7
 8011ada:	bd80      	pop	{r7, pc}
 8011adc:	0801fe5c 	.word	0x0801fe5c
 8011ae0:	0801ffe4 	.word	0x0801ffe4
 8011ae4:	0801feac 	.word	0x0801feac

08011ae8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b082      	sub	sp, #8
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
 8011af0:	460b      	mov	r3, r1
 8011af2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d106      	bne.n	8011b08 <netif_issue_reports+0x20>
 8011afa:	4b18      	ldr	r3, [pc, #96]	@ (8011b5c <netif_issue_reports+0x74>)
 8011afc:	f240 326d 	movw	r2, #877	@ 0x36d
 8011b00:	4917      	ldr	r1, [pc, #92]	@ (8011b60 <netif_issue_reports+0x78>)
 8011b02:	4818      	ldr	r0, [pc, #96]	@ (8011b64 <netif_issue_reports+0x7c>)
 8011b04:	f00b fe76 	bl	801d7f4 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011b0e:	f003 0304 	and.w	r3, r3, #4
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d01e      	beq.n	8011b54 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011b1c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d017      	beq.n	8011b54 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011b24:	78fb      	ldrb	r3, [r7, #3]
 8011b26:	f003 0301 	and.w	r3, r3, #1
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d013      	beq.n	8011b56 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	3304      	adds	r3, #4
 8011b32:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d00e      	beq.n	8011b56 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011b3e:	f003 0308 	and.w	r3, r3, #8
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d007      	beq.n	8011b56 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	3304      	adds	r3, #4
 8011b4a:	4619      	mov	r1, r3
 8011b4c:	6878      	ldr	r0, [r7, #4]
 8011b4e:	f009 fc57 	bl	801b400 <etharp_request>
 8011b52:	e000      	b.n	8011b56 <netif_issue_reports+0x6e>
    return;
 8011b54:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8011b56:	3708      	adds	r7, #8
 8011b58:	46bd      	mov	sp, r7
 8011b5a:	bd80      	pop	{r7, pc}
 8011b5c:	0801fe5c 	.word	0x0801fe5c
 8011b60:	08020000 	.word	0x08020000
 8011b64:	0801feac 	.word	0x0801feac

08011b68 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8011b68:	b580      	push	{r7, lr}
 8011b6a:	b082      	sub	sp, #8
 8011b6c:	af00      	add	r7, sp, #0
 8011b6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d107      	bne.n	8011b86 <netif_set_down+0x1e>
 8011b76:	4b12      	ldr	r3, [pc, #72]	@ (8011bc0 <netif_set_down+0x58>)
 8011b78:	f240 329b 	movw	r2, #923	@ 0x39b
 8011b7c:	4911      	ldr	r1, [pc, #68]	@ (8011bc4 <netif_set_down+0x5c>)
 8011b7e:	4812      	ldr	r0, [pc, #72]	@ (8011bc8 <netif_set_down+0x60>)
 8011b80:	f00b fe38 	bl	801d7f4 <iprintf>
 8011b84:	e019      	b.n	8011bba <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011b8c:	f003 0301 	and.w	r3, r3, #1
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d012      	beq.n	8011bba <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011b9a:	f023 0301 	bic.w	r3, r3, #1
 8011b9e:	b2da      	uxtb	r2, r3
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011bac:	f003 0308 	and.w	r3, r3, #8
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d002      	beq.n	8011bba <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8011bb4:	6878      	ldr	r0, [r7, #4]
 8011bb6:	f008 ffdd 	bl	801ab74 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8011bba:	3708      	adds	r7, #8
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}
 8011bc0:	0801fe5c 	.word	0x0801fe5c
 8011bc4:	08020024 	.word	0x08020024
 8011bc8:	0801feac 	.word	0x0801feac

08011bcc <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b082      	sub	sp, #8
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d107      	bne.n	8011bea <netif_set_link_up+0x1e>
 8011bda:	4b15      	ldr	r3, [pc, #84]	@ (8011c30 <netif_set_link_up+0x64>)
 8011bdc:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8011be0:	4914      	ldr	r1, [pc, #80]	@ (8011c34 <netif_set_link_up+0x68>)
 8011be2:	4815      	ldr	r0, [pc, #84]	@ (8011c38 <netif_set_link_up+0x6c>)
 8011be4:	f00b fe06 	bl	801d7f4 <iprintf>
 8011be8:	e01e      	b.n	8011c28 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011bf0:	f003 0304 	and.w	r3, r3, #4
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d117      	bne.n	8011c28 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011bfe:	f043 0304 	orr.w	r3, r3, #4
 8011c02:	b2da      	uxtb	r2, r3
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 8011c0a:	6878      	ldr	r0, [r7, #4]
 8011c0c:	f007 fa28 	bl	8019060 <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011c10:	2103      	movs	r1, #3
 8011c12:	6878      	ldr	r0, [r7, #4]
 8011c14:	f7ff ff68 	bl	8011ae8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	69db      	ldr	r3, [r3, #28]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d003      	beq.n	8011c28 <netif_set_link_up+0x5c>
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	69db      	ldr	r3, [r3, #28]
 8011c24:	6878      	ldr	r0, [r7, #4]
 8011c26:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011c28:	3708      	adds	r7, #8
 8011c2a:	46bd      	mov	sp, r7
 8011c2c:	bd80      	pop	{r7, pc}
 8011c2e:	bf00      	nop
 8011c30:	0801fe5c 	.word	0x0801fe5c
 8011c34:	08020044 	.word	0x08020044
 8011c38:	0801feac 	.word	0x0801feac

08011c3c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b082      	sub	sp, #8
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d107      	bne.n	8011c5a <netif_set_link_down+0x1e>
 8011c4a:	4b11      	ldr	r3, [pc, #68]	@ (8011c90 <netif_set_link_down+0x54>)
 8011c4c:	f240 4206 	movw	r2, #1030	@ 0x406
 8011c50:	4910      	ldr	r1, [pc, #64]	@ (8011c94 <netif_set_link_down+0x58>)
 8011c52:	4811      	ldr	r0, [pc, #68]	@ (8011c98 <netif_set_link_down+0x5c>)
 8011c54:	f00b fdce 	bl	801d7f4 <iprintf>
 8011c58:	e017      	b.n	8011c8a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011c60:	f003 0304 	and.w	r3, r3, #4
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d010      	beq.n	8011c8a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8011c6e:	f023 0304 	bic.w	r3, r3, #4
 8011c72:	b2da      	uxtb	r2, r3
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    NETIF_LINK_CALLBACK(netif);
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	69db      	ldr	r3, [r3, #28]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d003      	beq.n	8011c8a <netif_set_link_down+0x4e>
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	69db      	ldr	r3, [r3, #28]
 8011c86:	6878      	ldr	r0, [r7, #4]
 8011c88:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011c8a:	3708      	adds	r7, #8
 8011c8c:	46bd      	mov	sp, r7
 8011c8e:	bd80      	pop	{r7, pc}
 8011c90:	0801fe5c 	.word	0x0801fe5c
 8011c94:	08020068 	.word	0x08020068
 8011c98:	0801feac 	.word	0x0801feac

08011c9c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8011c9c:	b480      	push	{r7}
 8011c9e:	b083      	sub	sp, #12
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d002      	beq.n	8011cb2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	683a      	ldr	r2, [r7, #0]
 8011cb0:	61da      	str	r2, [r3, #28]
  }
}
 8011cb2:	bf00      	nop
 8011cb4:	370c      	adds	r7, #12
 8011cb6:	46bd      	mov	sp, r7
 8011cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cbc:	4770      	bx	lr

08011cbe <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8011cbe:	b480      	push	{r7}
 8011cc0:	b085      	sub	sp, #20
 8011cc2:	af00      	add	r7, sp, #0
 8011cc4:	60f8      	str	r0, [r7, #12]
 8011cc6:	60b9      	str	r1, [r7, #8]
 8011cc8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8011cca:	f06f 030b 	mvn.w	r3, #11
}
 8011cce:	4618      	mov	r0, r3
 8011cd0:	3714      	adds	r7, #20
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd8:	4770      	bx	lr
	...

08011cdc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8011cdc:	b480      	push	{r7}
 8011cde:	b085      	sub	sp, #20
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8011ce6:	79fb      	ldrb	r3, [r7, #7]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d013      	beq.n	8011d14 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8011cec:	4b0d      	ldr	r3, [pc, #52]	@ (8011d24 <netif_get_by_index+0x48>)
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	60fb      	str	r3, [r7, #12]
 8011cf2:	e00c      	b.n	8011d0e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8011cfa:	3301      	adds	r3, #1
 8011cfc:	b2db      	uxtb	r3, r3
 8011cfe:	79fa      	ldrb	r2, [r7, #7]
 8011d00:	429a      	cmp	r2, r3
 8011d02:	d101      	bne.n	8011d08 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	e006      	b.n	8011d16 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	60fb      	str	r3, [r7, #12]
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d1ef      	bne.n	8011cf4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8011d14:	2300      	movs	r3, #0
}
 8011d16:	4618      	mov	r0, r3
 8011d18:	3714      	adds	r7, #20
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d20:	4770      	bx	lr
 8011d22:	bf00      	nop
 8011d24:	2400cc28 	.word	0x2400cc28

08011d28 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b082      	sub	sp, #8
 8011d2c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8011d2e:	f00b f80b 	bl	801cd48 <sys_arch_protect>
 8011d32:	6038      	str	r0, [r7, #0]
 8011d34:	4b0d      	ldr	r3, [pc, #52]	@ (8011d6c <pbuf_free_ooseq+0x44>)
 8011d36:	2200      	movs	r2, #0
 8011d38:	701a      	strb	r2, [r3, #0]
 8011d3a:	6838      	ldr	r0, [r7, #0]
 8011d3c:	f00b f812 	bl	801cd64 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011d40:	4b0b      	ldr	r3, [pc, #44]	@ (8011d70 <pbuf_free_ooseq+0x48>)
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	607b      	str	r3, [r7, #4]
 8011d46:	e00a      	b.n	8011d5e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d003      	beq.n	8011d58 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8011d50:	6878      	ldr	r0, [r7, #4]
 8011d52:	f002 f983 	bl	801405c <tcp_free_ooseq>
      return;
 8011d56:	e005      	b.n	8011d64 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	68db      	ldr	r3, [r3, #12]
 8011d5c:	607b      	str	r3, [r7, #4]
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d1f1      	bne.n	8011d48 <pbuf_free_ooseq+0x20>
    }
  }
}
 8011d64:	3708      	adds	r7, #8
 8011d66:	46bd      	mov	sp, r7
 8011d68:	bd80      	pop	{r7, pc}
 8011d6a:	bf00      	nop
 8011d6c:	2400cc31 	.word	0x2400cc31
 8011d70:	2400cc40 	.word	0x2400cc40

08011d74 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b082      	sub	sp, #8
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8011d7c:	f7ff ffd4 	bl	8011d28 <pbuf_free_ooseq>
}
 8011d80:	bf00      	nop
 8011d82:	3708      	adds	r7, #8
 8011d84:	46bd      	mov	sp, r7
 8011d86:	bd80      	pop	{r7, pc}

08011d88 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b082      	sub	sp, #8
 8011d8c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8011d8e:	f00a ffdb 	bl	801cd48 <sys_arch_protect>
 8011d92:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8011d94:	4b0f      	ldr	r3, [pc, #60]	@ (8011dd4 <pbuf_pool_is_empty+0x4c>)
 8011d96:	781b      	ldrb	r3, [r3, #0]
 8011d98:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8011d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8011dd4 <pbuf_pool_is_empty+0x4c>)
 8011d9c:	2201      	movs	r2, #1
 8011d9e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8011da0:	6878      	ldr	r0, [r7, #4]
 8011da2:	f00a ffdf 	bl	801cd64 <sys_arch_unprotect>

  if (!queued) {
 8011da6:	78fb      	ldrb	r3, [r7, #3]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d10f      	bne.n	8011dcc <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8011dac:	2100      	movs	r1, #0
 8011dae:	480a      	ldr	r0, [pc, #40]	@ (8011dd8 <pbuf_pool_is_empty+0x50>)
 8011db0:	f7fe fde2 	bl	8010978 <tcpip_try_callback>
 8011db4:	4603      	mov	r3, r0
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d008      	beq.n	8011dcc <pbuf_pool_is_empty+0x44>
 8011dba:	f00a ffc5 	bl	801cd48 <sys_arch_protect>
 8011dbe:	6078      	str	r0, [r7, #4]
 8011dc0:	4b04      	ldr	r3, [pc, #16]	@ (8011dd4 <pbuf_pool_is_empty+0x4c>)
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	701a      	strb	r2, [r3, #0]
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	f00a ffcc 	bl	801cd64 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8011dcc:	bf00      	nop
 8011dce:	3708      	adds	r7, #8
 8011dd0:	46bd      	mov	sp, r7
 8011dd2:	bd80      	pop	{r7, pc}
 8011dd4:	2400cc31 	.word	0x2400cc31
 8011dd8:	08011d75 	.word	0x08011d75

08011ddc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8011ddc:	b480      	push	{r7}
 8011dde:	b085      	sub	sp, #20
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	60f8      	str	r0, [r7, #12]
 8011de4:	60b9      	str	r1, [r7, #8]
 8011de6:	4611      	mov	r1, r2
 8011de8:	461a      	mov	r2, r3
 8011dea:	460b      	mov	r3, r1
 8011dec:	80fb      	strh	r3, [r7, #6]
 8011dee:	4613      	mov	r3, r2
 8011df0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	2200      	movs	r2, #0
 8011df6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	68ba      	ldr	r2, [r7, #8]
 8011dfc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	88fa      	ldrh	r2, [r7, #6]
 8011e02:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	88ba      	ldrh	r2, [r7, #4]
 8011e08:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8011e0a:	8b3b      	ldrh	r3, [r7, #24]
 8011e0c:	b2da      	uxtb	r2, r3
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	7f3a      	ldrb	r2, [r7, #28]
 8011e16:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	2201      	movs	r2, #1
 8011e1c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	2200      	movs	r2, #0
 8011e22:	73da      	strb	r2, [r3, #15]
}
 8011e24:	bf00      	nop
 8011e26:	3714      	adds	r7, #20
 8011e28:	46bd      	mov	sp, r7
 8011e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e2e:	4770      	bx	lr

08011e30 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	b08c      	sub	sp, #48	@ 0x30
 8011e34:	af02      	add	r7, sp, #8
 8011e36:	4603      	mov	r3, r0
 8011e38:	71fb      	strb	r3, [r7, #7]
 8011e3a:	460b      	mov	r3, r1
 8011e3c:	80bb      	strh	r3, [r7, #4]
 8011e3e:	4613      	mov	r3, r2
 8011e40:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8011e42:	79fb      	ldrb	r3, [r7, #7]
 8011e44:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011e46:	887b      	ldrh	r3, [r7, #2]
 8011e48:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011e4c:	d07f      	beq.n	8011f4e <pbuf_alloc+0x11e>
 8011e4e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011e52:	f300 80c8 	bgt.w	8011fe6 <pbuf_alloc+0x1b6>
 8011e56:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011e5a:	d010      	beq.n	8011e7e <pbuf_alloc+0x4e>
 8011e5c:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011e60:	f300 80c1 	bgt.w	8011fe6 <pbuf_alloc+0x1b6>
 8011e64:	2b01      	cmp	r3, #1
 8011e66:	d002      	beq.n	8011e6e <pbuf_alloc+0x3e>
 8011e68:	2b41      	cmp	r3, #65	@ 0x41
 8011e6a:	f040 80bc 	bne.w	8011fe6 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8011e6e:	887a      	ldrh	r2, [r7, #2]
 8011e70:	88bb      	ldrh	r3, [r7, #4]
 8011e72:	4619      	mov	r1, r3
 8011e74:	2000      	movs	r0, #0
 8011e76:	f000 f8d1 	bl	801201c <pbuf_alloc_reference>
 8011e7a:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8011e7c:	e0bd      	b.n	8011ffa <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8011e7e:	2300      	movs	r3, #0
 8011e80:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8011e82:	2300      	movs	r3, #0
 8011e84:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011e86:	88bb      	ldrh	r3, [r7, #4]
 8011e88:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8011e8a:	200c      	movs	r0, #12
 8011e8c:	f7ff fb8e 	bl	80115ac <memp_malloc>
 8011e90:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8011e92:	693b      	ldr	r3, [r7, #16]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d109      	bne.n	8011eac <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8011e98:	f7ff ff76 	bl	8011d88 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8011e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d002      	beq.n	8011ea8 <pbuf_alloc+0x78>
            pbuf_free(p);
 8011ea2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011ea4:	f000 faa8 	bl	80123f8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	e0a7      	b.n	8011ffc <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8011eac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011eae:	3303      	adds	r3, #3
 8011eb0:	b29b      	uxth	r3, r3
 8011eb2:	f023 0303 	bic.w	r3, r3, #3
 8011eb6:	b29b      	uxth	r3, r3
 8011eb8:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8011ebc:	b29b      	uxth	r3, r3
 8011ebe:	8b7a      	ldrh	r2, [r7, #26]
 8011ec0:	4293      	cmp	r3, r2
 8011ec2:	bf28      	it	cs
 8011ec4:	4613      	movcs	r3, r2
 8011ec6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8011ec8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011eca:	3310      	adds	r3, #16
 8011ecc:	693a      	ldr	r2, [r7, #16]
 8011ece:	4413      	add	r3, r2
 8011ed0:	3303      	adds	r3, #3
 8011ed2:	f023 0303 	bic.w	r3, r3, #3
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	89f9      	ldrh	r1, [r7, #14]
 8011eda:	8b7a      	ldrh	r2, [r7, #26]
 8011edc:	2300      	movs	r3, #0
 8011ede:	9301      	str	r3, [sp, #4]
 8011ee0:	887b      	ldrh	r3, [r7, #2]
 8011ee2:	9300      	str	r3, [sp, #0]
 8011ee4:	460b      	mov	r3, r1
 8011ee6:	4601      	mov	r1, r0
 8011ee8:	6938      	ldr	r0, [r7, #16]
 8011eea:	f7ff ff77 	bl	8011ddc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8011eee:	693b      	ldr	r3, [r7, #16]
 8011ef0:	685b      	ldr	r3, [r3, #4]
 8011ef2:	f003 0303 	and.w	r3, r3, #3
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d006      	beq.n	8011f08 <pbuf_alloc+0xd8>
 8011efa:	4b42      	ldr	r3, [pc, #264]	@ (8012004 <pbuf_alloc+0x1d4>)
 8011efc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011f00:	4941      	ldr	r1, [pc, #260]	@ (8012008 <pbuf_alloc+0x1d8>)
 8011f02:	4842      	ldr	r0, [pc, #264]	@ (801200c <pbuf_alloc+0x1dc>)
 8011f04:	f00b fc76 	bl	801d7f4 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8011f08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011f0a:	3303      	adds	r3, #3
 8011f0c:	f023 0303 	bic.w	r3, r3, #3
 8011f10:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8011f14:	d106      	bne.n	8011f24 <pbuf_alloc+0xf4>
 8011f16:	4b3b      	ldr	r3, [pc, #236]	@ (8012004 <pbuf_alloc+0x1d4>)
 8011f18:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8011f1c:	493c      	ldr	r1, [pc, #240]	@ (8012010 <pbuf_alloc+0x1e0>)
 8011f1e:	483b      	ldr	r0, [pc, #236]	@ (801200c <pbuf_alloc+0x1dc>)
 8011f20:	f00b fc68 	bl	801d7f4 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8011f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d102      	bne.n	8011f30 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8011f2a:	693b      	ldr	r3, [r7, #16]
 8011f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8011f2e:	e002      	b.n	8011f36 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8011f30:	69fb      	ldr	r3, [r7, #28]
 8011f32:	693a      	ldr	r2, [r7, #16]
 8011f34:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8011f36:	693b      	ldr	r3, [r7, #16]
 8011f38:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8011f3a:	8b7a      	ldrh	r2, [r7, #26]
 8011f3c:	89fb      	ldrh	r3, [r7, #14]
 8011f3e:	1ad3      	subs	r3, r2, r3
 8011f40:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8011f42:	2300      	movs	r3, #0
 8011f44:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8011f46:	8b7b      	ldrh	r3, [r7, #26]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d19e      	bne.n	8011e8a <pbuf_alloc+0x5a>
      break;
 8011f4c:	e055      	b.n	8011ffa <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8011f4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011f50:	3303      	adds	r3, #3
 8011f52:	b29b      	uxth	r3, r3
 8011f54:	f023 0303 	bic.w	r3, r3, #3
 8011f58:	b29a      	uxth	r2, r3
 8011f5a:	88bb      	ldrh	r3, [r7, #4]
 8011f5c:	3303      	adds	r3, #3
 8011f5e:	b29b      	uxth	r3, r3
 8011f60:	f023 0303 	bic.w	r3, r3, #3
 8011f64:	b29b      	uxth	r3, r3
 8011f66:	4413      	add	r3, r2
 8011f68:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8011f6a:	8b3b      	ldrh	r3, [r7, #24]
 8011f6c:	3310      	adds	r3, #16
 8011f6e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011f70:	8b3a      	ldrh	r2, [r7, #24]
 8011f72:	88bb      	ldrh	r3, [r7, #4]
 8011f74:	3303      	adds	r3, #3
 8011f76:	f023 0303 	bic.w	r3, r3, #3
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d306      	bcc.n	8011f8c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8011f7e:	8afa      	ldrh	r2, [r7, #22]
 8011f80:	88bb      	ldrh	r3, [r7, #4]
 8011f82:	3303      	adds	r3, #3
 8011f84:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011f88:	429a      	cmp	r2, r3
 8011f8a:	d201      	bcs.n	8011f90 <pbuf_alloc+0x160>
        return NULL;
 8011f8c:	2300      	movs	r3, #0
 8011f8e:	e035      	b.n	8011ffc <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8011f90:	8afb      	ldrh	r3, [r7, #22]
 8011f92:	4618      	mov	r0, r3
 8011f94:	f7ff f966 	bl	8011264 <mem_malloc>
 8011f98:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8011f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d101      	bne.n	8011fa4 <pbuf_alloc+0x174>
        return NULL;
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	e02b      	b.n	8011ffc <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8011fa4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011fa6:	3310      	adds	r3, #16
 8011fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011faa:	4413      	add	r3, r2
 8011fac:	3303      	adds	r3, #3
 8011fae:	f023 0303 	bic.w	r3, r3, #3
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	88b9      	ldrh	r1, [r7, #4]
 8011fb6:	88ba      	ldrh	r2, [r7, #4]
 8011fb8:	2300      	movs	r3, #0
 8011fba:	9301      	str	r3, [sp, #4]
 8011fbc:	887b      	ldrh	r3, [r7, #2]
 8011fbe:	9300      	str	r3, [sp, #0]
 8011fc0:	460b      	mov	r3, r1
 8011fc2:	4601      	mov	r1, r0
 8011fc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011fc6:	f7ff ff09 	bl	8011ddc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8011fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fcc:	685b      	ldr	r3, [r3, #4]
 8011fce:	f003 0303 	and.w	r3, r3, #3
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d010      	beq.n	8011ff8 <pbuf_alloc+0x1c8>
 8011fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8012004 <pbuf_alloc+0x1d4>)
 8011fd8:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8011fdc:	490d      	ldr	r1, [pc, #52]	@ (8012014 <pbuf_alloc+0x1e4>)
 8011fde:	480b      	ldr	r0, [pc, #44]	@ (801200c <pbuf_alloc+0x1dc>)
 8011fe0:	f00b fc08 	bl	801d7f4 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8011fe4:	e008      	b.n	8011ff8 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8011fe6:	4b07      	ldr	r3, [pc, #28]	@ (8012004 <pbuf_alloc+0x1d4>)
 8011fe8:	f240 1227 	movw	r2, #295	@ 0x127
 8011fec:	490a      	ldr	r1, [pc, #40]	@ (8012018 <pbuf_alloc+0x1e8>)
 8011fee:	4807      	ldr	r0, [pc, #28]	@ (801200c <pbuf_alloc+0x1dc>)
 8011ff0:	f00b fc00 	bl	801d7f4 <iprintf>
      return NULL;
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	e001      	b.n	8011ffc <pbuf_alloc+0x1cc>
      break;
 8011ff8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8011ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011ffc:	4618      	mov	r0, r3
 8011ffe:	3728      	adds	r7, #40	@ 0x28
 8012000:	46bd      	mov	sp, r7
 8012002:	bd80      	pop	{r7, pc}
 8012004:	0802008c 	.word	0x0802008c
 8012008:	080200bc 	.word	0x080200bc
 801200c:	080200ec 	.word	0x080200ec
 8012010:	08020114 	.word	0x08020114
 8012014:	08020148 	.word	0x08020148
 8012018:	08020174 	.word	0x08020174

0801201c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801201c:	b580      	push	{r7, lr}
 801201e:	b086      	sub	sp, #24
 8012020:	af02      	add	r7, sp, #8
 8012022:	6078      	str	r0, [r7, #4]
 8012024:	460b      	mov	r3, r1
 8012026:	807b      	strh	r3, [r7, #2]
 8012028:	4613      	mov	r3, r2
 801202a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801202c:	883b      	ldrh	r3, [r7, #0]
 801202e:	2b41      	cmp	r3, #65	@ 0x41
 8012030:	d009      	beq.n	8012046 <pbuf_alloc_reference+0x2a>
 8012032:	883b      	ldrh	r3, [r7, #0]
 8012034:	2b01      	cmp	r3, #1
 8012036:	d006      	beq.n	8012046 <pbuf_alloc_reference+0x2a>
 8012038:	4b0f      	ldr	r3, [pc, #60]	@ (8012078 <pbuf_alloc_reference+0x5c>)
 801203a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 801203e:	490f      	ldr	r1, [pc, #60]	@ (801207c <pbuf_alloc_reference+0x60>)
 8012040:	480f      	ldr	r0, [pc, #60]	@ (8012080 <pbuf_alloc_reference+0x64>)
 8012042:	f00b fbd7 	bl	801d7f4 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012046:	200b      	movs	r0, #11
 8012048:	f7ff fab0 	bl	80115ac <memp_malloc>
 801204c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d101      	bne.n	8012058 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012054:	2300      	movs	r3, #0
 8012056:	e00b      	b.n	8012070 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012058:	8879      	ldrh	r1, [r7, #2]
 801205a:	887a      	ldrh	r2, [r7, #2]
 801205c:	2300      	movs	r3, #0
 801205e:	9301      	str	r3, [sp, #4]
 8012060:	883b      	ldrh	r3, [r7, #0]
 8012062:	9300      	str	r3, [sp, #0]
 8012064:	460b      	mov	r3, r1
 8012066:	6879      	ldr	r1, [r7, #4]
 8012068:	68f8      	ldr	r0, [r7, #12]
 801206a:	f7ff feb7 	bl	8011ddc <pbuf_init_alloced_pbuf>
  return p;
 801206e:	68fb      	ldr	r3, [r7, #12]
}
 8012070:	4618      	mov	r0, r3
 8012072:	3710      	adds	r7, #16
 8012074:	46bd      	mov	sp, r7
 8012076:	bd80      	pop	{r7, pc}
 8012078:	0802008c 	.word	0x0802008c
 801207c:	08020190 	.word	0x08020190
 8012080:	080200ec 	.word	0x080200ec

08012084 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b088      	sub	sp, #32
 8012088:	af02      	add	r7, sp, #8
 801208a:	607b      	str	r3, [r7, #4]
 801208c:	4603      	mov	r3, r0
 801208e:	73fb      	strb	r3, [r7, #15]
 8012090:	460b      	mov	r3, r1
 8012092:	81bb      	strh	r3, [r7, #12]
 8012094:	4613      	mov	r3, r2
 8012096:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012098:	7bfb      	ldrb	r3, [r7, #15]
 801209a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801209c:	8a7b      	ldrh	r3, [r7, #18]
 801209e:	3303      	adds	r3, #3
 80120a0:	f023 0203 	bic.w	r2, r3, #3
 80120a4:	89bb      	ldrh	r3, [r7, #12]
 80120a6:	441a      	add	r2, r3
 80120a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80120aa:	429a      	cmp	r2, r3
 80120ac:	d901      	bls.n	80120b2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80120ae:	2300      	movs	r3, #0
 80120b0:	e018      	b.n	80120e4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80120b2:	6a3b      	ldr	r3, [r7, #32]
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d007      	beq.n	80120c8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80120b8:	8a7b      	ldrh	r3, [r7, #18]
 80120ba:	3303      	adds	r3, #3
 80120bc:	f023 0303 	bic.w	r3, r3, #3
 80120c0:	6a3a      	ldr	r2, [r7, #32]
 80120c2:	4413      	add	r3, r2
 80120c4:	617b      	str	r3, [r7, #20]
 80120c6:	e001      	b.n	80120cc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80120c8:	2300      	movs	r3, #0
 80120ca:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80120cc:	6878      	ldr	r0, [r7, #4]
 80120ce:	89b9      	ldrh	r1, [r7, #12]
 80120d0:	89ba      	ldrh	r2, [r7, #12]
 80120d2:	2302      	movs	r3, #2
 80120d4:	9301      	str	r3, [sp, #4]
 80120d6:	897b      	ldrh	r3, [r7, #10]
 80120d8:	9300      	str	r3, [sp, #0]
 80120da:	460b      	mov	r3, r1
 80120dc:	6979      	ldr	r1, [r7, #20]
 80120de:	f7ff fe7d 	bl	8011ddc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80120e2:	687b      	ldr	r3, [r7, #4]
}
 80120e4:	4618      	mov	r0, r3
 80120e6:	3718      	adds	r7, #24
 80120e8:	46bd      	mov	sp, r7
 80120ea:	bd80      	pop	{r7, pc}

080120ec <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80120ec:	b580      	push	{r7, lr}
 80120ee:	b084      	sub	sp, #16
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	6078      	str	r0, [r7, #4]
 80120f4:	460b      	mov	r3, r1
 80120f6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d106      	bne.n	801210c <pbuf_realloc+0x20>
 80120fe:	4b3a      	ldr	r3, [pc, #232]	@ (80121e8 <pbuf_realloc+0xfc>)
 8012100:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8012104:	4939      	ldr	r1, [pc, #228]	@ (80121ec <pbuf_realloc+0x100>)
 8012106:	483a      	ldr	r0, [pc, #232]	@ (80121f0 <pbuf_realloc+0x104>)
 8012108:	f00b fb74 	bl	801d7f4 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	891b      	ldrh	r3, [r3, #8]
 8012110:	887a      	ldrh	r2, [r7, #2]
 8012112:	429a      	cmp	r2, r3
 8012114:	d263      	bcs.n	80121de <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	891a      	ldrh	r2, [r3, #8]
 801211a:	887b      	ldrh	r3, [r7, #2]
 801211c:	1ad3      	subs	r3, r2, r3
 801211e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012120:	887b      	ldrh	r3, [r7, #2]
 8012122:	817b      	strh	r3, [r7, #10]
  q = p;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8012128:	e018      	b.n	801215c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	895b      	ldrh	r3, [r3, #10]
 801212e:	897a      	ldrh	r2, [r7, #10]
 8012130:	1ad3      	subs	r3, r2, r3
 8012132:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	891a      	ldrh	r2, [r3, #8]
 8012138:	893b      	ldrh	r3, [r7, #8]
 801213a:	1ad3      	subs	r3, r2, r3
 801213c:	b29a      	uxth	r2, r3
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d106      	bne.n	801215c <pbuf_realloc+0x70>
 801214e:	4b26      	ldr	r3, [pc, #152]	@ (80121e8 <pbuf_realloc+0xfc>)
 8012150:	f240 12af 	movw	r2, #431	@ 0x1af
 8012154:	4927      	ldr	r1, [pc, #156]	@ (80121f4 <pbuf_realloc+0x108>)
 8012156:	4826      	ldr	r0, [pc, #152]	@ (80121f0 <pbuf_realloc+0x104>)
 8012158:	f00b fb4c 	bl	801d7f4 <iprintf>
  while (rem_len > q->len) {
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	895b      	ldrh	r3, [r3, #10]
 8012160:	897a      	ldrh	r2, [r7, #10]
 8012162:	429a      	cmp	r2, r3
 8012164:	d8e1      	bhi.n	801212a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	7b1b      	ldrb	r3, [r3, #12]
 801216a:	f003 030f 	and.w	r3, r3, #15
 801216e:	2b00      	cmp	r3, #0
 8012170:	d121      	bne.n	80121b6 <pbuf_realloc+0xca>
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	895b      	ldrh	r3, [r3, #10]
 8012176:	897a      	ldrh	r2, [r7, #10]
 8012178:	429a      	cmp	r2, r3
 801217a:	d01c      	beq.n	80121b6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	7b5b      	ldrb	r3, [r3, #13]
 8012180:	f003 0302 	and.w	r3, r3, #2
 8012184:	2b00      	cmp	r3, #0
 8012186:	d116      	bne.n	80121b6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	685a      	ldr	r2, [r3, #4]
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	1ad3      	subs	r3, r2, r3
 8012190:	b29a      	uxth	r2, r3
 8012192:	897b      	ldrh	r3, [r7, #10]
 8012194:	4413      	add	r3, r2
 8012196:	b29b      	uxth	r3, r3
 8012198:	4619      	mov	r1, r3
 801219a:	68f8      	ldr	r0, [r7, #12]
 801219c:	f7fe ff58 	bl	8011050 <mem_trim>
 80121a0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d106      	bne.n	80121b6 <pbuf_realloc+0xca>
 80121a8:	4b0f      	ldr	r3, [pc, #60]	@ (80121e8 <pbuf_realloc+0xfc>)
 80121aa:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80121ae:	4912      	ldr	r1, [pc, #72]	@ (80121f8 <pbuf_realloc+0x10c>)
 80121b0:	480f      	ldr	r0, [pc, #60]	@ (80121f0 <pbuf_realloc+0x104>)
 80121b2:	f00b fb1f 	bl	801d7f4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	897a      	ldrh	r2, [r7, #10]
 80121ba:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	895a      	ldrh	r2, [r3, #10]
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d004      	beq.n	80121d6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4618      	mov	r0, r3
 80121d2:	f000 f911 	bl	80123f8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80121d6:	68fb      	ldr	r3, [r7, #12]
 80121d8:	2200      	movs	r2, #0
 80121da:	601a      	str	r2, [r3, #0]
 80121dc:	e000      	b.n	80121e0 <pbuf_realloc+0xf4>
    return;
 80121de:	bf00      	nop

}
 80121e0:	3710      	adds	r7, #16
 80121e2:	46bd      	mov	sp, r7
 80121e4:	bd80      	pop	{r7, pc}
 80121e6:	bf00      	nop
 80121e8:	0802008c 	.word	0x0802008c
 80121ec:	080201a4 	.word	0x080201a4
 80121f0:	080200ec 	.word	0x080200ec
 80121f4:	080201bc 	.word	0x080201bc
 80121f8:	080201d4 	.word	0x080201d4

080121fc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80121fc:	b580      	push	{r7, lr}
 80121fe:	b086      	sub	sp, #24
 8012200:	af00      	add	r7, sp, #0
 8012202:	60f8      	str	r0, [r7, #12]
 8012204:	60b9      	str	r1, [r7, #8]
 8012206:	4613      	mov	r3, r2
 8012208:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d106      	bne.n	801221e <pbuf_add_header_impl+0x22>
 8012210:	4b2b      	ldr	r3, [pc, #172]	@ (80122c0 <pbuf_add_header_impl+0xc4>)
 8012212:	f240 12df 	movw	r2, #479	@ 0x1df
 8012216:	492b      	ldr	r1, [pc, #172]	@ (80122c4 <pbuf_add_header_impl+0xc8>)
 8012218:	482b      	ldr	r0, [pc, #172]	@ (80122c8 <pbuf_add_header_impl+0xcc>)
 801221a:	f00b faeb 	bl	801d7f4 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d003      	beq.n	801222c <pbuf_add_header_impl+0x30>
 8012224:	68bb      	ldr	r3, [r7, #8]
 8012226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801222a:	d301      	bcc.n	8012230 <pbuf_add_header_impl+0x34>
    return 1;
 801222c:	2301      	movs	r3, #1
 801222e:	e043      	b.n	80122b8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012230:	68bb      	ldr	r3, [r7, #8]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d101      	bne.n	801223a <pbuf_add_header_impl+0x3e>
    return 0;
 8012236:	2300      	movs	r3, #0
 8012238:	e03e      	b.n	80122b8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801223a:	68bb      	ldr	r3, [r7, #8]
 801223c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	891a      	ldrh	r2, [r3, #8]
 8012242:	8a7b      	ldrh	r3, [r7, #18]
 8012244:	4413      	add	r3, r2
 8012246:	b29b      	uxth	r3, r3
 8012248:	8a7a      	ldrh	r2, [r7, #18]
 801224a:	429a      	cmp	r2, r3
 801224c:	d901      	bls.n	8012252 <pbuf_add_header_impl+0x56>
    return 1;
 801224e:	2301      	movs	r3, #1
 8012250:	e032      	b.n	80122b8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	7b1b      	ldrb	r3, [r3, #12]
 8012256:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8012258:	8a3b      	ldrh	r3, [r7, #16]
 801225a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801225e:	2b00      	cmp	r3, #0
 8012260:	d00c      	beq.n	801227c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	685a      	ldr	r2, [r3, #4]
 8012266:	68bb      	ldr	r3, [r7, #8]
 8012268:	425b      	negs	r3, r3
 801226a:	4413      	add	r3, r2
 801226c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	3310      	adds	r3, #16
 8012272:	697a      	ldr	r2, [r7, #20]
 8012274:	429a      	cmp	r2, r3
 8012276:	d20d      	bcs.n	8012294 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8012278:	2301      	movs	r3, #1
 801227a:	e01d      	b.n	80122b8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801227c:	79fb      	ldrb	r3, [r7, #7]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d006      	beq.n	8012290 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	685a      	ldr	r2, [r3, #4]
 8012286:	68bb      	ldr	r3, [r7, #8]
 8012288:	425b      	negs	r3, r3
 801228a:	4413      	add	r3, r2
 801228c:	617b      	str	r3, [r7, #20]
 801228e:	e001      	b.n	8012294 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8012290:	2301      	movs	r3, #1
 8012292:	e011      	b.n	80122b8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	697a      	ldr	r2, [r7, #20]
 8012298:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	895a      	ldrh	r2, [r3, #10]
 801229e:	8a7b      	ldrh	r3, [r7, #18]
 80122a0:	4413      	add	r3, r2
 80122a2:	b29a      	uxth	r2, r3
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	891a      	ldrh	r2, [r3, #8]
 80122ac:	8a7b      	ldrh	r3, [r7, #18]
 80122ae:	4413      	add	r3, r2
 80122b0:	b29a      	uxth	r2, r3
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	811a      	strh	r2, [r3, #8]


  return 0;
 80122b6:	2300      	movs	r3, #0
}
 80122b8:	4618      	mov	r0, r3
 80122ba:	3718      	adds	r7, #24
 80122bc:	46bd      	mov	sp, r7
 80122be:	bd80      	pop	{r7, pc}
 80122c0:	0802008c 	.word	0x0802008c
 80122c4:	080201f0 	.word	0x080201f0
 80122c8:	080200ec 	.word	0x080200ec

080122cc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80122cc:	b580      	push	{r7, lr}
 80122ce:	b082      	sub	sp, #8
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	6078      	str	r0, [r7, #4]
 80122d4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80122d6:	2200      	movs	r2, #0
 80122d8:	6839      	ldr	r1, [r7, #0]
 80122da:	6878      	ldr	r0, [r7, #4]
 80122dc:	f7ff ff8e 	bl	80121fc <pbuf_add_header_impl>
 80122e0:	4603      	mov	r3, r0
}
 80122e2:	4618      	mov	r0, r3
 80122e4:	3708      	adds	r7, #8
 80122e6:	46bd      	mov	sp, r7
 80122e8:	bd80      	pop	{r7, pc}
	...

080122ec <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80122ec:	b580      	push	{r7, lr}
 80122ee:	b084      	sub	sp, #16
 80122f0:	af00      	add	r7, sp, #0
 80122f2:	6078      	str	r0, [r7, #4]
 80122f4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d106      	bne.n	801230a <pbuf_remove_header+0x1e>
 80122fc:	4b20      	ldr	r3, [pc, #128]	@ (8012380 <pbuf_remove_header+0x94>)
 80122fe:	f240 224b 	movw	r2, #587	@ 0x24b
 8012302:	4920      	ldr	r1, [pc, #128]	@ (8012384 <pbuf_remove_header+0x98>)
 8012304:	4820      	ldr	r0, [pc, #128]	@ (8012388 <pbuf_remove_header+0x9c>)
 8012306:	f00b fa75 	bl	801d7f4 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d003      	beq.n	8012318 <pbuf_remove_header+0x2c>
 8012310:	683b      	ldr	r3, [r7, #0]
 8012312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012316:	d301      	bcc.n	801231c <pbuf_remove_header+0x30>
    return 1;
 8012318:	2301      	movs	r3, #1
 801231a:	e02c      	b.n	8012376 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d101      	bne.n	8012326 <pbuf_remove_header+0x3a>
    return 0;
 8012322:	2300      	movs	r3, #0
 8012324:	e027      	b.n	8012376 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	895b      	ldrh	r3, [r3, #10]
 801232e:	89fa      	ldrh	r2, [r7, #14]
 8012330:	429a      	cmp	r2, r3
 8012332:	d908      	bls.n	8012346 <pbuf_remove_header+0x5a>
 8012334:	4b12      	ldr	r3, [pc, #72]	@ (8012380 <pbuf_remove_header+0x94>)
 8012336:	f240 2255 	movw	r2, #597	@ 0x255
 801233a:	4914      	ldr	r1, [pc, #80]	@ (801238c <pbuf_remove_header+0xa0>)
 801233c:	4812      	ldr	r0, [pc, #72]	@ (8012388 <pbuf_remove_header+0x9c>)
 801233e:	f00b fa59 	bl	801d7f4 <iprintf>
 8012342:	2301      	movs	r3, #1
 8012344:	e017      	b.n	8012376 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	685b      	ldr	r3, [r3, #4]
 801234a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	685a      	ldr	r2, [r3, #4]
 8012350:	683b      	ldr	r3, [r7, #0]
 8012352:	441a      	add	r2, r3
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	895a      	ldrh	r2, [r3, #10]
 801235c:	89fb      	ldrh	r3, [r7, #14]
 801235e:	1ad3      	subs	r3, r2, r3
 8012360:	b29a      	uxth	r2, r3
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	891a      	ldrh	r2, [r3, #8]
 801236a:	89fb      	ldrh	r3, [r7, #14]
 801236c:	1ad3      	subs	r3, r2, r3
 801236e:	b29a      	uxth	r2, r3
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8012374:	2300      	movs	r3, #0
}
 8012376:	4618      	mov	r0, r3
 8012378:	3710      	adds	r7, #16
 801237a:	46bd      	mov	sp, r7
 801237c:	bd80      	pop	{r7, pc}
 801237e:	bf00      	nop
 8012380:	0802008c 	.word	0x0802008c
 8012384:	080201f0 	.word	0x080201f0
 8012388:	080200ec 	.word	0x080200ec
 801238c:	080201fc 	.word	0x080201fc

08012390 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8012390:	b580      	push	{r7, lr}
 8012392:	b082      	sub	sp, #8
 8012394:	af00      	add	r7, sp, #0
 8012396:	6078      	str	r0, [r7, #4]
 8012398:	460b      	mov	r3, r1
 801239a:	807b      	strh	r3, [r7, #2]
 801239c:	4613      	mov	r3, r2
 801239e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80123a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	da08      	bge.n	80123ba <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80123a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80123ac:	425b      	negs	r3, r3
 80123ae:	4619      	mov	r1, r3
 80123b0:	6878      	ldr	r0, [r7, #4]
 80123b2:	f7ff ff9b 	bl	80122ec <pbuf_remove_header>
 80123b6:	4603      	mov	r3, r0
 80123b8:	e007      	b.n	80123ca <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80123ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80123be:	787a      	ldrb	r2, [r7, #1]
 80123c0:	4619      	mov	r1, r3
 80123c2:	6878      	ldr	r0, [r7, #4]
 80123c4:	f7ff ff1a 	bl	80121fc <pbuf_add_header_impl>
 80123c8:	4603      	mov	r3, r0
  }
}
 80123ca:	4618      	mov	r0, r3
 80123cc:	3708      	adds	r7, #8
 80123ce:	46bd      	mov	sp, r7
 80123d0:	bd80      	pop	{r7, pc}

080123d2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80123d2:	b580      	push	{r7, lr}
 80123d4:	b082      	sub	sp, #8
 80123d6:	af00      	add	r7, sp, #0
 80123d8:	6078      	str	r0, [r7, #4]
 80123da:	460b      	mov	r3, r1
 80123dc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80123de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80123e2:	2201      	movs	r2, #1
 80123e4:	4619      	mov	r1, r3
 80123e6:	6878      	ldr	r0, [r7, #4]
 80123e8:	f7ff ffd2 	bl	8012390 <pbuf_header_impl>
 80123ec:	4603      	mov	r3, r0
}
 80123ee:	4618      	mov	r0, r3
 80123f0:	3708      	adds	r7, #8
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
	...

080123f8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b088      	sub	sp, #32
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	2b00      	cmp	r3, #0
 8012404:	d10b      	bne.n	801241e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d106      	bne.n	801241a <pbuf_free+0x22>
 801240c:	4b3b      	ldr	r3, [pc, #236]	@ (80124fc <pbuf_free+0x104>)
 801240e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8012412:	493b      	ldr	r1, [pc, #236]	@ (8012500 <pbuf_free+0x108>)
 8012414:	483b      	ldr	r0, [pc, #236]	@ (8012504 <pbuf_free+0x10c>)
 8012416:	f00b f9ed 	bl	801d7f4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801241a:	2300      	movs	r3, #0
 801241c:	e069      	b.n	80124f2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801241e:	2300      	movs	r3, #0
 8012420:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8012422:	e062      	b.n	80124ea <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8012424:	f00a fc90 	bl	801cd48 <sys_arch_protect>
 8012428:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	7b9b      	ldrb	r3, [r3, #14]
 801242e:	2b00      	cmp	r3, #0
 8012430:	d106      	bne.n	8012440 <pbuf_free+0x48>
 8012432:	4b32      	ldr	r3, [pc, #200]	@ (80124fc <pbuf_free+0x104>)
 8012434:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8012438:	4933      	ldr	r1, [pc, #204]	@ (8012508 <pbuf_free+0x110>)
 801243a:	4832      	ldr	r0, [pc, #200]	@ (8012504 <pbuf_free+0x10c>)
 801243c:	f00b f9da 	bl	801d7f4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	7b9b      	ldrb	r3, [r3, #14]
 8012444:	3b01      	subs	r3, #1
 8012446:	b2da      	uxtb	r2, r3
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	739a      	strb	r2, [r3, #14]
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	7b9b      	ldrb	r3, [r3, #14]
 8012450:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8012452:	69b8      	ldr	r0, [r7, #24]
 8012454:	f00a fc86 	bl	801cd64 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8012458:	7dfb      	ldrb	r3, [r7, #23]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d143      	bne.n	80124e6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	7b1b      	ldrb	r3, [r3, #12]
 8012468:	f003 030f 	and.w	r3, r3, #15
 801246c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	7b5b      	ldrb	r3, [r3, #13]
 8012472:	f003 0302 	and.w	r3, r3, #2
 8012476:	2b00      	cmp	r3, #0
 8012478:	d011      	beq.n	801249e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801247e:	68bb      	ldr	r3, [r7, #8]
 8012480:	691b      	ldr	r3, [r3, #16]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d106      	bne.n	8012494 <pbuf_free+0x9c>
 8012486:	4b1d      	ldr	r3, [pc, #116]	@ (80124fc <pbuf_free+0x104>)
 8012488:	f240 22ff 	movw	r2, #767	@ 0x2ff
 801248c:	491f      	ldr	r1, [pc, #124]	@ (801250c <pbuf_free+0x114>)
 801248e:	481d      	ldr	r0, [pc, #116]	@ (8012504 <pbuf_free+0x10c>)
 8012490:	f00b f9b0 	bl	801d7f4 <iprintf>
        pc->custom_free_function(p);
 8012494:	68bb      	ldr	r3, [r7, #8]
 8012496:	691b      	ldr	r3, [r3, #16]
 8012498:	6878      	ldr	r0, [r7, #4]
 801249a:	4798      	blx	r3
 801249c:	e01d      	b.n	80124da <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801249e:	7bfb      	ldrb	r3, [r7, #15]
 80124a0:	2b02      	cmp	r3, #2
 80124a2:	d104      	bne.n	80124ae <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 80124a4:	6879      	ldr	r1, [r7, #4]
 80124a6:	200c      	movs	r0, #12
 80124a8:	f7ff f8f6 	bl	8011698 <memp_free>
 80124ac:	e015      	b.n	80124da <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80124ae:	7bfb      	ldrb	r3, [r7, #15]
 80124b0:	2b01      	cmp	r3, #1
 80124b2:	d104      	bne.n	80124be <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80124b4:	6879      	ldr	r1, [r7, #4]
 80124b6:	200b      	movs	r0, #11
 80124b8:	f7ff f8ee 	bl	8011698 <memp_free>
 80124bc:	e00d      	b.n	80124da <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80124be:	7bfb      	ldrb	r3, [r7, #15]
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d103      	bne.n	80124cc <pbuf_free+0xd4>
          mem_free(p);
 80124c4:	6878      	ldr	r0, [r7, #4]
 80124c6:	f7fe fd33 	bl	8010f30 <mem_free>
 80124ca:	e006      	b.n	80124da <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80124cc:	4b0b      	ldr	r3, [pc, #44]	@ (80124fc <pbuf_free+0x104>)
 80124ce:	f240 320f 	movw	r2, #783	@ 0x30f
 80124d2:	490f      	ldr	r1, [pc, #60]	@ (8012510 <pbuf_free+0x118>)
 80124d4:	480b      	ldr	r0, [pc, #44]	@ (8012504 <pbuf_free+0x10c>)
 80124d6:	f00b f98d 	bl	801d7f4 <iprintf>
        }
      }
      count++;
 80124da:	7ffb      	ldrb	r3, [r7, #31]
 80124dc:	3301      	adds	r3, #1
 80124de:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80124e0:	693b      	ldr	r3, [r7, #16]
 80124e2:	607b      	str	r3, [r7, #4]
 80124e4:	e001      	b.n	80124ea <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80124e6:	2300      	movs	r3, #0
 80124e8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d199      	bne.n	8012424 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80124f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80124f2:	4618      	mov	r0, r3
 80124f4:	3720      	adds	r7, #32
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	bf00      	nop
 80124fc:	0802008c 	.word	0x0802008c
 8012500:	080201f0 	.word	0x080201f0
 8012504:	080200ec 	.word	0x080200ec
 8012508:	0802021c 	.word	0x0802021c
 801250c:	08020234 	.word	0x08020234
 8012510:	08020258 	.word	0x08020258

08012514 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8012514:	b480      	push	{r7}
 8012516:	b085      	sub	sp, #20
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801251c:	2300      	movs	r3, #0
 801251e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8012520:	e005      	b.n	801252e <pbuf_clen+0x1a>
    ++len;
 8012522:	89fb      	ldrh	r3, [r7, #14]
 8012524:	3301      	adds	r3, #1
 8012526:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	2b00      	cmp	r3, #0
 8012532:	d1f6      	bne.n	8012522 <pbuf_clen+0xe>
  }
  return len;
 8012534:	89fb      	ldrh	r3, [r7, #14]
}
 8012536:	4618      	mov	r0, r3
 8012538:	3714      	adds	r7, #20
 801253a:	46bd      	mov	sp, r7
 801253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012540:	4770      	bx	lr
	...

08012544 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b084      	sub	sp, #16
 8012548:	af00      	add	r7, sp, #0
 801254a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d016      	beq.n	8012580 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8012552:	f00a fbf9 	bl	801cd48 <sys_arch_protect>
 8012556:	60f8      	str	r0, [r7, #12]
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	7b9b      	ldrb	r3, [r3, #14]
 801255c:	3301      	adds	r3, #1
 801255e:	b2da      	uxtb	r2, r3
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	739a      	strb	r2, [r3, #14]
 8012564:	68f8      	ldr	r0, [r7, #12]
 8012566:	f00a fbfd 	bl	801cd64 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	7b9b      	ldrb	r3, [r3, #14]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d106      	bne.n	8012580 <pbuf_ref+0x3c>
 8012572:	4b05      	ldr	r3, [pc, #20]	@ (8012588 <pbuf_ref+0x44>)
 8012574:	f240 3242 	movw	r2, #834	@ 0x342
 8012578:	4904      	ldr	r1, [pc, #16]	@ (801258c <pbuf_ref+0x48>)
 801257a:	4805      	ldr	r0, [pc, #20]	@ (8012590 <pbuf_ref+0x4c>)
 801257c:	f00b f93a 	bl	801d7f4 <iprintf>
  }
}
 8012580:	bf00      	nop
 8012582:	3710      	adds	r7, #16
 8012584:	46bd      	mov	sp, r7
 8012586:	bd80      	pop	{r7, pc}
 8012588:	0802008c 	.word	0x0802008c
 801258c:	0802026c 	.word	0x0802026c
 8012590:	080200ec 	.word	0x080200ec

08012594 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b084      	sub	sp, #16
 8012598:	af00      	add	r7, sp, #0
 801259a:	6078      	str	r0, [r7, #4]
 801259c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d002      	beq.n	80125aa <pbuf_cat+0x16>
 80125a4:	683b      	ldr	r3, [r7, #0]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d107      	bne.n	80125ba <pbuf_cat+0x26>
 80125aa:	4b20      	ldr	r3, [pc, #128]	@ (801262c <pbuf_cat+0x98>)
 80125ac:	f240 3259 	movw	r2, #857	@ 0x359
 80125b0:	491f      	ldr	r1, [pc, #124]	@ (8012630 <pbuf_cat+0x9c>)
 80125b2:	4820      	ldr	r0, [pc, #128]	@ (8012634 <pbuf_cat+0xa0>)
 80125b4:	f00b f91e 	bl	801d7f4 <iprintf>
 80125b8:	e034      	b.n	8012624 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	60fb      	str	r3, [r7, #12]
 80125be:	e00a      	b.n	80125d6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	891a      	ldrh	r2, [r3, #8]
 80125c4:	683b      	ldr	r3, [r7, #0]
 80125c6:	891b      	ldrh	r3, [r3, #8]
 80125c8:	4413      	add	r3, r2
 80125ca:	b29a      	uxth	r2, r3
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	60fb      	str	r3, [r7, #12]
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d1f0      	bne.n	80125c0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	891a      	ldrh	r2, [r3, #8]
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	895b      	ldrh	r3, [r3, #10]
 80125e6:	429a      	cmp	r2, r3
 80125e8:	d006      	beq.n	80125f8 <pbuf_cat+0x64>
 80125ea:	4b10      	ldr	r3, [pc, #64]	@ (801262c <pbuf_cat+0x98>)
 80125ec:	f240 3262 	movw	r2, #866	@ 0x362
 80125f0:	4911      	ldr	r1, [pc, #68]	@ (8012638 <pbuf_cat+0xa4>)
 80125f2:	4810      	ldr	r0, [pc, #64]	@ (8012634 <pbuf_cat+0xa0>)
 80125f4:	f00b f8fe 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d006      	beq.n	801260e <pbuf_cat+0x7a>
 8012600:	4b0a      	ldr	r3, [pc, #40]	@ (801262c <pbuf_cat+0x98>)
 8012602:	f240 3263 	movw	r2, #867	@ 0x363
 8012606:	490d      	ldr	r1, [pc, #52]	@ (801263c <pbuf_cat+0xa8>)
 8012608:	480a      	ldr	r0, [pc, #40]	@ (8012634 <pbuf_cat+0xa0>)
 801260a:	f00b f8f3 	bl	801d7f4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	891a      	ldrh	r2, [r3, #8]
 8012612:	683b      	ldr	r3, [r7, #0]
 8012614:	891b      	ldrh	r3, [r3, #8]
 8012616:	4413      	add	r3, r2
 8012618:	b29a      	uxth	r2, r3
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	683a      	ldr	r2, [r7, #0]
 8012622:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8012624:	3710      	adds	r7, #16
 8012626:	46bd      	mov	sp, r7
 8012628:	bd80      	pop	{r7, pc}
 801262a:	bf00      	nop
 801262c:	0802008c 	.word	0x0802008c
 8012630:	08020280 	.word	0x08020280
 8012634:	080200ec 	.word	0x080200ec
 8012638:	080202b8 	.word	0x080202b8
 801263c:	080202e8 	.word	0x080202e8

08012640 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b082      	sub	sp, #8
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]
 8012648:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801264a:	6839      	ldr	r1, [r7, #0]
 801264c:	6878      	ldr	r0, [r7, #4]
 801264e:	f7ff ffa1 	bl	8012594 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8012652:	6838      	ldr	r0, [r7, #0]
 8012654:	f7ff ff76 	bl	8012544 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8012658:	bf00      	nop
 801265a:	3708      	adds	r7, #8
 801265c:	46bd      	mov	sp, r7
 801265e:	bd80      	pop	{r7, pc}

08012660 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8012660:	b580      	push	{r7, lr}
 8012662:	b086      	sub	sp, #24
 8012664:	af00      	add	r7, sp, #0
 8012666:	6078      	str	r0, [r7, #4]
 8012668:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801266a:	2300      	movs	r3, #0
 801266c:	617b      	str	r3, [r7, #20]
 801266e:	2300      	movs	r3, #0
 8012670:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d008      	beq.n	801268a <pbuf_copy+0x2a>
 8012678:	683b      	ldr	r3, [r7, #0]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d005      	beq.n	801268a <pbuf_copy+0x2a>
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	891a      	ldrh	r2, [r3, #8]
 8012682:	683b      	ldr	r3, [r7, #0]
 8012684:	891b      	ldrh	r3, [r3, #8]
 8012686:	429a      	cmp	r2, r3
 8012688:	d209      	bcs.n	801269e <pbuf_copy+0x3e>
 801268a:	4b57      	ldr	r3, [pc, #348]	@ (80127e8 <pbuf_copy+0x188>)
 801268c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8012690:	4956      	ldr	r1, [pc, #344]	@ (80127ec <pbuf_copy+0x18c>)
 8012692:	4857      	ldr	r0, [pc, #348]	@ (80127f0 <pbuf_copy+0x190>)
 8012694:	f00b f8ae 	bl	801d7f4 <iprintf>
 8012698:	f06f 030f 	mvn.w	r3, #15
 801269c:	e09f      	b.n	80127de <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	895b      	ldrh	r3, [r3, #10]
 80126a2:	461a      	mov	r2, r3
 80126a4:	697b      	ldr	r3, [r7, #20]
 80126a6:	1ad2      	subs	r2, r2, r3
 80126a8:	683b      	ldr	r3, [r7, #0]
 80126aa:	895b      	ldrh	r3, [r3, #10]
 80126ac:	4619      	mov	r1, r3
 80126ae:	693b      	ldr	r3, [r7, #16]
 80126b0:	1acb      	subs	r3, r1, r3
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d306      	bcc.n	80126c4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80126b6:	683b      	ldr	r3, [r7, #0]
 80126b8:	895b      	ldrh	r3, [r3, #10]
 80126ba:	461a      	mov	r2, r3
 80126bc:	693b      	ldr	r3, [r7, #16]
 80126be:	1ad3      	subs	r3, r2, r3
 80126c0:	60fb      	str	r3, [r7, #12]
 80126c2:	e005      	b.n	80126d0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	895b      	ldrh	r3, [r3, #10]
 80126c8:	461a      	mov	r2, r3
 80126ca:	697b      	ldr	r3, [r7, #20]
 80126cc:	1ad3      	subs	r3, r2, r3
 80126ce:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	685a      	ldr	r2, [r3, #4]
 80126d4:	697b      	ldr	r3, [r7, #20]
 80126d6:	18d0      	adds	r0, r2, r3
 80126d8:	683b      	ldr	r3, [r7, #0]
 80126da:	685a      	ldr	r2, [r3, #4]
 80126dc:	693b      	ldr	r3, [r7, #16]
 80126de:	4413      	add	r3, r2
 80126e0:	68fa      	ldr	r2, [r7, #12]
 80126e2:	4619      	mov	r1, r3
 80126e4:	f00b faad 	bl	801dc42 <memcpy>
    offset_to += len;
 80126e8:	697a      	ldr	r2, [r7, #20]
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	4413      	add	r3, r2
 80126ee:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80126f0:	693a      	ldr	r2, [r7, #16]
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	4413      	add	r3, r2
 80126f6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	895b      	ldrh	r3, [r3, #10]
 80126fc:	461a      	mov	r2, r3
 80126fe:	697b      	ldr	r3, [r7, #20]
 8012700:	4293      	cmp	r3, r2
 8012702:	d906      	bls.n	8012712 <pbuf_copy+0xb2>
 8012704:	4b38      	ldr	r3, [pc, #224]	@ (80127e8 <pbuf_copy+0x188>)
 8012706:	f240 32d9 	movw	r2, #985	@ 0x3d9
 801270a:	493a      	ldr	r1, [pc, #232]	@ (80127f4 <pbuf_copy+0x194>)
 801270c:	4838      	ldr	r0, [pc, #224]	@ (80127f0 <pbuf_copy+0x190>)
 801270e:	f00b f871 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8012712:	683b      	ldr	r3, [r7, #0]
 8012714:	895b      	ldrh	r3, [r3, #10]
 8012716:	461a      	mov	r2, r3
 8012718:	693b      	ldr	r3, [r7, #16]
 801271a:	4293      	cmp	r3, r2
 801271c:	d906      	bls.n	801272c <pbuf_copy+0xcc>
 801271e:	4b32      	ldr	r3, [pc, #200]	@ (80127e8 <pbuf_copy+0x188>)
 8012720:	f240 32da 	movw	r2, #986	@ 0x3da
 8012724:	4934      	ldr	r1, [pc, #208]	@ (80127f8 <pbuf_copy+0x198>)
 8012726:	4832      	ldr	r0, [pc, #200]	@ (80127f0 <pbuf_copy+0x190>)
 8012728:	f00b f864 	bl	801d7f4 <iprintf>
    if (offset_from >= p_from->len) {
 801272c:	683b      	ldr	r3, [r7, #0]
 801272e:	895b      	ldrh	r3, [r3, #10]
 8012730:	461a      	mov	r2, r3
 8012732:	693b      	ldr	r3, [r7, #16]
 8012734:	4293      	cmp	r3, r2
 8012736:	d304      	bcc.n	8012742 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8012738:	2300      	movs	r3, #0
 801273a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	895b      	ldrh	r3, [r3, #10]
 8012746:	461a      	mov	r2, r3
 8012748:	697b      	ldr	r3, [r7, #20]
 801274a:	4293      	cmp	r3, r2
 801274c:	d114      	bne.n	8012778 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801274e:	2300      	movs	r3, #0
 8012750:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	681b      	ldr	r3, [r3, #0]
 8012756:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d10c      	bne.n	8012778 <pbuf_copy+0x118>
 801275e:	683b      	ldr	r3, [r7, #0]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d009      	beq.n	8012778 <pbuf_copy+0x118>
 8012764:	4b20      	ldr	r3, [pc, #128]	@ (80127e8 <pbuf_copy+0x188>)
 8012766:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 801276a:	4924      	ldr	r1, [pc, #144]	@ (80127fc <pbuf_copy+0x19c>)
 801276c:	4820      	ldr	r0, [pc, #128]	@ (80127f0 <pbuf_copy+0x190>)
 801276e:	f00b f841 	bl	801d7f4 <iprintf>
 8012772:	f06f 030f 	mvn.w	r3, #15
 8012776:	e032      	b.n	80127de <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8012778:	683b      	ldr	r3, [r7, #0]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d013      	beq.n	80127a6 <pbuf_copy+0x146>
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	895a      	ldrh	r2, [r3, #10]
 8012782:	683b      	ldr	r3, [r7, #0]
 8012784:	891b      	ldrh	r3, [r3, #8]
 8012786:	429a      	cmp	r2, r3
 8012788:	d10d      	bne.n	80127a6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801278a:	683b      	ldr	r3, [r7, #0]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	2b00      	cmp	r3, #0
 8012790:	d009      	beq.n	80127a6 <pbuf_copy+0x146>
 8012792:	4b15      	ldr	r3, [pc, #84]	@ (80127e8 <pbuf_copy+0x188>)
 8012794:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8012798:	4919      	ldr	r1, [pc, #100]	@ (8012800 <pbuf_copy+0x1a0>)
 801279a:	4815      	ldr	r0, [pc, #84]	@ (80127f0 <pbuf_copy+0x190>)
 801279c:	f00b f82a 	bl	801d7f4 <iprintf>
 80127a0:	f06f 0305 	mvn.w	r3, #5
 80127a4:	e01b      	b.n	80127de <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d013      	beq.n	80127d4 <pbuf_copy+0x174>
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	895a      	ldrh	r2, [r3, #10]
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	891b      	ldrh	r3, [r3, #8]
 80127b4:	429a      	cmp	r2, r3
 80127b6:	d10d      	bne.n	80127d4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d009      	beq.n	80127d4 <pbuf_copy+0x174>
 80127c0:	4b09      	ldr	r3, [pc, #36]	@ (80127e8 <pbuf_copy+0x188>)
 80127c2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 80127c6:	490e      	ldr	r1, [pc, #56]	@ (8012800 <pbuf_copy+0x1a0>)
 80127c8:	4809      	ldr	r0, [pc, #36]	@ (80127f0 <pbuf_copy+0x190>)
 80127ca:	f00b f813 	bl	801d7f4 <iprintf>
 80127ce:	f06f 0305 	mvn.w	r3, #5
 80127d2:	e004      	b.n	80127de <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80127d4:	683b      	ldr	r3, [r7, #0]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	f47f af61 	bne.w	801269e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80127dc:	2300      	movs	r3, #0
}
 80127de:	4618      	mov	r0, r3
 80127e0:	3718      	adds	r7, #24
 80127e2:	46bd      	mov	sp, r7
 80127e4:	bd80      	pop	{r7, pc}
 80127e6:	bf00      	nop
 80127e8:	0802008c 	.word	0x0802008c
 80127ec:	08020334 	.word	0x08020334
 80127f0:	080200ec 	.word	0x080200ec
 80127f4:	08020364 	.word	0x08020364
 80127f8:	0802037c 	.word	0x0802037c
 80127fc:	08020398 	.word	0x08020398
 8012800:	080203a8 	.word	0x080203a8

08012804 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b088      	sub	sp, #32
 8012808:	af00      	add	r7, sp, #0
 801280a:	60f8      	str	r0, [r7, #12]
 801280c:	60b9      	str	r1, [r7, #8]
 801280e:	4611      	mov	r1, r2
 8012810:	461a      	mov	r2, r3
 8012812:	460b      	mov	r3, r1
 8012814:	80fb      	strh	r3, [r7, #6]
 8012816:	4613      	mov	r3, r2
 8012818:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801281a:	2300      	movs	r3, #0
 801281c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801281e:	2300      	movs	r3, #0
 8012820:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d108      	bne.n	801283a <pbuf_copy_partial+0x36>
 8012828:	4b2b      	ldr	r3, [pc, #172]	@ (80128d8 <pbuf_copy_partial+0xd4>)
 801282a:	f240 420a 	movw	r2, #1034	@ 0x40a
 801282e:	492b      	ldr	r1, [pc, #172]	@ (80128dc <pbuf_copy_partial+0xd8>)
 8012830:	482b      	ldr	r0, [pc, #172]	@ (80128e0 <pbuf_copy_partial+0xdc>)
 8012832:	f00a ffdf 	bl	801d7f4 <iprintf>
 8012836:	2300      	movs	r3, #0
 8012838:	e04a      	b.n	80128d0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801283a:	68bb      	ldr	r3, [r7, #8]
 801283c:	2b00      	cmp	r3, #0
 801283e:	d108      	bne.n	8012852 <pbuf_copy_partial+0x4e>
 8012840:	4b25      	ldr	r3, [pc, #148]	@ (80128d8 <pbuf_copy_partial+0xd4>)
 8012842:	f240 420b 	movw	r2, #1035	@ 0x40b
 8012846:	4927      	ldr	r1, [pc, #156]	@ (80128e4 <pbuf_copy_partial+0xe0>)
 8012848:	4825      	ldr	r0, [pc, #148]	@ (80128e0 <pbuf_copy_partial+0xdc>)
 801284a:	f00a ffd3 	bl	801d7f4 <iprintf>
 801284e:	2300      	movs	r3, #0
 8012850:	e03e      	b.n	80128d0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	61fb      	str	r3, [r7, #28]
 8012856:	e034      	b.n	80128c2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8012858:	88bb      	ldrh	r3, [r7, #4]
 801285a:	2b00      	cmp	r3, #0
 801285c:	d00a      	beq.n	8012874 <pbuf_copy_partial+0x70>
 801285e:	69fb      	ldr	r3, [r7, #28]
 8012860:	895b      	ldrh	r3, [r3, #10]
 8012862:	88ba      	ldrh	r2, [r7, #4]
 8012864:	429a      	cmp	r2, r3
 8012866:	d305      	bcc.n	8012874 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8012868:	69fb      	ldr	r3, [r7, #28]
 801286a:	895b      	ldrh	r3, [r3, #10]
 801286c:	88ba      	ldrh	r2, [r7, #4]
 801286e:	1ad3      	subs	r3, r2, r3
 8012870:	80bb      	strh	r3, [r7, #4]
 8012872:	e023      	b.n	80128bc <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8012874:	69fb      	ldr	r3, [r7, #28]
 8012876:	895a      	ldrh	r2, [r3, #10]
 8012878:	88bb      	ldrh	r3, [r7, #4]
 801287a:	1ad3      	subs	r3, r2, r3
 801287c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801287e:	8b3a      	ldrh	r2, [r7, #24]
 8012880:	88fb      	ldrh	r3, [r7, #6]
 8012882:	429a      	cmp	r2, r3
 8012884:	d901      	bls.n	801288a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8012886:	88fb      	ldrh	r3, [r7, #6]
 8012888:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801288a:	8b7b      	ldrh	r3, [r7, #26]
 801288c:	68ba      	ldr	r2, [r7, #8]
 801288e:	18d0      	adds	r0, r2, r3
 8012890:	69fb      	ldr	r3, [r7, #28]
 8012892:	685a      	ldr	r2, [r3, #4]
 8012894:	88bb      	ldrh	r3, [r7, #4]
 8012896:	4413      	add	r3, r2
 8012898:	8b3a      	ldrh	r2, [r7, #24]
 801289a:	4619      	mov	r1, r3
 801289c:	f00b f9d1 	bl	801dc42 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80128a0:	8afa      	ldrh	r2, [r7, #22]
 80128a2:	8b3b      	ldrh	r3, [r7, #24]
 80128a4:	4413      	add	r3, r2
 80128a6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80128a8:	8b7a      	ldrh	r2, [r7, #26]
 80128aa:	8b3b      	ldrh	r3, [r7, #24]
 80128ac:	4413      	add	r3, r2
 80128ae:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80128b0:	88fa      	ldrh	r2, [r7, #6]
 80128b2:	8b3b      	ldrh	r3, [r7, #24]
 80128b4:	1ad3      	subs	r3, r2, r3
 80128b6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80128b8:	2300      	movs	r3, #0
 80128ba:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80128bc:	69fb      	ldr	r3, [r7, #28]
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	61fb      	str	r3, [r7, #28]
 80128c2:	88fb      	ldrh	r3, [r7, #6]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d002      	beq.n	80128ce <pbuf_copy_partial+0xca>
 80128c8:	69fb      	ldr	r3, [r7, #28]
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d1c4      	bne.n	8012858 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80128ce:	8afb      	ldrh	r3, [r7, #22]
}
 80128d0:	4618      	mov	r0, r3
 80128d2:	3720      	adds	r7, #32
 80128d4:	46bd      	mov	sp, r7
 80128d6:	bd80      	pop	{r7, pc}
 80128d8:	0802008c 	.word	0x0802008c
 80128dc:	080203d4 	.word	0x080203d4
 80128e0:	080200ec 	.word	0x080200ec
 80128e4:	080203f4 	.word	0x080203f4

080128e8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b084      	sub	sp, #16
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	4603      	mov	r3, r0
 80128f0:	603a      	str	r2, [r7, #0]
 80128f2:	71fb      	strb	r3, [r7, #7]
 80128f4:	460b      	mov	r3, r1
 80128f6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80128f8:	683b      	ldr	r3, [r7, #0]
 80128fa:	8919      	ldrh	r1, [r3, #8]
 80128fc:	88ba      	ldrh	r2, [r7, #4]
 80128fe:	79fb      	ldrb	r3, [r7, #7]
 8012900:	4618      	mov	r0, r3
 8012902:	f7ff fa95 	bl	8011e30 <pbuf_alloc>
 8012906:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d101      	bne.n	8012912 <pbuf_clone+0x2a>
    return NULL;
 801290e:	2300      	movs	r3, #0
 8012910:	e011      	b.n	8012936 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8012912:	6839      	ldr	r1, [r7, #0]
 8012914:	68f8      	ldr	r0, [r7, #12]
 8012916:	f7ff fea3 	bl	8012660 <pbuf_copy>
 801291a:	4603      	mov	r3, r0
 801291c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801291e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d006      	beq.n	8012934 <pbuf_clone+0x4c>
 8012926:	4b06      	ldr	r3, [pc, #24]	@ (8012940 <pbuf_clone+0x58>)
 8012928:	f240 5224 	movw	r2, #1316	@ 0x524
 801292c:	4905      	ldr	r1, [pc, #20]	@ (8012944 <pbuf_clone+0x5c>)
 801292e:	4806      	ldr	r0, [pc, #24]	@ (8012948 <pbuf_clone+0x60>)
 8012930:	f00a ff60 	bl	801d7f4 <iprintf>
  return q;
 8012934:	68fb      	ldr	r3, [r7, #12]
}
 8012936:	4618      	mov	r0, r3
 8012938:	3710      	adds	r7, #16
 801293a:	46bd      	mov	sp, r7
 801293c:	bd80      	pop	{r7, pc}
 801293e:	bf00      	nop
 8012940:	0802008c 	.word	0x0802008c
 8012944:	08020500 	.word	0x08020500
 8012948:	080200ec 	.word	0x080200ec

0801294c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801294c:	b580      	push	{r7, lr}
 801294e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012950:	f00a fa18 	bl	801cd84 <rand>
 8012954:	4603      	mov	r3, r0
 8012956:	b29b      	uxth	r3, r3
 8012958:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801295c:	b29b      	uxth	r3, r3
 801295e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8012962:	b29a      	uxth	r2, r3
 8012964:	4b01      	ldr	r3, [pc, #4]	@ (801296c <tcp_init+0x20>)
 8012966:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012968:	bf00      	nop
 801296a:	bd80      	pop	{r7, pc}
 801296c:	24000028 	.word	0x24000028

08012970 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8012970:	b580      	push	{r7, lr}
 8012972:	b082      	sub	sp, #8
 8012974:	af00      	add	r7, sp, #0
 8012976:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	7d1b      	ldrb	r3, [r3, #20]
 801297c:	2b01      	cmp	r3, #1
 801297e:	d105      	bne.n	801298c <tcp_free+0x1c>
 8012980:	4b06      	ldr	r3, [pc, #24]	@ (801299c <tcp_free+0x2c>)
 8012982:	22d4      	movs	r2, #212	@ 0xd4
 8012984:	4906      	ldr	r1, [pc, #24]	@ (80129a0 <tcp_free+0x30>)
 8012986:	4807      	ldr	r0, [pc, #28]	@ (80129a4 <tcp_free+0x34>)
 8012988:	f00a ff34 	bl	801d7f4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 801298c:	6879      	ldr	r1, [r7, #4]
 801298e:	2001      	movs	r0, #1
 8012990:	f7fe fe82 	bl	8011698 <memp_free>
}
 8012994:	bf00      	nop
 8012996:	3708      	adds	r7, #8
 8012998:	46bd      	mov	sp, r7
 801299a:	bd80      	pop	{r7, pc}
 801299c:	0802058c 	.word	0x0802058c
 80129a0:	080205bc 	.word	0x080205bc
 80129a4:	080205d0 	.word	0x080205d0

080129a8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80129a8:	b580      	push	{r7, lr}
 80129aa:	b082      	sub	sp, #8
 80129ac:	af00      	add	r7, sp, #0
 80129ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	7d1b      	ldrb	r3, [r3, #20]
 80129b4:	2b01      	cmp	r3, #1
 80129b6:	d105      	bne.n	80129c4 <tcp_free_listen+0x1c>
 80129b8:	4b06      	ldr	r3, [pc, #24]	@ (80129d4 <tcp_free_listen+0x2c>)
 80129ba:	22df      	movs	r2, #223	@ 0xdf
 80129bc:	4906      	ldr	r1, [pc, #24]	@ (80129d8 <tcp_free_listen+0x30>)
 80129be:	4807      	ldr	r0, [pc, #28]	@ (80129dc <tcp_free_listen+0x34>)
 80129c0:	f00a ff18 	bl	801d7f4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80129c4:	6879      	ldr	r1, [r7, #4]
 80129c6:	2002      	movs	r0, #2
 80129c8:	f7fe fe66 	bl	8011698 <memp_free>
}
 80129cc:	bf00      	nop
 80129ce:	3708      	adds	r7, #8
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bd80      	pop	{r7, pc}
 80129d4:	0802058c 	.word	0x0802058c
 80129d8:	080205f8 	.word	0x080205f8
 80129dc:	080205d0 	.word	0x080205d0

080129e0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80129e4:	f000 fea4 	bl	8013730 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80129e8:	4b07      	ldr	r3, [pc, #28]	@ (8012a08 <tcp_tmr+0x28>)
 80129ea:	781b      	ldrb	r3, [r3, #0]
 80129ec:	3301      	adds	r3, #1
 80129ee:	b2da      	uxtb	r2, r3
 80129f0:	4b05      	ldr	r3, [pc, #20]	@ (8012a08 <tcp_tmr+0x28>)
 80129f2:	701a      	strb	r2, [r3, #0]
 80129f4:	4b04      	ldr	r3, [pc, #16]	@ (8012a08 <tcp_tmr+0x28>)
 80129f6:	781b      	ldrb	r3, [r3, #0]
 80129f8:	f003 0301 	and.w	r3, r3, #1
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d001      	beq.n	8012a04 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8012a00:	f000 fb54 	bl	80130ac <tcp_slowtmr>
  }
}
 8012a04:	bf00      	nop
 8012a06:	bd80      	pop	{r7, pc}
 8012a08:	2400cc49 	.word	0x2400cc49

08012a0c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8012a0c:	b580      	push	{r7, lr}
 8012a0e:	b084      	sub	sp, #16
 8012a10:	af00      	add	r7, sp, #0
 8012a12:	6078      	str	r0, [r7, #4]
 8012a14:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8012a16:	683b      	ldr	r3, [r7, #0]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d105      	bne.n	8012a28 <tcp_remove_listener+0x1c>
 8012a1c:	4b0d      	ldr	r3, [pc, #52]	@ (8012a54 <tcp_remove_listener+0x48>)
 8012a1e:	22ff      	movs	r2, #255	@ 0xff
 8012a20:	490d      	ldr	r1, [pc, #52]	@ (8012a58 <tcp_remove_listener+0x4c>)
 8012a22:	480e      	ldr	r0, [pc, #56]	@ (8012a5c <tcp_remove_listener+0x50>)
 8012a24:	f00a fee6 	bl	801d7f4 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	60fb      	str	r3, [r7, #12]
 8012a2c:	e00a      	b.n	8012a44 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012a32:	683a      	ldr	r2, [r7, #0]
 8012a34:	429a      	cmp	r2, r3
 8012a36:	d102      	bne.n	8012a3e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	2200      	movs	r2, #0
 8012a3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8012a3e:	68fb      	ldr	r3, [r7, #12]
 8012a40:	68db      	ldr	r3, [r3, #12]
 8012a42:	60fb      	str	r3, [r7, #12]
 8012a44:	68fb      	ldr	r3, [r7, #12]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d1f1      	bne.n	8012a2e <tcp_remove_listener+0x22>
    }
  }
}
 8012a4a:	bf00      	nop
 8012a4c:	bf00      	nop
 8012a4e:	3710      	adds	r7, #16
 8012a50:	46bd      	mov	sp, r7
 8012a52:	bd80      	pop	{r7, pc}
 8012a54:	0802058c 	.word	0x0802058c
 8012a58:	08020614 	.word	0x08020614
 8012a5c:	080205d0 	.word	0x080205d0

08012a60 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b084      	sub	sp, #16
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d106      	bne.n	8012a7c <tcp_listen_closed+0x1c>
 8012a6e:	4b14      	ldr	r3, [pc, #80]	@ (8012ac0 <tcp_listen_closed+0x60>)
 8012a70:	f240 1211 	movw	r2, #273	@ 0x111
 8012a74:	4913      	ldr	r1, [pc, #76]	@ (8012ac4 <tcp_listen_closed+0x64>)
 8012a76:	4814      	ldr	r0, [pc, #80]	@ (8012ac8 <tcp_listen_closed+0x68>)
 8012a78:	f00a febc 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	7d1b      	ldrb	r3, [r3, #20]
 8012a80:	2b01      	cmp	r3, #1
 8012a82:	d006      	beq.n	8012a92 <tcp_listen_closed+0x32>
 8012a84:	4b0e      	ldr	r3, [pc, #56]	@ (8012ac0 <tcp_listen_closed+0x60>)
 8012a86:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8012a8a:	4910      	ldr	r1, [pc, #64]	@ (8012acc <tcp_listen_closed+0x6c>)
 8012a8c:	480e      	ldr	r0, [pc, #56]	@ (8012ac8 <tcp_listen_closed+0x68>)
 8012a8e:	f00a feb1 	bl	801d7f4 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8012a92:	2301      	movs	r3, #1
 8012a94:	60fb      	str	r3, [r7, #12]
 8012a96:	e00b      	b.n	8012ab0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8012a98:	4a0d      	ldr	r2, [pc, #52]	@ (8012ad0 <tcp_listen_closed+0x70>)
 8012a9a:	68fb      	ldr	r3, [r7, #12]
 8012a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	6879      	ldr	r1, [r7, #4]
 8012aa4:	4618      	mov	r0, r3
 8012aa6:	f7ff ffb1 	bl	8012a0c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	3301      	adds	r3, #1
 8012aae:	60fb      	str	r3, [r7, #12]
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	2b03      	cmp	r3, #3
 8012ab4:	d9f0      	bls.n	8012a98 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8012ab6:	bf00      	nop
 8012ab8:	bf00      	nop
 8012aba:	3710      	adds	r7, #16
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}
 8012ac0:	0802058c 	.word	0x0802058c
 8012ac4:	0802063c 	.word	0x0802063c
 8012ac8:	080205d0 	.word	0x080205d0
 8012acc:	08020648 	.word	0x08020648
 8012ad0:	080229f8 	.word	0x080229f8

08012ad4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8012ad4:	b5b0      	push	{r4, r5, r7, lr}
 8012ad6:	b088      	sub	sp, #32
 8012ad8:	af04      	add	r7, sp, #16
 8012ada:	6078      	str	r0, [r7, #4]
 8012adc:	460b      	mov	r3, r1
 8012ade:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d106      	bne.n	8012af4 <tcp_close_shutdown+0x20>
 8012ae6:	4b63      	ldr	r3, [pc, #396]	@ (8012c74 <tcp_close_shutdown+0x1a0>)
 8012ae8:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8012aec:	4962      	ldr	r1, [pc, #392]	@ (8012c78 <tcp_close_shutdown+0x1a4>)
 8012aee:	4863      	ldr	r0, [pc, #396]	@ (8012c7c <tcp_close_shutdown+0x1a8>)
 8012af0:	f00a fe80 	bl	801d7f4 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8012af4:	78fb      	ldrb	r3, [r7, #3]
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d066      	beq.n	8012bc8 <tcp_close_shutdown+0xf4>
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	7d1b      	ldrb	r3, [r3, #20]
 8012afe:	2b04      	cmp	r3, #4
 8012b00:	d003      	beq.n	8012b0a <tcp_close_shutdown+0x36>
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	7d1b      	ldrb	r3, [r3, #20]
 8012b06:	2b07      	cmp	r3, #7
 8012b08:	d15e      	bne.n	8012bc8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d104      	bne.n	8012b1c <tcp_close_shutdown+0x48>
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012b16:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8012b1a:	d055      	beq.n	8012bc8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	8b5b      	ldrh	r3, [r3, #26]
 8012b20:	f003 0310 	and.w	r3, r3, #16
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d106      	bne.n	8012b36 <tcp_close_shutdown+0x62>
 8012b28:	4b52      	ldr	r3, [pc, #328]	@ (8012c74 <tcp_close_shutdown+0x1a0>)
 8012b2a:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8012b2e:	4954      	ldr	r1, [pc, #336]	@ (8012c80 <tcp_close_shutdown+0x1ac>)
 8012b30:	4852      	ldr	r0, [pc, #328]	@ (8012c7c <tcp_close_shutdown+0x1a8>)
 8012b32:	f00a fe5f 	bl	801d7f4 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8012b3e:	687d      	ldr	r5, [r7, #4]
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	3304      	adds	r3, #4
 8012b44:	687a      	ldr	r2, [r7, #4]
 8012b46:	8ad2      	ldrh	r2, [r2, #22]
 8012b48:	6879      	ldr	r1, [r7, #4]
 8012b4a:	8b09      	ldrh	r1, [r1, #24]
 8012b4c:	9102      	str	r1, [sp, #8]
 8012b4e:	9201      	str	r2, [sp, #4]
 8012b50:	9300      	str	r3, [sp, #0]
 8012b52:	462b      	mov	r3, r5
 8012b54:	4622      	mov	r2, r4
 8012b56:	4601      	mov	r1, r0
 8012b58:	6878      	ldr	r0, [r7, #4]
 8012b5a:	f004 fe8d 	bl	8017878 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8012b5e:	6878      	ldr	r0, [r7, #4]
 8012b60:	f001 f8c8 	bl	8013cf4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8012b64:	4b47      	ldr	r3, [pc, #284]	@ (8012c84 <tcp_close_shutdown+0x1b0>)
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	687a      	ldr	r2, [r7, #4]
 8012b6a:	429a      	cmp	r2, r3
 8012b6c:	d105      	bne.n	8012b7a <tcp_close_shutdown+0xa6>
 8012b6e:	4b45      	ldr	r3, [pc, #276]	@ (8012c84 <tcp_close_shutdown+0x1b0>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	68db      	ldr	r3, [r3, #12]
 8012b74:	4a43      	ldr	r2, [pc, #268]	@ (8012c84 <tcp_close_shutdown+0x1b0>)
 8012b76:	6013      	str	r3, [r2, #0]
 8012b78:	e013      	b.n	8012ba2 <tcp_close_shutdown+0xce>
 8012b7a:	4b42      	ldr	r3, [pc, #264]	@ (8012c84 <tcp_close_shutdown+0x1b0>)
 8012b7c:	681b      	ldr	r3, [r3, #0]
 8012b7e:	60fb      	str	r3, [r7, #12]
 8012b80:	e00c      	b.n	8012b9c <tcp_close_shutdown+0xc8>
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	68db      	ldr	r3, [r3, #12]
 8012b86:	687a      	ldr	r2, [r7, #4]
 8012b88:	429a      	cmp	r2, r3
 8012b8a:	d104      	bne.n	8012b96 <tcp_close_shutdown+0xc2>
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	68da      	ldr	r2, [r3, #12]
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	60da      	str	r2, [r3, #12]
 8012b94:	e005      	b.n	8012ba2 <tcp_close_shutdown+0xce>
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	68db      	ldr	r3, [r3, #12]
 8012b9a:	60fb      	str	r3, [r7, #12]
 8012b9c:	68fb      	ldr	r3, [r7, #12]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d1ef      	bne.n	8012b82 <tcp_close_shutdown+0xae>
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	2200      	movs	r2, #0
 8012ba6:	60da      	str	r2, [r3, #12]
 8012ba8:	4b37      	ldr	r3, [pc, #220]	@ (8012c88 <tcp_close_shutdown+0x1b4>)
 8012baa:	2201      	movs	r2, #1
 8012bac:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8012bae:	4b37      	ldr	r3, [pc, #220]	@ (8012c8c <tcp_close_shutdown+0x1b8>)
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	687a      	ldr	r2, [r7, #4]
 8012bb4:	429a      	cmp	r2, r3
 8012bb6:	d102      	bne.n	8012bbe <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8012bb8:	f003 fd5c 	bl	8016674 <tcp_trigger_input_pcb_close>
 8012bbc:	e002      	b.n	8012bc4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8012bbe:	6878      	ldr	r0, [r7, #4]
 8012bc0:	f7ff fed6 	bl	8012970 <tcp_free>
      }
      return ERR_OK;
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	e050      	b.n	8012c6a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	7d1b      	ldrb	r3, [r3, #20]
 8012bcc:	2b02      	cmp	r3, #2
 8012bce:	d03b      	beq.n	8012c48 <tcp_close_shutdown+0x174>
 8012bd0:	2b02      	cmp	r3, #2
 8012bd2:	dc44      	bgt.n	8012c5e <tcp_close_shutdown+0x18a>
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d002      	beq.n	8012bde <tcp_close_shutdown+0x10a>
 8012bd8:	2b01      	cmp	r3, #1
 8012bda:	d02a      	beq.n	8012c32 <tcp_close_shutdown+0x15e>
 8012bdc:	e03f      	b.n	8012c5e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	8adb      	ldrh	r3, [r3, #22]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d021      	beq.n	8012c2a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012be6:	4b2a      	ldr	r3, [pc, #168]	@ (8012c90 <tcp_close_shutdown+0x1bc>)
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	687a      	ldr	r2, [r7, #4]
 8012bec:	429a      	cmp	r2, r3
 8012bee:	d105      	bne.n	8012bfc <tcp_close_shutdown+0x128>
 8012bf0:	4b27      	ldr	r3, [pc, #156]	@ (8012c90 <tcp_close_shutdown+0x1bc>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	68db      	ldr	r3, [r3, #12]
 8012bf6:	4a26      	ldr	r2, [pc, #152]	@ (8012c90 <tcp_close_shutdown+0x1bc>)
 8012bf8:	6013      	str	r3, [r2, #0]
 8012bfa:	e013      	b.n	8012c24 <tcp_close_shutdown+0x150>
 8012bfc:	4b24      	ldr	r3, [pc, #144]	@ (8012c90 <tcp_close_shutdown+0x1bc>)
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	60bb      	str	r3, [r7, #8]
 8012c02:	e00c      	b.n	8012c1e <tcp_close_shutdown+0x14a>
 8012c04:	68bb      	ldr	r3, [r7, #8]
 8012c06:	68db      	ldr	r3, [r3, #12]
 8012c08:	687a      	ldr	r2, [r7, #4]
 8012c0a:	429a      	cmp	r2, r3
 8012c0c:	d104      	bne.n	8012c18 <tcp_close_shutdown+0x144>
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	68da      	ldr	r2, [r3, #12]
 8012c12:	68bb      	ldr	r3, [r7, #8]
 8012c14:	60da      	str	r2, [r3, #12]
 8012c16:	e005      	b.n	8012c24 <tcp_close_shutdown+0x150>
 8012c18:	68bb      	ldr	r3, [r7, #8]
 8012c1a:	68db      	ldr	r3, [r3, #12]
 8012c1c:	60bb      	str	r3, [r7, #8]
 8012c1e:	68bb      	ldr	r3, [r7, #8]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d1ef      	bne.n	8012c04 <tcp_close_shutdown+0x130>
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	2200      	movs	r2, #0
 8012c28:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8012c2a:	6878      	ldr	r0, [r7, #4]
 8012c2c:	f7ff fea0 	bl	8012970 <tcp_free>
      break;
 8012c30:	e01a      	b.n	8012c68 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8012c32:	6878      	ldr	r0, [r7, #4]
 8012c34:	f7ff ff14 	bl	8012a60 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8012c38:	6879      	ldr	r1, [r7, #4]
 8012c3a:	4816      	ldr	r0, [pc, #88]	@ (8012c94 <tcp_close_shutdown+0x1c0>)
 8012c3c:	f001 f8aa 	bl	8013d94 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8012c40:	6878      	ldr	r0, [r7, #4]
 8012c42:	f7ff feb1 	bl	80129a8 <tcp_free_listen>
      break;
 8012c46:	e00f      	b.n	8012c68 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012c48:	6879      	ldr	r1, [r7, #4]
 8012c4a:	480e      	ldr	r0, [pc, #56]	@ (8012c84 <tcp_close_shutdown+0x1b0>)
 8012c4c:	f001 f8a2 	bl	8013d94 <tcp_pcb_remove>
 8012c50:	4b0d      	ldr	r3, [pc, #52]	@ (8012c88 <tcp_close_shutdown+0x1b4>)
 8012c52:	2201      	movs	r2, #1
 8012c54:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8012c56:	6878      	ldr	r0, [r7, #4]
 8012c58:	f7ff fe8a 	bl	8012970 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8012c5c:	e004      	b.n	8012c68 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8012c5e:	6878      	ldr	r0, [r7, #4]
 8012c60:	f000 f81a 	bl	8012c98 <tcp_close_shutdown_fin>
 8012c64:	4603      	mov	r3, r0
 8012c66:	e000      	b.n	8012c6a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8012c68:	2300      	movs	r3, #0
}
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	3710      	adds	r7, #16
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bdb0      	pop	{r4, r5, r7, pc}
 8012c72:	bf00      	nop
 8012c74:	0802058c 	.word	0x0802058c
 8012c78:	08020660 	.word	0x08020660
 8012c7c:	080205d0 	.word	0x080205d0
 8012c80:	08020680 	.word	0x08020680
 8012c84:	2400cc40 	.word	0x2400cc40
 8012c88:	2400cc48 	.word	0x2400cc48
 8012c8c:	2400cc80 	.word	0x2400cc80
 8012c90:	2400cc38 	.word	0x2400cc38
 8012c94:	2400cc3c 	.word	0x2400cc3c

08012c98 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b084      	sub	sp, #16
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d106      	bne.n	8012cb4 <tcp_close_shutdown_fin+0x1c>
 8012ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8012d60 <tcp_close_shutdown_fin+0xc8>)
 8012ca8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8012cac:	492d      	ldr	r1, [pc, #180]	@ (8012d64 <tcp_close_shutdown_fin+0xcc>)
 8012cae:	482e      	ldr	r0, [pc, #184]	@ (8012d68 <tcp_close_shutdown_fin+0xd0>)
 8012cb0:	f00a fda0 	bl	801d7f4 <iprintf>

  switch (pcb->state) {
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	7d1b      	ldrb	r3, [r3, #20]
 8012cb8:	2b07      	cmp	r3, #7
 8012cba:	d020      	beq.n	8012cfe <tcp_close_shutdown_fin+0x66>
 8012cbc:	2b07      	cmp	r3, #7
 8012cbe:	dc2b      	bgt.n	8012d18 <tcp_close_shutdown_fin+0x80>
 8012cc0:	2b03      	cmp	r3, #3
 8012cc2:	d002      	beq.n	8012cca <tcp_close_shutdown_fin+0x32>
 8012cc4:	2b04      	cmp	r3, #4
 8012cc6:	d00d      	beq.n	8012ce4 <tcp_close_shutdown_fin+0x4c>
 8012cc8:	e026      	b.n	8012d18 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8012cca:	6878      	ldr	r0, [r7, #4]
 8012ccc:	f003 fee2 	bl	8016a94 <tcp_send_fin>
 8012cd0:	4603      	mov	r3, r0
 8012cd2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012cd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d11f      	bne.n	8012d1c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	2205      	movs	r2, #5
 8012ce0:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012ce2:	e01b      	b.n	8012d1c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8012ce4:	6878      	ldr	r0, [r7, #4]
 8012ce6:	f003 fed5 	bl	8016a94 <tcp_send_fin>
 8012cea:	4603      	mov	r3, r0
 8012cec:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d114      	bne.n	8012d20 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	2205      	movs	r2, #5
 8012cfa:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012cfc:	e010      	b.n	8012d20 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8012cfe:	6878      	ldr	r0, [r7, #4]
 8012d00:	f003 fec8 	bl	8016a94 <tcp_send_fin>
 8012d04:	4603      	mov	r3, r0
 8012d06:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012d08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d109      	bne.n	8012d24 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	2209      	movs	r2, #9
 8012d14:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012d16:	e005      	b.n	8012d24 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8012d18:	2300      	movs	r3, #0
 8012d1a:	e01c      	b.n	8012d56 <tcp_close_shutdown_fin+0xbe>
      break;
 8012d1c:	bf00      	nop
 8012d1e:	e002      	b.n	8012d26 <tcp_close_shutdown_fin+0x8e>
      break;
 8012d20:	bf00      	nop
 8012d22:	e000      	b.n	8012d26 <tcp_close_shutdown_fin+0x8e>
      break;
 8012d24:	bf00      	nop
  }

  if (err == ERR_OK) {
 8012d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d103      	bne.n	8012d36 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8012d2e:	6878      	ldr	r0, [r7, #4]
 8012d30:	f003 ffee 	bl	8016d10 <tcp_output>
 8012d34:	e00d      	b.n	8012d52 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8012d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d3e:	d108      	bne.n	8012d52 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	8b5b      	ldrh	r3, [r3, #26]
 8012d44:	f043 0308 	orr.w	r3, r3, #8
 8012d48:	b29a      	uxth	r2, r3
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8012d4e:	2300      	movs	r3, #0
 8012d50:	e001      	b.n	8012d56 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8012d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012d56:	4618      	mov	r0, r3
 8012d58:	3710      	adds	r7, #16
 8012d5a:	46bd      	mov	sp, r7
 8012d5c:	bd80      	pop	{r7, pc}
 8012d5e:	bf00      	nop
 8012d60:	0802058c 	.word	0x0802058c
 8012d64:	0802063c 	.word	0x0802063c
 8012d68:	080205d0 	.word	0x080205d0

08012d6c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b082      	sub	sp, #8
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d109      	bne.n	8012d8e <tcp_close+0x22>
 8012d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8012db8 <tcp_close+0x4c>)
 8012d7c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8012d80:	490e      	ldr	r1, [pc, #56]	@ (8012dbc <tcp_close+0x50>)
 8012d82:	480f      	ldr	r0, [pc, #60]	@ (8012dc0 <tcp_close+0x54>)
 8012d84:	f00a fd36 	bl	801d7f4 <iprintf>
 8012d88:	f06f 030f 	mvn.w	r3, #15
 8012d8c:	e00f      	b.n	8012dae <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	7d1b      	ldrb	r3, [r3, #20]
 8012d92:	2b01      	cmp	r3, #1
 8012d94:	d006      	beq.n	8012da4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	8b5b      	ldrh	r3, [r3, #26]
 8012d9a:	f043 0310 	orr.w	r3, r3, #16
 8012d9e:	b29a      	uxth	r2, r3
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8012da4:	2101      	movs	r1, #1
 8012da6:	6878      	ldr	r0, [r7, #4]
 8012da8:	f7ff fe94 	bl	8012ad4 <tcp_close_shutdown>
 8012dac:	4603      	mov	r3, r0
}
 8012dae:	4618      	mov	r0, r3
 8012db0:	3708      	adds	r7, #8
 8012db2:	46bd      	mov	sp, r7
 8012db4:	bd80      	pop	{r7, pc}
 8012db6:	bf00      	nop
 8012db8:	0802058c 	.word	0x0802058c
 8012dbc:	0802069c 	.word	0x0802069c
 8012dc0:	080205d0 	.word	0x080205d0

08012dc4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	b08e      	sub	sp, #56	@ 0x38
 8012dc8:	af04      	add	r7, sp, #16
 8012dca:	6078      	str	r0, [r7, #4]
 8012dcc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d107      	bne.n	8012de4 <tcp_abandon+0x20>
 8012dd4:	4b52      	ldr	r3, [pc, #328]	@ (8012f20 <tcp_abandon+0x15c>)
 8012dd6:	f240 223d 	movw	r2, #573	@ 0x23d
 8012dda:	4952      	ldr	r1, [pc, #328]	@ (8012f24 <tcp_abandon+0x160>)
 8012ddc:	4852      	ldr	r0, [pc, #328]	@ (8012f28 <tcp_abandon+0x164>)
 8012dde:	f00a fd09 	bl	801d7f4 <iprintf>
 8012de2:	e099      	b.n	8012f18 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	7d1b      	ldrb	r3, [r3, #20]
 8012de8:	2b01      	cmp	r3, #1
 8012dea:	d106      	bne.n	8012dfa <tcp_abandon+0x36>
 8012dec:	4b4c      	ldr	r3, [pc, #304]	@ (8012f20 <tcp_abandon+0x15c>)
 8012dee:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8012df2:	494e      	ldr	r1, [pc, #312]	@ (8012f2c <tcp_abandon+0x168>)
 8012df4:	484c      	ldr	r0, [pc, #304]	@ (8012f28 <tcp_abandon+0x164>)
 8012df6:	f00a fcfd 	bl	801d7f4 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	7d1b      	ldrb	r3, [r3, #20]
 8012dfe:	2b0a      	cmp	r3, #10
 8012e00:	d107      	bne.n	8012e12 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8012e02:	6879      	ldr	r1, [r7, #4]
 8012e04:	484a      	ldr	r0, [pc, #296]	@ (8012f30 <tcp_abandon+0x16c>)
 8012e06:	f000 ffc5 	bl	8013d94 <tcp_pcb_remove>
    tcp_free(pcb);
 8012e0a:	6878      	ldr	r0, [r7, #4]
 8012e0c:	f7ff fdb0 	bl	8012970 <tcp_free>
 8012e10:	e082      	b.n	8012f18 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8012e12:	2300      	movs	r3, #0
 8012e14:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8012e16:	2300      	movs	r3, #0
 8012e18:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e1e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e24:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012e2c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	691b      	ldr	r3, [r3, #16]
 8012e32:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	7d1b      	ldrb	r3, [r3, #20]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d126      	bne.n	8012e8a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	8adb      	ldrh	r3, [r3, #22]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d02e      	beq.n	8012ea2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012e44:	4b3b      	ldr	r3, [pc, #236]	@ (8012f34 <tcp_abandon+0x170>)
 8012e46:	681b      	ldr	r3, [r3, #0]
 8012e48:	687a      	ldr	r2, [r7, #4]
 8012e4a:	429a      	cmp	r2, r3
 8012e4c:	d105      	bne.n	8012e5a <tcp_abandon+0x96>
 8012e4e:	4b39      	ldr	r3, [pc, #228]	@ (8012f34 <tcp_abandon+0x170>)
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	68db      	ldr	r3, [r3, #12]
 8012e54:	4a37      	ldr	r2, [pc, #220]	@ (8012f34 <tcp_abandon+0x170>)
 8012e56:	6013      	str	r3, [r2, #0]
 8012e58:	e013      	b.n	8012e82 <tcp_abandon+0xbe>
 8012e5a:	4b36      	ldr	r3, [pc, #216]	@ (8012f34 <tcp_abandon+0x170>)
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	61fb      	str	r3, [r7, #28]
 8012e60:	e00c      	b.n	8012e7c <tcp_abandon+0xb8>
 8012e62:	69fb      	ldr	r3, [r7, #28]
 8012e64:	68db      	ldr	r3, [r3, #12]
 8012e66:	687a      	ldr	r2, [r7, #4]
 8012e68:	429a      	cmp	r2, r3
 8012e6a:	d104      	bne.n	8012e76 <tcp_abandon+0xb2>
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	68da      	ldr	r2, [r3, #12]
 8012e70:	69fb      	ldr	r3, [r7, #28]
 8012e72:	60da      	str	r2, [r3, #12]
 8012e74:	e005      	b.n	8012e82 <tcp_abandon+0xbe>
 8012e76:	69fb      	ldr	r3, [r7, #28]
 8012e78:	68db      	ldr	r3, [r3, #12]
 8012e7a:	61fb      	str	r3, [r7, #28]
 8012e7c:	69fb      	ldr	r3, [r7, #28]
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d1ef      	bne.n	8012e62 <tcp_abandon+0x9e>
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	2200      	movs	r2, #0
 8012e86:	60da      	str	r2, [r3, #12]
 8012e88:	e00b      	b.n	8012ea2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8012e8a:	683b      	ldr	r3, [r7, #0]
 8012e8c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	8adb      	ldrh	r3, [r3, #22]
 8012e92:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012e94:	6879      	ldr	r1, [r7, #4]
 8012e96:	4828      	ldr	r0, [pc, #160]	@ (8012f38 <tcp_abandon+0x174>)
 8012e98:	f000 ff7c 	bl	8013d94 <tcp_pcb_remove>
 8012e9c:	4b27      	ldr	r3, [pc, #156]	@ (8012f3c <tcp_abandon+0x178>)
 8012e9e:	2201      	movs	r2, #1
 8012ea0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d004      	beq.n	8012eb4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012eae:	4618      	mov	r0, r3
 8012eb0:	f000 fd1e 	bl	80138f0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d004      	beq.n	8012ec6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	f000 fd15 	bl	80138f0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d004      	beq.n	8012ed8 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	f000 fd0c 	bl	80138f0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8012ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d00e      	beq.n	8012efc <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8012ede:	6879      	ldr	r1, [r7, #4]
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	3304      	adds	r3, #4
 8012ee4:	687a      	ldr	r2, [r7, #4]
 8012ee6:	8b12      	ldrh	r2, [r2, #24]
 8012ee8:	9202      	str	r2, [sp, #8]
 8012eea:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012eec:	9201      	str	r2, [sp, #4]
 8012eee:	9300      	str	r3, [sp, #0]
 8012ef0:	460b      	mov	r3, r1
 8012ef2:	697a      	ldr	r2, [r7, #20]
 8012ef4:	69b9      	ldr	r1, [r7, #24]
 8012ef6:	6878      	ldr	r0, [r7, #4]
 8012ef8:	f004 fcbe 	bl	8017878 <tcp_rst>
    }
    last_state = pcb->state;
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	7d1b      	ldrb	r3, [r3, #20]
 8012f00:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8012f02:	6878      	ldr	r0, [r7, #4]
 8012f04:	f7ff fd34 	bl	8012970 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8012f08:	693b      	ldr	r3, [r7, #16]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d004      	beq.n	8012f18 <tcp_abandon+0x154>
 8012f0e:	693b      	ldr	r3, [r7, #16]
 8012f10:	f06f 010c 	mvn.w	r1, #12
 8012f14:	68f8      	ldr	r0, [r7, #12]
 8012f16:	4798      	blx	r3
  }
}
 8012f18:	3728      	adds	r7, #40	@ 0x28
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	bd80      	pop	{r7, pc}
 8012f1e:	bf00      	nop
 8012f20:	0802058c 	.word	0x0802058c
 8012f24:	080206d0 	.word	0x080206d0
 8012f28:	080205d0 	.word	0x080205d0
 8012f2c:	080206ec 	.word	0x080206ec
 8012f30:	2400cc44 	.word	0x2400cc44
 8012f34:	2400cc38 	.word	0x2400cc38
 8012f38:	2400cc40 	.word	0x2400cc40
 8012f3c:	2400cc48 	.word	0x2400cc48

08012f40 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8012f40:	b580      	push	{r7, lr}
 8012f42:	b082      	sub	sp, #8
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8012f48:	2101      	movs	r1, #1
 8012f4a:	6878      	ldr	r0, [r7, #4]
 8012f4c:	f7ff ff3a 	bl	8012dc4 <tcp_abandon>
}
 8012f50:	bf00      	nop
 8012f52:	3708      	adds	r7, #8
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bd80      	pop	{r7, pc}

08012f58 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b084      	sub	sp, #16
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d106      	bne.n	8012f74 <tcp_update_rcv_ann_wnd+0x1c>
 8012f66:	4b25      	ldr	r3, [pc, #148]	@ (8012ffc <tcp_update_rcv_ann_wnd+0xa4>)
 8012f68:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8012f6c:	4924      	ldr	r1, [pc, #144]	@ (8013000 <tcp_update_rcv_ann_wnd+0xa8>)
 8012f6e:	4825      	ldr	r0, [pc, #148]	@ (8013004 <tcp_update_rcv_ann_wnd+0xac>)
 8012f70:	f00a fc40 	bl	801d7f4 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f78:	687a      	ldr	r2, [r7, #4]
 8012f7a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8012f7c:	4413      	add	r3, r2
 8012f7e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f84:	687a      	ldr	r2, [r7, #4]
 8012f86:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8012f88:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8012f8c:	bf28      	it	cs
 8012f8e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8012f92:	b292      	uxth	r2, r2
 8012f94:	4413      	add	r3, r2
 8012f96:	68fa      	ldr	r2, [r7, #12]
 8012f98:	1ad3      	subs	r3, r2, r3
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	db08      	blt.n	8012fb0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012faa:	68fa      	ldr	r2, [r7, #12]
 8012fac:	1ad3      	subs	r3, r2, r3
 8012fae:	e020      	b.n	8012ff2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fb8:	1ad3      	subs	r3, r2, r3
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	dd03      	ble.n	8012fc6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	2200      	movs	r2, #0
 8012fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8012fc4:	e014      	b.n	8012ff0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012fce:	1ad3      	subs	r3, r2, r3
 8012fd0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8012fd2:	68bb      	ldr	r3, [r7, #8]
 8012fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012fd8:	d306      	bcc.n	8012fe8 <tcp_update_rcv_ann_wnd+0x90>
 8012fda:	4b08      	ldr	r3, [pc, #32]	@ (8012ffc <tcp_update_rcv_ann_wnd+0xa4>)
 8012fdc:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8012fe0:	4909      	ldr	r1, [pc, #36]	@ (8013008 <tcp_update_rcv_ann_wnd+0xb0>)
 8012fe2:	4808      	ldr	r0, [pc, #32]	@ (8013004 <tcp_update_rcv_ann_wnd+0xac>)
 8012fe4:	f00a fc06 	bl	801d7f4 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8012fe8:	68bb      	ldr	r3, [r7, #8]
 8012fea:	b29a      	uxth	r2, r3
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8012ff0:	2300      	movs	r3, #0
  }
}
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	3710      	adds	r7, #16
 8012ff6:	46bd      	mov	sp, r7
 8012ff8:	bd80      	pop	{r7, pc}
 8012ffa:	bf00      	nop
 8012ffc:	0802058c 	.word	0x0802058c
 8013000:	080207e8 	.word	0x080207e8
 8013004:	080205d0 	.word	0x080205d0
 8013008:	0802080c 	.word	0x0802080c

0801300c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801300c:	b580      	push	{r7, lr}
 801300e:	b084      	sub	sp, #16
 8013010:	af00      	add	r7, sp, #0
 8013012:	6078      	str	r0, [r7, #4]
 8013014:	460b      	mov	r3, r1
 8013016:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	2b00      	cmp	r3, #0
 801301c:	d107      	bne.n	801302e <tcp_recved+0x22>
 801301e:	4b1f      	ldr	r3, [pc, #124]	@ (801309c <tcp_recved+0x90>)
 8013020:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8013024:	491e      	ldr	r1, [pc, #120]	@ (80130a0 <tcp_recved+0x94>)
 8013026:	481f      	ldr	r0, [pc, #124]	@ (80130a4 <tcp_recved+0x98>)
 8013028:	f00a fbe4 	bl	801d7f4 <iprintf>
 801302c:	e032      	b.n	8013094 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	7d1b      	ldrb	r3, [r3, #20]
 8013032:	2b01      	cmp	r3, #1
 8013034:	d106      	bne.n	8013044 <tcp_recved+0x38>
 8013036:	4b19      	ldr	r3, [pc, #100]	@ (801309c <tcp_recved+0x90>)
 8013038:	f240 32d2 	movw	r2, #978	@ 0x3d2
 801303c:	491a      	ldr	r1, [pc, #104]	@ (80130a8 <tcp_recved+0x9c>)
 801303e:	4819      	ldr	r0, [pc, #100]	@ (80130a4 <tcp_recved+0x98>)
 8013040:	f00a fbd8 	bl	801d7f4 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013048:	887b      	ldrh	r3, [r7, #2]
 801304a:	4413      	add	r3, r2
 801304c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801304e:	89fb      	ldrh	r3, [r7, #14]
 8013050:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013054:	d804      	bhi.n	8013060 <tcp_recved+0x54>
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801305a:	89fa      	ldrh	r2, [r7, #14]
 801305c:	429a      	cmp	r2, r3
 801305e:	d204      	bcs.n	801306a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8013066:	851a      	strh	r2, [r3, #40]	@ 0x28
 8013068:	e002      	b.n	8013070 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	89fa      	ldrh	r2, [r7, #14]
 801306e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8013070:	6878      	ldr	r0, [r7, #4]
 8013072:	f7ff ff71 	bl	8012f58 <tcp_update_rcv_ann_wnd>
 8013076:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8013078:	68bb      	ldr	r3, [r7, #8]
 801307a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801307e:	d309      	bcc.n	8013094 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	8b5b      	ldrh	r3, [r3, #26]
 8013084:	f043 0302 	orr.w	r3, r3, #2
 8013088:	b29a      	uxth	r2, r3
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801308e:	6878      	ldr	r0, [r7, #4]
 8013090:	f003 fe3e 	bl	8016d10 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8013094:	3710      	adds	r7, #16
 8013096:	46bd      	mov	sp, r7
 8013098:	bd80      	pop	{r7, pc}
 801309a:	bf00      	nop
 801309c:	0802058c 	.word	0x0802058c
 80130a0:	08020828 	.word	0x08020828
 80130a4:	080205d0 	.word	0x080205d0
 80130a8:	08020840 	.word	0x08020840

080130ac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80130ac:	b5b0      	push	{r4, r5, r7, lr}
 80130ae:	b090      	sub	sp, #64	@ 0x40
 80130b0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80130b2:	2300      	movs	r3, #0
 80130b4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80130b8:	4b95      	ldr	r3, [pc, #596]	@ (8013310 <tcp_slowtmr+0x264>)
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	3301      	adds	r3, #1
 80130be:	4a94      	ldr	r2, [pc, #592]	@ (8013310 <tcp_slowtmr+0x264>)
 80130c0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80130c2:	4b94      	ldr	r3, [pc, #592]	@ (8013314 <tcp_slowtmr+0x268>)
 80130c4:	781b      	ldrb	r3, [r3, #0]
 80130c6:	3301      	adds	r3, #1
 80130c8:	b2da      	uxtb	r2, r3
 80130ca:	4b92      	ldr	r3, [pc, #584]	@ (8013314 <tcp_slowtmr+0x268>)
 80130cc:	701a      	strb	r2, [r3, #0]
 80130ce:	e000      	b.n	80130d2 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80130d0:	bf00      	nop
  prev = NULL;
 80130d2:	2300      	movs	r3, #0
 80130d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80130d6:	4b90      	ldr	r3, [pc, #576]	@ (8013318 <tcp_slowtmr+0x26c>)
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80130dc:	e29d      	b.n	801361a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80130de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80130e0:	7d1b      	ldrb	r3, [r3, #20]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d106      	bne.n	80130f4 <tcp_slowtmr+0x48>
 80130e6:	4b8d      	ldr	r3, [pc, #564]	@ (801331c <tcp_slowtmr+0x270>)
 80130e8:	f240 42be 	movw	r2, #1214	@ 0x4be
 80130ec:	498c      	ldr	r1, [pc, #560]	@ (8013320 <tcp_slowtmr+0x274>)
 80130ee:	488d      	ldr	r0, [pc, #564]	@ (8013324 <tcp_slowtmr+0x278>)
 80130f0:	f00a fb80 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80130f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80130f6:	7d1b      	ldrb	r3, [r3, #20]
 80130f8:	2b01      	cmp	r3, #1
 80130fa:	d106      	bne.n	801310a <tcp_slowtmr+0x5e>
 80130fc:	4b87      	ldr	r3, [pc, #540]	@ (801331c <tcp_slowtmr+0x270>)
 80130fe:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8013102:	4989      	ldr	r1, [pc, #548]	@ (8013328 <tcp_slowtmr+0x27c>)
 8013104:	4887      	ldr	r0, [pc, #540]	@ (8013324 <tcp_slowtmr+0x278>)
 8013106:	f00a fb75 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801310a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801310c:	7d1b      	ldrb	r3, [r3, #20]
 801310e:	2b0a      	cmp	r3, #10
 8013110:	d106      	bne.n	8013120 <tcp_slowtmr+0x74>
 8013112:	4b82      	ldr	r3, [pc, #520]	@ (801331c <tcp_slowtmr+0x270>)
 8013114:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8013118:	4984      	ldr	r1, [pc, #528]	@ (801332c <tcp_slowtmr+0x280>)
 801311a:	4882      	ldr	r0, [pc, #520]	@ (8013324 <tcp_slowtmr+0x278>)
 801311c:	f00a fb6a 	bl	801d7f4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8013120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013122:	7f9a      	ldrb	r2, [r3, #30]
 8013124:	4b7b      	ldr	r3, [pc, #492]	@ (8013314 <tcp_slowtmr+0x268>)
 8013126:	781b      	ldrb	r3, [r3, #0]
 8013128:	429a      	cmp	r2, r3
 801312a:	d105      	bne.n	8013138 <tcp_slowtmr+0x8c>
      prev = pcb;
 801312c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801312e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8013130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013132:	68db      	ldr	r3, [r3, #12]
 8013134:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8013136:	e270      	b.n	801361a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8013138:	4b76      	ldr	r3, [pc, #472]	@ (8013314 <tcp_slowtmr+0x268>)
 801313a:	781a      	ldrb	r2, [r3, #0]
 801313c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801313e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8013140:	2300      	movs	r3, #0
 8013142:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8013146:	2300      	movs	r3, #0
 8013148:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801314c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801314e:	7d1b      	ldrb	r3, [r3, #20]
 8013150:	2b02      	cmp	r3, #2
 8013152:	d10a      	bne.n	801316a <tcp_slowtmr+0xbe>
 8013154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013156:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801315a:	2b05      	cmp	r3, #5
 801315c:	d905      	bls.n	801316a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801315e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013162:	3301      	adds	r3, #1
 8013164:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013168:	e11e      	b.n	80133a8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801316a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801316c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013170:	2b0b      	cmp	r3, #11
 8013172:	d905      	bls.n	8013180 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8013174:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013178:	3301      	adds	r3, #1
 801317a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801317e:	e113      	b.n	80133a8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8013180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013182:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013186:	2b00      	cmp	r3, #0
 8013188:	d075      	beq.n	8013276 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801318a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801318c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801318e:	2b00      	cmp	r3, #0
 8013190:	d006      	beq.n	80131a0 <tcp_slowtmr+0xf4>
 8013192:	4b62      	ldr	r3, [pc, #392]	@ (801331c <tcp_slowtmr+0x270>)
 8013194:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8013198:	4965      	ldr	r1, [pc, #404]	@ (8013330 <tcp_slowtmr+0x284>)
 801319a:	4862      	ldr	r0, [pc, #392]	@ (8013324 <tcp_slowtmr+0x278>)
 801319c:	f00a fb2a 	bl	801d7f4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80131a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d106      	bne.n	80131b6 <tcp_slowtmr+0x10a>
 80131a8:	4b5c      	ldr	r3, [pc, #368]	@ (801331c <tcp_slowtmr+0x270>)
 80131aa:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 80131ae:	4961      	ldr	r1, [pc, #388]	@ (8013334 <tcp_slowtmr+0x288>)
 80131b0:	485c      	ldr	r0, [pc, #368]	@ (8013324 <tcp_slowtmr+0x278>)
 80131b2:	f00a fb1f 	bl	801d7f4 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80131b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131b8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80131bc:	2b0b      	cmp	r3, #11
 80131be:	d905      	bls.n	80131cc <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80131c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80131c4:	3301      	adds	r3, #1
 80131c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80131ca:	e0ed      	b.n	80133a8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80131cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131ce:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80131d2:	3b01      	subs	r3, #1
 80131d4:	4a58      	ldr	r2, [pc, #352]	@ (8013338 <tcp_slowtmr+0x28c>)
 80131d6:	5cd3      	ldrb	r3, [r2, r3]
 80131d8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80131da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131dc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80131e0:	7c7a      	ldrb	r2, [r7, #17]
 80131e2:	429a      	cmp	r2, r3
 80131e4:	d907      	bls.n	80131f6 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80131e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131e8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80131ec:	3301      	adds	r3, #1
 80131ee:	b2da      	uxtb	r2, r3
 80131f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131f2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80131f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131f8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80131fc:	7c7a      	ldrb	r2, [r7, #17]
 80131fe:	429a      	cmp	r2, r3
 8013200:	f200 80d2 	bhi.w	80133a8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8013204:	2301      	movs	r3, #1
 8013206:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8013208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801320a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801320e:	2b00      	cmp	r3, #0
 8013210:	d108      	bne.n	8013224 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8013212:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013214:	f004 fc24 	bl	8017a60 <tcp_zero_window_probe>
 8013218:	4603      	mov	r3, r0
 801321a:	2b00      	cmp	r3, #0
 801321c:	d014      	beq.n	8013248 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801321e:	2300      	movs	r3, #0
 8013220:	623b      	str	r3, [r7, #32]
 8013222:	e011      	b.n	8013248 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8013224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013226:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801322a:	4619      	mov	r1, r3
 801322c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801322e:	f003 fae9 	bl	8016804 <tcp_split_unsent_seg>
 8013232:	4603      	mov	r3, r0
 8013234:	2b00      	cmp	r3, #0
 8013236:	d107      	bne.n	8013248 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8013238:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801323a:	f003 fd69 	bl	8016d10 <tcp_output>
 801323e:	4603      	mov	r3, r0
 8013240:	2b00      	cmp	r3, #0
 8013242:	d101      	bne.n	8013248 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8013244:	2300      	movs	r3, #0
 8013246:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8013248:	6a3b      	ldr	r3, [r7, #32]
 801324a:	2b00      	cmp	r3, #0
 801324c:	f000 80ac 	beq.w	80133a8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8013250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013252:	2200      	movs	r2, #0
 8013254:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8013258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801325a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801325e:	2b06      	cmp	r3, #6
 8013260:	f200 80a2 	bhi.w	80133a8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8013264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013266:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801326a:	3301      	adds	r3, #1
 801326c:	b2da      	uxtb	r2, r3
 801326e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013270:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8013274:	e098      	b.n	80133a8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8013276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013278:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801327c:	2b00      	cmp	r3, #0
 801327e:	db0f      	blt.n	80132a0 <tcp_slowtmr+0x1f4>
 8013280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013282:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013286:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801328a:	4293      	cmp	r3, r2
 801328c:	d008      	beq.n	80132a0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801328e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013290:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013294:	b29b      	uxth	r3, r3
 8013296:	3301      	adds	r3, #1
 8013298:	b29b      	uxth	r3, r3
 801329a:	b21a      	sxth	r2, r3
 801329c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801329e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 80132a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132a2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 80132a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132a8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80132ac:	429a      	cmp	r2, r3
 80132ae:	db7b      	blt.n	80133a8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80132b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80132b2:	f004 f821 	bl	80172f8 <tcp_rexmit_rto_prepare>
 80132b6:	4603      	mov	r3, r0
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d007      	beq.n	80132cc <tcp_slowtmr+0x220>
 80132bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d171      	bne.n	80133a8 <tcp_slowtmr+0x2fc>
 80132c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d06d      	beq.n	80133a8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80132cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132ce:	7d1b      	ldrb	r3, [r3, #20]
 80132d0:	2b02      	cmp	r3, #2
 80132d2:	d03a      	beq.n	801334a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80132d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80132da:	2b0c      	cmp	r3, #12
 80132dc:	bf28      	it	cs
 80132de:	230c      	movcs	r3, #12
 80132e0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80132e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132e4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80132e8:	10db      	asrs	r3, r3, #3
 80132ea:	b21b      	sxth	r3, r3
 80132ec:	461a      	mov	r2, r3
 80132ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132f0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80132f4:	4413      	add	r3, r2
 80132f6:	7efa      	ldrb	r2, [r7, #27]
 80132f8:	4910      	ldr	r1, [pc, #64]	@ (801333c <tcp_slowtmr+0x290>)
 80132fa:	5c8a      	ldrb	r2, [r1, r2]
 80132fc:	4093      	lsls	r3, r2
 80132fe:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8013300:	697b      	ldr	r3, [r7, #20]
 8013302:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8013306:	4293      	cmp	r3, r2
 8013308:	dc1a      	bgt.n	8013340 <tcp_slowtmr+0x294>
 801330a:	697b      	ldr	r3, [r7, #20]
 801330c:	b21a      	sxth	r2, r3
 801330e:	e019      	b.n	8013344 <tcp_slowtmr+0x298>
 8013310:	2400cc34 	.word	0x2400cc34
 8013314:	2400cc4a 	.word	0x2400cc4a
 8013318:	2400cc40 	.word	0x2400cc40
 801331c:	0802058c 	.word	0x0802058c
 8013320:	080208d0 	.word	0x080208d0
 8013324:	080205d0 	.word	0x080205d0
 8013328:	080208fc 	.word	0x080208fc
 801332c:	08020928 	.word	0x08020928
 8013330:	08020958 	.word	0x08020958
 8013334:	0802098c 	.word	0x0802098c
 8013338:	080229f0 	.word	0x080229f0
 801333c:	080229e0 	.word	0x080229e0
 8013340:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8013344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013346:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 801334a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801334c:	2200      	movs	r2, #0
 801334e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8013350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013352:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013358:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801335c:	4293      	cmp	r3, r2
 801335e:	bf28      	it	cs
 8013360:	4613      	movcs	r3, r2
 8013362:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8013364:	8a7b      	ldrh	r3, [r7, #18]
 8013366:	085b      	lsrs	r3, r3, #1
 8013368:	b29a      	uxth	r2, r3
 801336a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801336c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8013370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013372:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8013376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013378:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801337a:	005b      	lsls	r3, r3, #1
 801337c:	b29b      	uxth	r3, r3
 801337e:	429a      	cmp	r2, r3
 8013380:	d206      	bcs.n	8013390 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8013382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013384:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013386:	005b      	lsls	r3, r3, #1
 8013388:	b29a      	uxth	r2, r3
 801338a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801338c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8013390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013392:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8013394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013396:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 801339a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801339c:	2200      	movs	r2, #0
 801339e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 80133a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80133a4:	f004 f818 	bl	80173d8 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 80133a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133aa:	7d1b      	ldrb	r3, [r3, #20]
 80133ac:	2b06      	cmp	r3, #6
 80133ae:	d111      	bne.n	80133d4 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 80133b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133b2:	8b5b      	ldrh	r3, [r3, #26]
 80133b4:	f003 0310 	and.w	r3, r3, #16
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d00b      	beq.n	80133d4 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80133bc:	4b9c      	ldr	r3, [pc, #624]	@ (8013630 <tcp_slowtmr+0x584>)
 80133be:	681a      	ldr	r2, [r3, #0]
 80133c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133c2:	6a1b      	ldr	r3, [r3, #32]
 80133c4:	1ad3      	subs	r3, r2, r3
 80133c6:	2b28      	cmp	r3, #40	@ 0x28
 80133c8:	d904      	bls.n	80133d4 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80133ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80133ce:	3301      	adds	r3, #1
 80133d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80133d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133d6:	7a5b      	ldrb	r3, [r3, #9]
 80133d8:	f003 0308 	and.w	r3, r3, #8
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d04a      	beq.n	8013476 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80133e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133e2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80133e4:	2b04      	cmp	r3, #4
 80133e6:	d003      	beq.n	80133f0 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80133e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133ea:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80133ec:	2b07      	cmp	r3, #7
 80133ee:	d142      	bne.n	8013476 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80133f0:	4b8f      	ldr	r3, [pc, #572]	@ (8013630 <tcp_slowtmr+0x584>)
 80133f2:	681a      	ldr	r2, [r3, #0]
 80133f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133f6:	6a1b      	ldr	r3, [r3, #32]
 80133f8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80133fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133fc:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8013400:	4b8c      	ldr	r3, [pc, #560]	@ (8013634 <tcp_slowtmr+0x588>)
 8013402:	440b      	add	r3, r1
 8013404:	498c      	ldr	r1, [pc, #560]	@ (8013638 <tcp_slowtmr+0x58c>)
 8013406:	fba1 1303 	umull	r1, r3, r1, r3
 801340a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801340c:	429a      	cmp	r2, r3
 801340e:	d90a      	bls.n	8013426 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8013410:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013414:	3301      	adds	r3, #1
 8013416:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801341a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801341e:	3301      	adds	r3, #1
 8013420:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013424:	e027      	b.n	8013476 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013426:	4b82      	ldr	r3, [pc, #520]	@ (8013630 <tcp_slowtmr+0x584>)
 8013428:	681a      	ldr	r2, [r3, #0]
 801342a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801342c:	6a1b      	ldr	r3, [r3, #32]
 801342e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8013430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013432:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8013436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013438:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801343c:	4618      	mov	r0, r3
 801343e:	4b7f      	ldr	r3, [pc, #508]	@ (801363c <tcp_slowtmr+0x590>)
 8013440:	fb00 f303 	mul.w	r3, r0, r3
 8013444:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8013446:	497c      	ldr	r1, [pc, #496]	@ (8013638 <tcp_slowtmr+0x58c>)
 8013448:	fba1 1303 	umull	r1, r3, r1, r3
 801344c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801344e:	429a      	cmp	r2, r3
 8013450:	d911      	bls.n	8013476 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8013452:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013454:	f004 fac4 	bl	80179e0 <tcp_keepalive>
 8013458:	4603      	mov	r3, r0
 801345a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 801345e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8013462:	2b00      	cmp	r3, #0
 8013464:	d107      	bne.n	8013476 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8013466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013468:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801346c:	3301      	adds	r3, #1
 801346e:	b2da      	uxtb	r2, r3
 8013470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013472:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8013476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801347a:	2b00      	cmp	r3, #0
 801347c:	d011      	beq.n	80134a2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801347e:	4b6c      	ldr	r3, [pc, #432]	@ (8013630 <tcp_slowtmr+0x584>)
 8013480:	681a      	ldr	r2, [r3, #0]
 8013482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013484:	6a1b      	ldr	r3, [r3, #32]
 8013486:	1ad2      	subs	r2, r2, r3
 8013488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801348a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801348e:	4619      	mov	r1, r3
 8013490:	460b      	mov	r3, r1
 8013492:	005b      	lsls	r3, r3, #1
 8013494:	440b      	add	r3, r1
 8013496:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8013498:	429a      	cmp	r2, r3
 801349a:	d302      	bcc.n	80134a2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 801349c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801349e:	f000 fddd 	bl	801405c <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 80134a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134a4:	7d1b      	ldrb	r3, [r3, #20]
 80134a6:	2b03      	cmp	r3, #3
 80134a8:	d10b      	bne.n	80134c2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80134aa:	4b61      	ldr	r3, [pc, #388]	@ (8013630 <tcp_slowtmr+0x584>)
 80134ac:	681a      	ldr	r2, [r3, #0]
 80134ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134b0:	6a1b      	ldr	r3, [r3, #32]
 80134b2:	1ad3      	subs	r3, r2, r3
 80134b4:	2b28      	cmp	r3, #40	@ 0x28
 80134b6:	d904      	bls.n	80134c2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 80134b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80134bc:	3301      	adds	r3, #1
 80134be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80134c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134c4:	7d1b      	ldrb	r3, [r3, #20]
 80134c6:	2b09      	cmp	r3, #9
 80134c8:	d10b      	bne.n	80134e2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80134ca:	4b59      	ldr	r3, [pc, #356]	@ (8013630 <tcp_slowtmr+0x584>)
 80134cc:	681a      	ldr	r2, [r3, #0]
 80134ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134d0:	6a1b      	ldr	r3, [r3, #32]
 80134d2:	1ad3      	subs	r3, r2, r3
 80134d4:	2bf0      	cmp	r3, #240	@ 0xf0
 80134d6:	d904      	bls.n	80134e2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80134d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80134dc:	3301      	adds	r3, #1
 80134de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80134e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d060      	beq.n	80135ac <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 80134ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80134f0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80134f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80134f4:	f000 fbfe 	bl	8013cf4 <tcp_pcb_purge>
      if (prev != NULL) {
 80134f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d010      	beq.n	8013520 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80134fe:	4b50      	ldr	r3, [pc, #320]	@ (8013640 <tcp_slowtmr+0x594>)
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013504:	429a      	cmp	r2, r3
 8013506:	d106      	bne.n	8013516 <tcp_slowtmr+0x46a>
 8013508:	4b4e      	ldr	r3, [pc, #312]	@ (8013644 <tcp_slowtmr+0x598>)
 801350a:	f240 526d 	movw	r2, #1389	@ 0x56d
 801350e:	494e      	ldr	r1, [pc, #312]	@ (8013648 <tcp_slowtmr+0x59c>)
 8013510:	484e      	ldr	r0, [pc, #312]	@ (801364c <tcp_slowtmr+0x5a0>)
 8013512:	f00a f96f 	bl	801d7f4 <iprintf>
        prev->next = pcb->next;
 8013516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013518:	68da      	ldr	r2, [r3, #12]
 801351a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801351c:	60da      	str	r2, [r3, #12]
 801351e:	e00f      	b.n	8013540 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8013520:	4b47      	ldr	r3, [pc, #284]	@ (8013640 <tcp_slowtmr+0x594>)
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013526:	429a      	cmp	r2, r3
 8013528:	d006      	beq.n	8013538 <tcp_slowtmr+0x48c>
 801352a:	4b46      	ldr	r3, [pc, #280]	@ (8013644 <tcp_slowtmr+0x598>)
 801352c:	f240 5271 	movw	r2, #1393	@ 0x571
 8013530:	4947      	ldr	r1, [pc, #284]	@ (8013650 <tcp_slowtmr+0x5a4>)
 8013532:	4846      	ldr	r0, [pc, #280]	@ (801364c <tcp_slowtmr+0x5a0>)
 8013534:	f00a f95e 	bl	801d7f4 <iprintf>
        tcp_active_pcbs = pcb->next;
 8013538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801353a:	68db      	ldr	r3, [r3, #12]
 801353c:	4a40      	ldr	r2, [pc, #256]	@ (8013640 <tcp_slowtmr+0x594>)
 801353e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8013540:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013544:	2b00      	cmp	r3, #0
 8013546:	d013      	beq.n	8013570 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801354a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801354c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801354e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8013550:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8013552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013554:	3304      	adds	r3, #4
 8013556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013558:	8ad2      	ldrh	r2, [r2, #22]
 801355a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801355c:	8b09      	ldrh	r1, [r1, #24]
 801355e:	9102      	str	r1, [sp, #8]
 8013560:	9201      	str	r2, [sp, #4]
 8013562:	9300      	str	r3, [sp, #0]
 8013564:	462b      	mov	r3, r5
 8013566:	4622      	mov	r2, r4
 8013568:	4601      	mov	r1, r0
 801356a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801356c:	f004 f984 	bl	8017878 <tcp_rst>
      err_arg = pcb->callback_arg;
 8013570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013572:	691b      	ldr	r3, [r3, #16]
 8013574:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8013576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013578:	7d1b      	ldrb	r3, [r3, #20]
 801357a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801357c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801357e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8013580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013582:	68db      	ldr	r3, [r3, #12]
 8013584:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8013586:	6838      	ldr	r0, [r7, #0]
 8013588:	f7ff f9f2 	bl	8012970 <tcp_free>
      tcp_active_pcbs_changed = 0;
 801358c:	4b31      	ldr	r3, [pc, #196]	@ (8013654 <tcp_slowtmr+0x5a8>)
 801358e:	2200      	movs	r2, #0
 8013590:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	2b00      	cmp	r3, #0
 8013596:	d004      	beq.n	80135a2 <tcp_slowtmr+0x4f6>
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	f06f 010c 	mvn.w	r1, #12
 801359e:	68b8      	ldr	r0, [r7, #8]
 80135a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80135a2:	4b2c      	ldr	r3, [pc, #176]	@ (8013654 <tcp_slowtmr+0x5a8>)
 80135a4:	781b      	ldrb	r3, [r3, #0]
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d037      	beq.n	801361a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80135aa:	e592      	b.n	80130d2 <tcp_slowtmr+0x26>
      prev = pcb;
 80135ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80135b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135b2:	68db      	ldr	r3, [r3, #12]
 80135b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80135b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135b8:	7f1b      	ldrb	r3, [r3, #28]
 80135ba:	3301      	adds	r3, #1
 80135bc:	b2da      	uxtb	r2, r3
 80135be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80135c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135c4:	7f1a      	ldrb	r2, [r3, #28]
 80135c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135c8:	7f5b      	ldrb	r3, [r3, #29]
 80135ca:	429a      	cmp	r2, r3
 80135cc:	d325      	bcc.n	801361a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80135ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135d0:	2200      	movs	r2, #0
 80135d2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80135d4:	4b1f      	ldr	r3, [pc, #124]	@ (8013654 <tcp_slowtmr+0x5a8>)
 80135d6:	2200      	movs	r2, #0
 80135d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80135da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d00b      	beq.n	80135fc <tcp_slowtmr+0x550>
 80135e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80135ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80135ec:	6912      	ldr	r2, [r2, #16]
 80135ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80135f0:	4610      	mov	r0, r2
 80135f2:	4798      	blx	r3
 80135f4:	4603      	mov	r3, r0
 80135f6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80135fa:	e002      	b.n	8013602 <tcp_slowtmr+0x556>
 80135fc:	2300      	movs	r3, #0
 80135fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8013602:	4b14      	ldr	r3, [pc, #80]	@ (8013654 <tcp_slowtmr+0x5a8>)
 8013604:	781b      	ldrb	r3, [r3, #0]
 8013606:	2b00      	cmp	r3, #0
 8013608:	f47f ad62 	bne.w	80130d0 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801360c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8013610:	2b00      	cmp	r3, #0
 8013612:	d102      	bne.n	801361a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8013614:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013616:	f003 fb7b 	bl	8016d10 <tcp_output>
  while (pcb != NULL) {
 801361a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801361c:	2b00      	cmp	r3, #0
 801361e:	f47f ad5e 	bne.w	80130de <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8013622:	2300      	movs	r3, #0
 8013624:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8013626:	4b0c      	ldr	r3, [pc, #48]	@ (8013658 <tcp_slowtmr+0x5ac>)
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801362c:	e069      	b.n	8013702 <tcp_slowtmr+0x656>
 801362e:	bf00      	nop
 8013630:	2400cc34 	.word	0x2400cc34
 8013634:	000a4cb8 	.word	0x000a4cb8
 8013638:	10624dd3 	.word	0x10624dd3
 801363c:	000124f8 	.word	0x000124f8
 8013640:	2400cc40 	.word	0x2400cc40
 8013644:	0802058c 	.word	0x0802058c
 8013648:	080209c4 	.word	0x080209c4
 801364c:	080205d0 	.word	0x080205d0
 8013650:	080209f0 	.word	0x080209f0
 8013654:	2400cc48 	.word	0x2400cc48
 8013658:	2400cc44 	.word	0x2400cc44
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801365c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801365e:	7d1b      	ldrb	r3, [r3, #20]
 8013660:	2b0a      	cmp	r3, #10
 8013662:	d006      	beq.n	8013672 <tcp_slowtmr+0x5c6>
 8013664:	4b2b      	ldr	r3, [pc, #172]	@ (8013714 <tcp_slowtmr+0x668>)
 8013666:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801366a:	492b      	ldr	r1, [pc, #172]	@ (8013718 <tcp_slowtmr+0x66c>)
 801366c:	482b      	ldr	r0, [pc, #172]	@ (801371c <tcp_slowtmr+0x670>)
 801366e:	f00a f8c1 	bl	801d7f4 <iprintf>
    pcb_remove = 0;
 8013672:	2300      	movs	r3, #0
 8013674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8013678:	4b29      	ldr	r3, [pc, #164]	@ (8013720 <tcp_slowtmr+0x674>)
 801367a:	681a      	ldr	r2, [r3, #0]
 801367c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801367e:	6a1b      	ldr	r3, [r3, #32]
 8013680:	1ad3      	subs	r3, r2, r3
 8013682:	2bf0      	cmp	r3, #240	@ 0xf0
 8013684:	d904      	bls.n	8013690 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8013686:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801368a:	3301      	adds	r3, #1
 801368c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8013690:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013694:	2b00      	cmp	r3, #0
 8013696:	d02f      	beq.n	80136f8 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8013698:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801369a:	f000 fb2b 	bl	8013cf4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801369e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d010      	beq.n	80136c6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80136a4:	4b1f      	ldr	r3, [pc, #124]	@ (8013724 <tcp_slowtmr+0x678>)
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80136aa:	429a      	cmp	r2, r3
 80136ac:	d106      	bne.n	80136bc <tcp_slowtmr+0x610>
 80136ae:	4b19      	ldr	r3, [pc, #100]	@ (8013714 <tcp_slowtmr+0x668>)
 80136b0:	f240 52af 	movw	r2, #1455	@ 0x5af
 80136b4:	491c      	ldr	r1, [pc, #112]	@ (8013728 <tcp_slowtmr+0x67c>)
 80136b6:	4819      	ldr	r0, [pc, #100]	@ (801371c <tcp_slowtmr+0x670>)
 80136b8:	f00a f89c 	bl	801d7f4 <iprintf>
        prev->next = pcb->next;
 80136bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136be:	68da      	ldr	r2, [r3, #12]
 80136c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136c2:	60da      	str	r2, [r3, #12]
 80136c4:	e00f      	b.n	80136e6 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80136c6:	4b17      	ldr	r3, [pc, #92]	@ (8013724 <tcp_slowtmr+0x678>)
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80136cc:	429a      	cmp	r2, r3
 80136ce:	d006      	beq.n	80136de <tcp_slowtmr+0x632>
 80136d0:	4b10      	ldr	r3, [pc, #64]	@ (8013714 <tcp_slowtmr+0x668>)
 80136d2:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80136d6:	4915      	ldr	r1, [pc, #84]	@ (801372c <tcp_slowtmr+0x680>)
 80136d8:	4810      	ldr	r0, [pc, #64]	@ (801371c <tcp_slowtmr+0x670>)
 80136da:	f00a f88b 	bl	801d7f4 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80136de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136e0:	68db      	ldr	r3, [r3, #12]
 80136e2:	4a10      	ldr	r2, [pc, #64]	@ (8013724 <tcp_slowtmr+0x678>)
 80136e4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80136e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136e8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80136ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136ec:	68db      	ldr	r3, [r3, #12]
 80136ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80136f0:	69f8      	ldr	r0, [r7, #28]
 80136f2:	f7ff f93d 	bl	8012970 <tcp_free>
 80136f6:	e004      	b.n	8013702 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80136f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80136fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136fe:	68db      	ldr	r3, [r3, #12]
 8013700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8013702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013704:	2b00      	cmp	r3, #0
 8013706:	d1a9      	bne.n	801365c <tcp_slowtmr+0x5b0>
    }
  }
}
 8013708:	bf00      	nop
 801370a:	bf00      	nop
 801370c:	3730      	adds	r7, #48	@ 0x30
 801370e:	46bd      	mov	sp, r7
 8013710:	bdb0      	pop	{r4, r5, r7, pc}
 8013712:	bf00      	nop
 8013714:	0802058c 	.word	0x0802058c
 8013718:	08020a1c 	.word	0x08020a1c
 801371c:	080205d0 	.word	0x080205d0
 8013720:	2400cc34 	.word	0x2400cc34
 8013724:	2400cc44 	.word	0x2400cc44
 8013728:	08020a4c 	.word	0x08020a4c
 801372c:	08020a74 	.word	0x08020a74

08013730 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b082      	sub	sp, #8
 8013734:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8013736:	4b2d      	ldr	r3, [pc, #180]	@ (80137ec <tcp_fasttmr+0xbc>)
 8013738:	781b      	ldrb	r3, [r3, #0]
 801373a:	3301      	adds	r3, #1
 801373c:	b2da      	uxtb	r2, r3
 801373e:	4b2b      	ldr	r3, [pc, #172]	@ (80137ec <tcp_fasttmr+0xbc>)
 8013740:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8013742:	4b2b      	ldr	r3, [pc, #172]	@ (80137f0 <tcp_fasttmr+0xc0>)
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013748:	e048      	b.n	80137dc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	7f9a      	ldrb	r2, [r3, #30]
 801374e:	4b27      	ldr	r3, [pc, #156]	@ (80137ec <tcp_fasttmr+0xbc>)
 8013750:	781b      	ldrb	r3, [r3, #0]
 8013752:	429a      	cmp	r2, r3
 8013754:	d03f      	beq.n	80137d6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8013756:	4b25      	ldr	r3, [pc, #148]	@ (80137ec <tcp_fasttmr+0xbc>)
 8013758:	781a      	ldrb	r2, [r3, #0]
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	8b5b      	ldrh	r3, [r3, #26]
 8013762:	f003 0301 	and.w	r3, r3, #1
 8013766:	2b00      	cmp	r3, #0
 8013768:	d010      	beq.n	801378c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	8b5b      	ldrh	r3, [r3, #26]
 801376e:	f043 0302 	orr.w	r3, r3, #2
 8013772:	b29a      	uxth	r2, r3
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f003 fac9 	bl	8016d10 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	8b5b      	ldrh	r3, [r3, #26]
 8013782:	f023 0303 	bic.w	r3, r3, #3
 8013786:	b29a      	uxth	r2, r3
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	8b5b      	ldrh	r3, [r3, #26]
 8013790:	f003 0308 	and.w	r3, r3, #8
 8013794:	2b00      	cmp	r3, #0
 8013796:	d009      	beq.n	80137ac <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	8b5b      	ldrh	r3, [r3, #26]
 801379c:	f023 0308 	bic.w	r3, r3, #8
 80137a0:	b29a      	uxth	r2, r3
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80137a6:	6878      	ldr	r0, [r7, #4]
 80137a8:	f7ff fa76 	bl	8012c98 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	68db      	ldr	r3, [r3, #12]
 80137b0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d00a      	beq.n	80137d0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80137ba:	4b0e      	ldr	r3, [pc, #56]	@ (80137f4 <tcp_fasttmr+0xc4>)
 80137bc:	2200      	movs	r2, #0
 80137be:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80137c0:	6878      	ldr	r0, [r7, #4]
 80137c2:	f000 f819 	bl	80137f8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80137c6:	4b0b      	ldr	r3, [pc, #44]	@ (80137f4 <tcp_fasttmr+0xc4>)
 80137c8:	781b      	ldrb	r3, [r3, #0]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d000      	beq.n	80137d0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80137ce:	e7b8      	b.n	8013742 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80137d0:	683b      	ldr	r3, [r7, #0]
 80137d2:	607b      	str	r3, [r7, #4]
 80137d4:	e002      	b.n	80137dc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	68db      	ldr	r3, [r3, #12]
 80137da:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d1b3      	bne.n	801374a <tcp_fasttmr+0x1a>
    }
  }
}
 80137e2:	bf00      	nop
 80137e4:	bf00      	nop
 80137e6:	3708      	adds	r7, #8
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bd80      	pop	{r7, pc}
 80137ec:	2400cc4a 	.word	0x2400cc4a
 80137f0:	2400cc40 	.word	0x2400cc40
 80137f4:	2400cc48 	.word	0x2400cc48

080137f8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80137f8:	b590      	push	{r4, r7, lr}
 80137fa:	b085      	sub	sp, #20
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d109      	bne.n	801381a <tcp_process_refused_data+0x22>
 8013806:	4b37      	ldr	r3, [pc, #220]	@ (80138e4 <tcp_process_refused_data+0xec>)
 8013808:	f240 6209 	movw	r2, #1545	@ 0x609
 801380c:	4936      	ldr	r1, [pc, #216]	@ (80138e8 <tcp_process_refused_data+0xf0>)
 801380e:	4837      	ldr	r0, [pc, #220]	@ (80138ec <tcp_process_refused_data+0xf4>)
 8013810:	f009 fff0 	bl	801d7f4 <iprintf>
 8013814:	f06f 030f 	mvn.w	r3, #15
 8013818:	e060      	b.n	80138dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801381e:	7b5b      	ldrb	r3, [r3, #13]
 8013820:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013826:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	2200      	movs	r2, #0
 801382c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013834:	2b00      	cmp	r3, #0
 8013836:	d00b      	beq.n	8013850 <tcp_process_refused_data+0x58>
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	6918      	ldr	r0, [r3, #16]
 8013842:	2300      	movs	r3, #0
 8013844:	68ba      	ldr	r2, [r7, #8]
 8013846:	6879      	ldr	r1, [r7, #4]
 8013848:	47a0      	blx	r4
 801384a:	4603      	mov	r3, r0
 801384c:	73fb      	strb	r3, [r7, #15]
 801384e:	e007      	b.n	8013860 <tcp_process_refused_data+0x68>
 8013850:	2300      	movs	r3, #0
 8013852:	68ba      	ldr	r2, [r7, #8]
 8013854:	6879      	ldr	r1, [r7, #4]
 8013856:	2000      	movs	r0, #0
 8013858:	f000 f8a4 	bl	80139a4 <tcp_recv_null>
 801385c:	4603      	mov	r3, r0
 801385e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8013860:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013864:	2b00      	cmp	r3, #0
 8013866:	d12a      	bne.n	80138be <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8013868:	7bbb      	ldrb	r3, [r7, #14]
 801386a:	f003 0320 	and.w	r3, r3, #32
 801386e:	2b00      	cmp	r3, #0
 8013870:	d033      	beq.n	80138da <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013876:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801387a:	d005      	beq.n	8013888 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013880:	3301      	adds	r3, #1
 8013882:	b29a      	uxth	r2, r3
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801388e:	2b00      	cmp	r3, #0
 8013890:	d00b      	beq.n	80138aa <tcp_process_refused_data+0xb2>
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	6918      	ldr	r0, [r3, #16]
 801389c:	2300      	movs	r3, #0
 801389e:	2200      	movs	r2, #0
 80138a0:	6879      	ldr	r1, [r7, #4]
 80138a2:	47a0      	blx	r4
 80138a4:	4603      	mov	r3, r0
 80138a6:	73fb      	strb	r3, [r7, #15]
 80138a8:	e001      	b.n	80138ae <tcp_process_refused_data+0xb6>
 80138aa:	2300      	movs	r3, #0
 80138ac:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80138ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80138b2:	f113 0f0d 	cmn.w	r3, #13
 80138b6:	d110      	bne.n	80138da <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80138b8:	f06f 030c 	mvn.w	r3, #12
 80138bc:	e00e      	b.n	80138dc <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80138be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80138c2:	f113 0f0d 	cmn.w	r3, #13
 80138c6:	d102      	bne.n	80138ce <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80138c8:	f06f 030c 	mvn.w	r3, #12
 80138cc:	e006      	b.n	80138dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	68ba      	ldr	r2, [r7, #8]
 80138d2:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80138d4:	f06f 0304 	mvn.w	r3, #4
 80138d8:	e000      	b.n	80138dc <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80138da:	2300      	movs	r3, #0
}
 80138dc:	4618      	mov	r0, r3
 80138de:	3714      	adds	r7, #20
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bd90      	pop	{r4, r7, pc}
 80138e4:	0802058c 	.word	0x0802058c
 80138e8:	08020a9c 	.word	0x08020a9c
 80138ec:	080205d0 	.word	0x080205d0

080138f0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80138f0:	b580      	push	{r7, lr}
 80138f2:	b084      	sub	sp, #16
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80138f8:	e007      	b.n	801390a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8013900:	6878      	ldr	r0, [r7, #4]
 8013902:	f000 f80a 	bl	801391a <tcp_seg_free>
    seg = next;
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d1f4      	bne.n	80138fa <tcp_segs_free+0xa>
  }
}
 8013910:	bf00      	nop
 8013912:	bf00      	nop
 8013914:	3710      	adds	r7, #16
 8013916:	46bd      	mov	sp, r7
 8013918:	bd80      	pop	{r7, pc}

0801391a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801391a:	b580      	push	{r7, lr}
 801391c:	b082      	sub	sp, #8
 801391e:	af00      	add	r7, sp, #0
 8013920:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d00c      	beq.n	8013942 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	685b      	ldr	r3, [r3, #4]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d004      	beq.n	801393a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	685b      	ldr	r3, [r3, #4]
 8013934:	4618      	mov	r0, r3
 8013936:	f7fe fd5f 	bl	80123f8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801393a:	6879      	ldr	r1, [r7, #4]
 801393c:	2003      	movs	r0, #3
 801393e:	f7fd feab 	bl	8011698 <memp_free>
  }
}
 8013942:	bf00      	nop
 8013944:	3708      	adds	r7, #8
 8013946:	46bd      	mov	sp, r7
 8013948:	bd80      	pop	{r7, pc}
	...

0801394c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801394c:	b580      	push	{r7, lr}
 801394e:	b084      	sub	sp, #16
 8013950:	af00      	add	r7, sp, #0
 8013952:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d106      	bne.n	8013968 <tcp_seg_copy+0x1c>
 801395a:	4b0f      	ldr	r3, [pc, #60]	@ (8013998 <tcp_seg_copy+0x4c>)
 801395c:	f240 6282 	movw	r2, #1666	@ 0x682
 8013960:	490e      	ldr	r1, [pc, #56]	@ (801399c <tcp_seg_copy+0x50>)
 8013962:	480f      	ldr	r0, [pc, #60]	@ (80139a0 <tcp_seg_copy+0x54>)
 8013964:	f009 ff46 	bl	801d7f4 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8013968:	2003      	movs	r0, #3
 801396a:	f7fd fe1f 	bl	80115ac <memp_malloc>
 801396e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d101      	bne.n	801397a <tcp_seg_copy+0x2e>
    return NULL;
 8013976:	2300      	movs	r3, #0
 8013978:	e00a      	b.n	8013990 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801397a:	2210      	movs	r2, #16
 801397c:	6879      	ldr	r1, [r7, #4]
 801397e:	68f8      	ldr	r0, [r7, #12]
 8013980:	f00a f95f 	bl	801dc42 <memcpy>
  pbuf_ref(cseg->p);
 8013984:	68fb      	ldr	r3, [r7, #12]
 8013986:	685b      	ldr	r3, [r3, #4]
 8013988:	4618      	mov	r0, r3
 801398a:	f7fe fddb 	bl	8012544 <pbuf_ref>
  return cseg;
 801398e:	68fb      	ldr	r3, [r7, #12]
}
 8013990:	4618      	mov	r0, r3
 8013992:	3710      	adds	r7, #16
 8013994:	46bd      	mov	sp, r7
 8013996:	bd80      	pop	{r7, pc}
 8013998:	0802058c 	.word	0x0802058c
 801399c:	08020ae0 	.word	0x08020ae0
 80139a0:	080205d0 	.word	0x080205d0

080139a4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80139a4:	b580      	push	{r7, lr}
 80139a6:	b084      	sub	sp, #16
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	60f8      	str	r0, [r7, #12]
 80139ac:	60b9      	str	r1, [r7, #8]
 80139ae:	607a      	str	r2, [r7, #4]
 80139b0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80139b2:	68bb      	ldr	r3, [r7, #8]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d109      	bne.n	80139cc <tcp_recv_null+0x28>
 80139b8:	4b12      	ldr	r3, [pc, #72]	@ (8013a04 <tcp_recv_null+0x60>)
 80139ba:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80139be:	4912      	ldr	r1, [pc, #72]	@ (8013a08 <tcp_recv_null+0x64>)
 80139c0:	4812      	ldr	r0, [pc, #72]	@ (8013a0c <tcp_recv_null+0x68>)
 80139c2:	f009 ff17 	bl	801d7f4 <iprintf>
 80139c6:	f06f 030f 	mvn.w	r3, #15
 80139ca:	e016      	b.n	80139fa <tcp_recv_null+0x56>

  if (p != NULL) {
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d009      	beq.n	80139e6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	891b      	ldrh	r3, [r3, #8]
 80139d6:	4619      	mov	r1, r3
 80139d8:	68b8      	ldr	r0, [r7, #8]
 80139da:	f7ff fb17 	bl	801300c <tcp_recved>
    pbuf_free(p);
 80139de:	6878      	ldr	r0, [r7, #4]
 80139e0:	f7fe fd0a 	bl	80123f8 <pbuf_free>
 80139e4:	e008      	b.n	80139f8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80139e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d104      	bne.n	80139f8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80139ee:	68b8      	ldr	r0, [r7, #8]
 80139f0:	f7ff f9bc 	bl	8012d6c <tcp_close>
 80139f4:	4603      	mov	r3, r0
 80139f6:	e000      	b.n	80139fa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80139f8:	2300      	movs	r3, #0
}
 80139fa:	4618      	mov	r0, r3
 80139fc:	3710      	adds	r7, #16
 80139fe:	46bd      	mov	sp, r7
 8013a00:	bd80      	pop	{r7, pc}
 8013a02:	bf00      	nop
 8013a04:	0802058c 	.word	0x0802058c
 8013a08:	08020afc 	.word	0x08020afc
 8013a0c:	080205d0 	.word	0x080205d0

08013a10 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b086      	sub	sp, #24
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	4603      	mov	r3, r0
 8013a18:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8013a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	db01      	blt.n	8013a26 <tcp_kill_prio+0x16>
 8013a22:	79fb      	ldrb	r3, [r7, #7]
 8013a24:	e000      	b.n	8013a28 <tcp_kill_prio+0x18>
 8013a26:	237f      	movs	r3, #127	@ 0x7f
 8013a28:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8013a2a:	7afb      	ldrb	r3, [r7, #11]
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	d034      	beq.n	8013a9a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8013a30:	7afb      	ldrb	r3, [r7, #11]
 8013a32:	3b01      	subs	r3, #1
 8013a34:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8013a36:	2300      	movs	r3, #0
 8013a38:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a3e:	4b19      	ldr	r3, [pc, #100]	@ (8013aa4 <tcp_kill_prio+0x94>)
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	617b      	str	r3, [r7, #20]
 8013a44:	e01f      	b.n	8013a86 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8013a46:	697b      	ldr	r3, [r7, #20]
 8013a48:	7d5b      	ldrb	r3, [r3, #21]
 8013a4a:	7afa      	ldrb	r2, [r7, #11]
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d80c      	bhi.n	8013a6a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013a50:	697b      	ldr	r3, [r7, #20]
 8013a52:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8013a54:	7afa      	ldrb	r2, [r7, #11]
 8013a56:	429a      	cmp	r2, r3
 8013a58:	d112      	bne.n	8013a80 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013a5a:	4b13      	ldr	r3, [pc, #76]	@ (8013aa8 <tcp_kill_prio+0x98>)
 8013a5c:	681a      	ldr	r2, [r3, #0]
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	6a1b      	ldr	r3, [r3, #32]
 8013a62:	1ad3      	subs	r3, r2, r3
 8013a64:	68fa      	ldr	r2, [r7, #12]
 8013a66:	429a      	cmp	r2, r3
 8013a68:	d80a      	bhi.n	8013a80 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8013a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8013aa8 <tcp_kill_prio+0x98>)
 8013a6c:	681a      	ldr	r2, [r3, #0]
 8013a6e:	697b      	ldr	r3, [r7, #20]
 8013a70:	6a1b      	ldr	r3, [r3, #32]
 8013a72:	1ad3      	subs	r3, r2, r3
 8013a74:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8013a76:	697b      	ldr	r3, [r7, #20]
 8013a78:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8013a7a:	697b      	ldr	r3, [r7, #20]
 8013a7c:	7d5b      	ldrb	r3, [r3, #21]
 8013a7e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a80:	697b      	ldr	r3, [r7, #20]
 8013a82:	68db      	ldr	r3, [r3, #12]
 8013a84:	617b      	str	r3, [r7, #20]
 8013a86:	697b      	ldr	r3, [r7, #20]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d1dc      	bne.n	8013a46 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8013a8c:	693b      	ldr	r3, [r7, #16]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d004      	beq.n	8013a9c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013a92:	6938      	ldr	r0, [r7, #16]
 8013a94:	f7ff fa54 	bl	8012f40 <tcp_abort>
 8013a98:	e000      	b.n	8013a9c <tcp_kill_prio+0x8c>
    return;
 8013a9a:	bf00      	nop
  }
}
 8013a9c:	3718      	adds	r7, #24
 8013a9e:	46bd      	mov	sp, r7
 8013aa0:	bd80      	pop	{r7, pc}
 8013aa2:	bf00      	nop
 8013aa4:	2400cc40 	.word	0x2400cc40
 8013aa8:	2400cc34 	.word	0x2400cc34

08013aac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8013aac:	b580      	push	{r7, lr}
 8013aae:	b086      	sub	sp, #24
 8013ab0:	af00      	add	r7, sp, #0
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8013ab6:	79fb      	ldrb	r3, [r7, #7]
 8013ab8:	2b08      	cmp	r3, #8
 8013aba:	d009      	beq.n	8013ad0 <tcp_kill_state+0x24>
 8013abc:	79fb      	ldrb	r3, [r7, #7]
 8013abe:	2b09      	cmp	r3, #9
 8013ac0:	d006      	beq.n	8013ad0 <tcp_kill_state+0x24>
 8013ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8013b2c <tcp_kill_state+0x80>)
 8013ac4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8013ac8:	4919      	ldr	r1, [pc, #100]	@ (8013b30 <tcp_kill_state+0x84>)
 8013aca:	481a      	ldr	r0, [pc, #104]	@ (8013b34 <tcp_kill_state+0x88>)
 8013acc:	f009 fe92 	bl	801d7f4 <iprintf>

  inactivity = 0;
 8013ad0:	2300      	movs	r3, #0
 8013ad2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013ad8:	4b17      	ldr	r3, [pc, #92]	@ (8013b38 <tcp_kill_state+0x8c>)
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	617b      	str	r3, [r7, #20]
 8013ade:	e017      	b.n	8013b10 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8013ae0:	697b      	ldr	r3, [r7, #20]
 8013ae2:	7d1b      	ldrb	r3, [r3, #20]
 8013ae4:	79fa      	ldrb	r2, [r7, #7]
 8013ae6:	429a      	cmp	r2, r3
 8013ae8:	d10f      	bne.n	8013b0a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8013aea:	4b14      	ldr	r3, [pc, #80]	@ (8013b3c <tcp_kill_state+0x90>)
 8013aec:	681a      	ldr	r2, [r3, #0]
 8013aee:	697b      	ldr	r3, [r7, #20]
 8013af0:	6a1b      	ldr	r3, [r3, #32]
 8013af2:	1ad3      	subs	r3, r2, r3
 8013af4:	68fa      	ldr	r2, [r7, #12]
 8013af6:	429a      	cmp	r2, r3
 8013af8:	d807      	bhi.n	8013b0a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8013afa:	4b10      	ldr	r3, [pc, #64]	@ (8013b3c <tcp_kill_state+0x90>)
 8013afc:	681a      	ldr	r2, [r3, #0]
 8013afe:	697b      	ldr	r3, [r7, #20]
 8013b00:	6a1b      	ldr	r3, [r3, #32]
 8013b02:	1ad3      	subs	r3, r2, r3
 8013b04:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8013b06:	697b      	ldr	r3, [r7, #20]
 8013b08:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013b0a:	697b      	ldr	r3, [r7, #20]
 8013b0c:	68db      	ldr	r3, [r3, #12]
 8013b0e:	617b      	str	r3, [r7, #20]
 8013b10:	697b      	ldr	r3, [r7, #20]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d1e4      	bne.n	8013ae0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8013b16:	693b      	ldr	r3, [r7, #16]
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d003      	beq.n	8013b24 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8013b1c:	2100      	movs	r1, #0
 8013b1e:	6938      	ldr	r0, [r7, #16]
 8013b20:	f7ff f950 	bl	8012dc4 <tcp_abandon>
  }
}
 8013b24:	bf00      	nop
 8013b26:	3718      	adds	r7, #24
 8013b28:	46bd      	mov	sp, r7
 8013b2a:	bd80      	pop	{r7, pc}
 8013b2c:	0802058c 	.word	0x0802058c
 8013b30:	08020b18 	.word	0x08020b18
 8013b34:	080205d0 	.word	0x080205d0
 8013b38:	2400cc40 	.word	0x2400cc40
 8013b3c:	2400cc34 	.word	0x2400cc34

08013b40 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8013b40:	b580      	push	{r7, lr}
 8013b42:	b084      	sub	sp, #16
 8013b44:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8013b46:	2300      	movs	r3, #0
 8013b48:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013b4e:	4b12      	ldr	r3, [pc, #72]	@ (8013b98 <tcp_kill_timewait+0x58>)
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	60fb      	str	r3, [r7, #12]
 8013b54:	e012      	b.n	8013b7c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8013b56:	4b11      	ldr	r3, [pc, #68]	@ (8013b9c <tcp_kill_timewait+0x5c>)
 8013b58:	681a      	ldr	r2, [r3, #0]
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	6a1b      	ldr	r3, [r3, #32]
 8013b5e:	1ad3      	subs	r3, r2, r3
 8013b60:	687a      	ldr	r2, [r7, #4]
 8013b62:	429a      	cmp	r2, r3
 8013b64:	d807      	bhi.n	8013b76 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8013b66:	4b0d      	ldr	r3, [pc, #52]	@ (8013b9c <tcp_kill_timewait+0x5c>)
 8013b68:	681a      	ldr	r2, [r3, #0]
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	6a1b      	ldr	r3, [r3, #32]
 8013b6e:	1ad3      	subs	r3, r2, r3
 8013b70:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8013b72:	68fb      	ldr	r3, [r7, #12]
 8013b74:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	68db      	ldr	r3, [r3, #12]
 8013b7a:	60fb      	str	r3, [r7, #12]
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d1e9      	bne.n	8013b56 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8013b82:	68bb      	ldr	r3, [r7, #8]
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d002      	beq.n	8013b8e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013b88:	68b8      	ldr	r0, [r7, #8]
 8013b8a:	f7ff f9d9 	bl	8012f40 <tcp_abort>
  }
}
 8013b8e:	bf00      	nop
 8013b90:	3710      	adds	r7, #16
 8013b92:	46bd      	mov	sp, r7
 8013b94:	bd80      	pop	{r7, pc}
 8013b96:	bf00      	nop
 8013b98:	2400cc44 	.word	0x2400cc44
 8013b9c:	2400cc34 	.word	0x2400cc34

08013ba0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8013ba0:	b580      	push	{r7, lr}
 8013ba2:	b082      	sub	sp, #8
 8013ba4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8013ba6:	4b10      	ldr	r3, [pc, #64]	@ (8013be8 <tcp_handle_closepend+0x48>)
 8013ba8:	681b      	ldr	r3, [r3, #0]
 8013baa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013bac:	e014      	b.n	8013bd8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	68db      	ldr	r3, [r3, #12]
 8013bb2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	8b5b      	ldrh	r3, [r3, #26]
 8013bb8:	f003 0308 	and.w	r3, r3, #8
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d009      	beq.n	8013bd4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	8b5b      	ldrh	r3, [r3, #26]
 8013bc4:	f023 0308 	bic.w	r3, r3, #8
 8013bc8:	b29a      	uxth	r2, r3
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8013bce:	6878      	ldr	r0, [r7, #4]
 8013bd0:	f7ff f862 	bl	8012c98 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8013bd4:	683b      	ldr	r3, [r7, #0]
 8013bd6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d1e7      	bne.n	8013bae <tcp_handle_closepend+0xe>
  }
}
 8013bde:	bf00      	nop
 8013be0:	bf00      	nop
 8013be2:	3708      	adds	r7, #8
 8013be4:	46bd      	mov	sp, r7
 8013be6:	bd80      	pop	{r7, pc}
 8013be8:	2400cc40 	.word	0x2400cc40

08013bec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b084      	sub	sp, #16
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	4603      	mov	r3, r0
 8013bf4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013bf6:	2001      	movs	r0, #1
 8013bf8:	f7fd fcd8 	bl	80115ac <memp_malloc>
 8013bfc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d126      	bne.n	8013c52 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8013c04:	f7ff ffcc 	bl	8013ba0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8013c08:	f7ff ff9a 	bl	8013b40 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013c0c:	2001      	movs	r0, #1
 8013c0e:	f7fd fccd 	bl	80115ac <memp_malloc>
 8013c12:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d11b      	bne.n	8013c52 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8013c1a:	2009      	movs	r0, #9
 8013c1c:	f7ff ff46 	bl	8013aac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013c20:	2001      	movs	r0, #1
 8013c22:	f7fd fcc3 	bl	80115ac <memp_malloc>
 8013c26:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d111      	bne.n	8013c52 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8013c2e:	2008      	movs	r0, #8
 8013c30:	f7ff ff3c 	bl	8013aac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013c34:	2001      	movs	r0, #1
 8013c36:	f7fd fcb9 	bl	80115ac <memp_malloc>
 8013c3a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d107      	bne.n	8013c52 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8013c42:	79fb      	ldrb	r3, [r7, #7]
 8013c44:	4618      	mov	r0, r3
 8013c46:	f7ff fee3 	bl	8013a10 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013c4a:	2001      	movs	r0, #1
 8013c4c:	f7fd fcae 	bl	80115ac <memp_malloc>
 8013c50:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d03f      	beq.n	8013cd8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8013c58:	229c      	movs	r2, #156	@ 0x9c
 8013c5a:	2100      	movs	r1, #0
 8013c5c:	68f8      	ldr	r0, [r7, #12]
 8013c5e:	f009 ff21 	bl	801daa4 <memset>
    pcb->prio = prio;
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	79fa      	ldrb	r2, [r7, #7]
 8013c66:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8013c6e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8013c78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	22ff      	movs	r2, #255	@ 0xff
 8013c86:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8013c8e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	2206      	movs	r2, #6
 8013c94:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8013c98:	68fb      	ldr	r3, [r7, #12]
 8013c9a:	2206      	movs	r2, #6
 8013c9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013ca4:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	2201      	movs	r2, #1
 8013caa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8013cae:	4b0d      	ldr	r3, [pc, #52]	@ (8013ce4 <tcp_alloc+0xf8>)
 8013cb0:	681a      	ldr	r2, [r3, #0]
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8013cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8013ce8 <tcp_alloc+0xfc>)
 8013cb8:	781a      	ldrb	r2, [r3, #0]
 8013cba:	68fb      	ldr	r3, [r7, #12]
 8013cbc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8013cbe:	68fb      	ldr	r3, [r7, #12]
 8013cc0:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8013cc4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	4a08      	ldr	r2, [pc, #32]	@ (8013cec <tcp_alloc+0x100>)
 8013ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	4a07      	ldr	r2, [pc, #28]	@ (8013cf0 <tcp_alloc+0x104>)
 8013cd4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8013cd8:	68fb      	ldr	r3, [r7, #12]
}
 8013cda:	4618      	mov	r0, r3
 8013cdc:	3710      	adds	r7, #16
 8013cde:	46bd      	mov	sp, r7
 8013ce0:	bd80      	pop	{r7, pc}
 8013ce2:	bf00      	nop
 8013ce4:	2400cc34 	.word	0x2400cc34
 8013ce8:	2400cc4a 	.word	0x2400cc4a
 8013cec:	080139a5 	.word	0x080139a5
 8013cf0:	006ddd00 	.word	0x006ddd00

08013cf4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8013cf4:	b580      	push	{r7, lr}
 8013cf6:	b082      	sub	sp, #8
 8013cf8:	af00      	add	r7, sp, #0
 8013cfa:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d107      	bne.n	8013d12 <tcp_pcb_purge+0x1e>
 8013d02:	4b21      	ldr	r3, [pc, #132]	@ (8013d88 <tcp_pcb_purge+0x94>)
 8013d04:	f640 0251 	movw	r2, #2129	@ 0x851
 8013d08:	4920      	ldr	r1, [pc, #128]	@ (8013d8c <tcp_pcb_purge+0x98>)
 8013d0a:	4821      	ldr	r0, [pc, #132]	@ (8013d90 <tcp_pcb_purge+0x9c>)
 8013d0c:	f009 fd72 	bl	801d7f4 <iprintf>
 8013d10:	e037      	b.n	8013d82 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	7d1b      	ldrb	r3, [r3, #20]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d033      	beq.n	8013d82 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8013d1e:	2b0a      	cmp	r3, #10
 8013d20:	d02f      	beq.n	8013d82 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8013d26:	2b01      	cmp	r3, #1
 8013d28:	d02b      	beq.n	8013d82 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d007      	beq.n	8013d42 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013d36:	4618      	mov	r0, r3
 8013d38:	f7fe fb5e 	bl	80123f8 <pbuf_free>
      pcb->refused_data = NULL;
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	2200      	movs	r2, #0
 8013d40:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d002      	beq.n	8013d50 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8013d4a:	6878      	ldr	r0, [r7, #4]
 8013d4c:	f000 f986 	bl	801405c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013d56:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d5c:	4618      	mov	r0, r3
 8013d5e:	f7ff fdc7 	bl	80138f0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013d66:	4618      	mov	r0, r3
 8013d68:	f7ff fdc2 	bl	80138f0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	2200      	movs	r2, #0
 8013d70:	66da      	str	r2, [r3, #108]	@ 0x6c
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	2200      	movs	r2, #0
 8013d7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8013d82:	3708      	adds	r7, #8
 8013d84:	46bd      	mov	sp, r7
 8013d86:	bd80      	pop	{r7, pc}
 8013d88:	0802058c 	.word	0x0802058c
 8013d8c:	08020bd8 	.word	0x08020bd8
 8013d90:	080205d0 	.word	0x080205d0

08013d94 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8013d94:	b580      	push	{r7, lr}
 8013d96:	b084      	sub	sp, #16
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8013d9e:	683b      	ldr	r3, [r7, #0]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d106      	bne.n	8013db2 <tcp_pcb_remove+0x1e>
 8013da4:	4b3e      	ldr	r3, [pc, #248]	@ (8013ea0 <tcp_pcb_remove+0x10c>)
 8013da6:	f640 0283 	movw	r2, #2179	@ 0x883
 8013daa:	493e      	ldr	r1, [pc, #248]	@ (8013ea4 <tcp_pcb_remove+0x110>)
 8013dac:	483e      	ldr	r0, [pc, #248]	@ (8013ea8 <tcp_pcb_remove+0x114>)
 8013dae:	f009 fd21 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	d106      	bne.n	8013dc6 <tcp_pcb_remove+0x32>
 8013db8:	4b39      	ldr	r3, [pc, #228]	@ (8013ea0 <tcp_pcb_remove+0x10c>)
 8013dba:	f640 0284 	movw	r2, #2180	@ 0x884
 8013dbe:	493b      	ldr	r1, [pc, #236]	@ (8013eac <tcp_pcb_remove+0x118>)
 8013dc0:	4839      	ldr	r0, [pc, #228]	@ (8013ea8 <tcp_pcb_remove+0x114>)
 8013dc2:	f009 fd17 	bl	801d7f4 <iprintf>

  TCP_RMV(pcblist, pcb);
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	683a      	ldr	r2, [r7, #0]
 8013dcc:	429a      	cmp	r2, r3
 8013dce:	d105      	bne.n	8013ddc <tcp_pcb_remove+0x48>
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	681b      	ldr	r3, [r3, #0]
 8013dd4:	68da      	ldr	r2, [r3, #12]
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	601a      	str	r2, [r3, #0]
 8013dda:	e013      	b.n	8013e04 <tcp_pcb_remove+0x70>
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	60fb      	str	r3, [r7, #12]
 8013de2:	e00c      	b.n	8013dfe <tcp_pcb_remove+0x6a>
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	68db      	ldr	r3, [r3, #12]
 8013de8:	683a      	ldr	r2, [r7, #0]
 8013dea:	429a      	cmp	r2, r3
 8013dec:	d104      	bne.n	8013df8 <tcp_pcb_remove+0x64>
 8013dee:	683b      	ldr	r3, [r7, #0]
 8013df0:	68da      	ldr	r2, [r3, #12]
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	60da      	str	r2, [r3, #12]
 8013df6:	e005      	b.n	8013e04 <tcp_pcb_remove+0x70>
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	68db      	ldr	r3, [r3, #12]
 8013dfc:	60fb      	str	r3, [r7, #12]
 8013dfe:	68fb      	ldr	r3, [r7, #12]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d1ef      	bne.n	8013de4 <tcp_pcb_remove+0x50>
 8013e04:	683b      	ldr	r3, [r7, #0]
 8013e06:	2200      	movs	r2, #0
 8013e08:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8013e0a:	6838      	ldr	r0, [r7, #0]
 8013e0c:	f7ff ff72 	bl	8013cf4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	7d1b      	ldrb	r3, [r3, #20]
 8013e14:	2b0a      	cmp	r3, #10
 8013e16:	d013      	beq.n	8013e40 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8013e18:	683b      	ldr	r3, [r7, #0]
 8013e1a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8013e1c:	2b01      	cmp	r3, #1
 8013e1e:	d00f      	beq.n	8013e40 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8013e20:	683b      	ldr	r3, [r7, #0]
 8013e22:	8b5b      	ldrh	r3, [r3, #26]
 8013e24:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d009      	beq.n	8013e40 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8013e2c:	683b      	ldr	r3, [r7, #0]
 8013e2e:	8b5b      	ldrh	r3, [r3, #26]
 8013e30:	f043 0302 	orr.w	r3, r3, #2
 8013e34:	b29a      	uxth	r2, r3
 8013e36:	683b      	ldr	r3, [r7, #0]
 8013e38:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013e3a:	6838      	ldr	r0, [r7, #0]
 8013e3c:	f002 ff68 	bl	8016d10 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013e40:	683b      	ldr	r3, [r7, #0]
 8013e42:	7d1b      	ldrb	r3, [r3, #20]
 8013e44:	2b01      	cmp	r3, #1
 8013e46:	d020      	beq.n	8013e8a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8013e48:	683b      	ldr	r3, [r7, #0]
 8013e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d006      	beq.n	8013e5e <tcp_pcb_remove+0xca>
 8013e50:	4b13      	ldr	r3, [pc, #76]	@ (8013ea0 <tcp_pcb_remove+0x10c>)
 8013e52:	f640 0293 	movw	r2, #2195	@ 0x893
 8013e56:	4916      	ldr	r1, [pc, #88]	@ (8013eb0 <tcp_pcb_remove+0x11c>)
 8013e58:	4813      	ldr	r0, [pc, #76]	@ (8013ea8 <tcp_pcb_remove+0x114>)
 8013e5a:	f009 fccb 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8013e5e:	683b      	ldr	r3, [r7, #0]
 8013e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d006      	beq.n	8013e74 <tcp_pcb_remove+0xe0>
 8013e66:	4b0e      	ldr	r3, [pc, #56]	@ (8013ea0 <tcp_pcb_remove+0x10c>)
 8013e68:	f640 0294 	movw	r2, #2196	@ 0x894
 8013e6c:	4911      	ldr	r1, [pc, #68]	@ (8013eb4 <tcp_pcb_remove+0x120>)
 8013e6e:	480e      	ldr	r0, [pc, #56]	@ (8013ea8 <tcp_pcb_remove+0x114>)
 8013e70:	f009 fcc0 	bl	801d7f4 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8013e74:	683b      	ldr	r3, [r7, #0]
 8013e76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d006      	beq.n	8013e8a <tcp_pcb_remove+0xf6>
 8013e7c:	4b08      	ldr	r3, [pc, #32]	@ (8013ea0 <tcp_pcb_remove+0x10c>)
 8013e7e:	f640 0296 	movw	r2, #2198	@ 0x896
 8013e82:	490d      	ldr	r1, [pc, #52]	@ (8013eb8 <tcp_pcb_remove+0x124>)
 8013e84:	4808      	ldr	r0, [pc, #32]	@ (8013ea8 <tcp_pcb_remove+0x114>)
 8013e86:	f009 fcb5 	bl	801d7f4 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8013e8a:	683b      	ldr	r3, [r7, #0]
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013e90:	683b      	ldr	r3, [r7, #0]
 8013e92:	2200      	movs	r2, #0
 8013e94:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8013e96:	bf00      	nop
 8013e98:	3710      	adds	r7, #16
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	bd80      	pop	{r7, pc}
 8013e9e:	bf00      	nop
 8013ea0:	0802058c 	.word	0x0802058c
 8013ea4:	08020bf4 	.word	0x08020bf4
 8013ea8:	080205d0 	.word	0x080205d0
 8013eac:	08020c10 	.word	0x08020c10
 8013eb0:	08020c30 	.word	0x08020c30
 8013eb4:	08020c48 	.word	0x08020c48
 8013eb8:	08020c64 	.word	0x08020c64

08013ebc <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b082      	sub	sp, #8
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d106      	bne.n	8013ed8 <tcp_next_iss+0x1c>
 8013eca:	4b0a      	ldr	r3, [pc, #40]	@ (8013ef4 <tcp_next_iss+0x38>)
 8013ecc:	f640 02af 	movw	r2, #2223	@ 0x8af
 8013ed0:	4909      	ldr	r1, [pc, #36]	@ (8013ef8 <tcp_next_iss+0x3c>)
 8013ed2:	480a      	ldr	r0, [pc, #40]	@ (8013efc <tcp_next_iss+0x40>)
 8013ed4:	f009 fc8e 	bl	801d7f4 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8013ed8:	4b09      	ldr	r3, [pc, #36]	@ (8013f00 <tcp_next_iss+0x44>)
 8013eda:	681a      	ldr	r2, [r3, #0]
 8013edc:	4b09      	ldr	r3, [pc, #36]	@ (8013f04 <tcp_next_iss+0x48>)
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	4413      	add	r3, r2
 8013ee2:	4a07      	ldr	r2, [pc, #28]	@ (8013f00 <tcp_next_iss+0x44>)
 8013ee4:	6013      	str	r3, [r2, #0]
  return iss;
 8013ee6:	4b06      	ldr	r3, [pc, #24]	@ (8013f00 <tcp_next_iss+0x44>)
 8013ee8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8013eea:	4618      	mov	r0, r3
 8013eec:	3708      	adds	r7, #8
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	bd80      	pop	{r7, pc}
 8013ef2:	bf00      	nop
 8013ef4:	0802058c 	.word	0x0802058c
 8013ef8:	08020c7c 	.word	0x08020c7c
 8013efc:	080205d0 	.word	0x080205d0
 8013f00:	2400002c 	.word	0x2400002c
 8013f04:	2400cc34 	.word	0x2400cc34

08013f08 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	b086      	sub	sp, #24
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	4603      	mov	r3, r0
 8013f10:	60b9      	str	r1, [r7, #8]
 8013f12:	607a      	str	r2, [r7, #4]
 8013f14:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d106      	bne.n	8013f2a <tcp_eff_send_mss_netif+0x22>
 8013f1c:	4b14      	ldr	r3, [pc, #80]	@ (8013f70 <tcp_eff_send_mss_netif+0x68>)
 8013f1e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8013f22:	4914      	ldr	r1, [pc, #80]	@ (8013f74 <tcp_eff_send_mss_netif+0x6c>)
 8013f24:	4814      	ldr	r0, [pc, #80]	@ (8013f78 <tcp_eff_send_mss_netif+0x70>)
 8013f26:	f009 fc65 	bl	801d7f4 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8013f2a:	68bb      	ldr	r3, [r7, #8]
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d101      	bne.n	8013f34 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8013f30:	89fb      	ldrh	r3, [r7, #14]
 8013f32:	e019      	b.n	8013f68 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8013f34:	68bb      	ldr	r3, [r7, #8]
 8013f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f38:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8013f3a:	8afb      	ldrh	r3, [r7, #22]
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d012      	beq.n	8013f66 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013f40:	2328      	movs	r3, #40	@ 0x28
 8013f42:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8013f44:	8afa      	ldrh	r2, [r7, #22]
 8013f46:	8abb      	ldrh	r3, [r7, #20]
 8013f48:	429a      	cmp	r2, r3
 8013f4a:	d904      	bls.n	8013f56 <tcp_eff_send_mss_netif+0x4e>
 8013f4c:	8afa      	ldrh	r2, [r7, #22]
 8013f4e:	8abb      	ldrh	r3, [r7, #20]
 8013f50:	1ad3      	subs	r3, r2, r3
 8013f52:	b29b      	uxth	r3, r3
 8013f54:	e000      	b.n	8013f58 <tcp_eff_send_mss_netif+0x50>
 8013f56:	2300      	movs	r3, #0
 8013f58:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8013f5a:	8a7a      	ldrh	r2, [r7, #18]
 8013f5c:	89fb      	ldrh	r3, [r7, #14]
 8013f5e:	4293      	cmp	r3, r2
 8013f60:	bf28      	it	cs
 8013f62:	4613      	movcs	r3, r2
 8013f64:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8013f66:	89fb      	ldrh	r3, [r7, #14]
}
 8013f68:	4618      	mov	r0, r3
 8013f6a:	3718      	adds	r7, #24
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	bd80      	pop	{r7, pc}
 8013f70:	0802058c 	.word	0x0802058c
 8013f74:	08020c98 	.word	0x08020c98
 8013f78:	080205d0 	.word	0x080205d0

08013f7c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013f7c:	b580      	push	{r7, lr}
 8013f7e:	b084      	sub	sp, #16
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	6078      	str	r0, [r7, #4]
 8013f84:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8013f86:	683b      	ldr	r3, [r7, #0]
 8013f88:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d119      	bne.n	8013fc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013f90:	4b10      	ldr	r3, [pc, #64]	@ (8013fd4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013f92:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8013f96:	4910      	ldr	r1, [pc, #64]	@ (8013fd8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013f98:	4810      	ldr	r0, [pc, #64]	@ (8013fdc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8013f9a:	f009 fc2b 	bl	801d7f4 <iprintf>

  while (pcb != NULL) {
 8013f9e:	e011      	b.n	8013fc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	681a      	ldr	r2, [r3, #0]
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	429a      	cmp	r2, r3
 8013faa:	d108      	bne.n	8013fbe <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	68db      	ldr	r3, [r3, #12]
 8013fb0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013fb2:	68f8      	ldr	r0, [r7, #12]
 8013fb4:	f7fe ffc4 	bl	8012f40 <tcp_abort>
      pcb = next;
 8013fb8:	68bb      	ldr	r3, [r7, #8]
 8013fba:	60fb      	str	r3, [r7, #12]
 8013fbc:	e002      	b.n	8013fc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	68db      	ldr	r3, [r3, #12]
 8013fc2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8013fc4:	68fb      	ldr	r3, [r7, #12]
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d1ea      	bne.n	8013fa0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8013fca:	bf00      	nop
 8013fcc:	bf00      	nop
 8013fce:	3710      	adds	r7, #16
 8013fd0:	46bd      	mov	sp, r7
 8013fd2:	bd80      	pop	{r7, pc}
 8013fd4:	0802058c 	.word	0x0802058c
 8013fd8:	08020cc0 	.word	0x08020cc0
 8013fdc:	080205d0 	.word	0x080205d0

08013fe0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b084      	sub	sp, #16
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
 8013fe8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d02a      	beq.n	8014046 <tcp_netif_ip_addr_changed+0x66>
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d026      	beq.n	8014046 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8013ff8:	4b15      	ldr	r3, [pc, #84]	@ (8014050 <tcp_netif_ip_addr_changed+0x70>)
 8013ffa:	681b      	ldr	r3, [r3, #0]
 8013ffc:	4619      	mov	r1, r3
 8013ffe:	6878      	ldr	r0, [r7, #4]
 8014000:	f7ff ffbc 	bl	8013f7c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8014004:	4b13      	ldr	r3, [pc, #76]	@ (8014054 <tcp_netif_ip_addr_changed+0x74>)
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	4619      	mov	r1, r3
 801400a:	6878      	ldr	r0, [r7, #4]
 801400c:	f7ff ffb6 	bl	8013f7c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8014010:	683b      	ldr	r3, [r7, #0]
 8014012:	2b00      	cmp	r3, #0
 8014014:	d017      	beq.n	8014046 <tcp_netif_ip_addr_changed+0x66>
 8014016:	683b      	ldr	r3, [r7, #0]
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	2b00      	cmp	r3, #0
 801401c:	d013      	beq.n	8014046 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801401e:	4b0e      	ldr	r3, [pc, #56]	@ (8014058 <tcp_netif_ip_addr_changed+0x78>)
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	60fb      	str	r3, [r7, #12]
 8014024:	e00c      	b.n	8014040 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	681a      	ldr	r2, [r3, #0]
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	429a      	cmp	r2, r3
 8014030:	d103      	bne.n	801403a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8014032:	683b      	ldr	r3, [r7, #0]
 8014034:	681a      	ldr	r2, [r3, #0]
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	68db      	ldr	r3, [r3, #12]
 801403e:	60fb      	str	r3, [r7, #12]
 8014040:	68fb      	ldr	r3, [r7, #12]
 8014042:	2b00      	cmp	r3, #0
 8014044:	d1ef      	bne.n	8014026 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8014046:	bf00      	nop
 8014048:	3710      	adds	r7, #16
 801404a:	46bd      	mov	sp, r7
 801404c:	bd80      	pop	{r7, pc}
 801404e:	bf00      	nop
 8014050:	2400cc40 	.word	0x2400cc40
 8014054:	2400cc38 	.word	0x2400cc38
 8014058:	2400cc3c 	.word	0x2400cc3c

0801405c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b082      	sub	sp, #8
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014068:	2b00      	cmp	r3, #0
 801406a:	d007      	beq.n	801407c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014070:	4618      	mov	r0, r3
 8014072:	f7ff fc3d 	bl	80138f0 <tcp_segs_free>
    pcb->ooseq = NULL;
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	2200      	movs	r2, #0
 801407a:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801407c:	bf00      	nop
 801407e:	3708      	adds	r7, #8
 8014080:	46bd      	mov	sp, r7
 8014082:	bd80      	pop	{r7, pc}

08014084 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8014084:	b590      	push	{r4, r7, lr}
 8014086:	b08d      	sub	sp, #52	@ 0x34
 8014088:	af04      	add	r7, sp, #16
 801408a:	6078      	str	r0, [r7, #4]
 801408c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	2b00      	cmp	r3, #0
 8014092:	d105      	bne.n	80140a0 <tcp_input+0x1c>
 8014094:	4b9b      	ldr	r3, [pc, #620]	@ (8014304 <tcp_input+0x280>)
 8014096:	2283      	movs	r2, #131	@ 0x83
 8014098:	499b      	ldr	r1, [pc, #620]	@ (8014308 <tcp_input+0x284>)
 801409a:	489c      	ldr	r0, [pc, #624]	@ (801430c <tcp_input+0x288>)
 801409c:	f009 fbaa 	bl	801d7f4 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	685b      	ldr	r3, [r3, #4]
 80140a4:	4a9a      	ldr	r2, [pc, #616]	@ (8014310 <tcp_input+0x28c>)
 80140a6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	895b      	ldrh	r3, [r3, #10]
 80140ac:	2b13      	cmp	r3, #19
 80140ae:	f240 83d1 	bls.w	8014854 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80140b2:	4b98      	ldr	r3, [pc, #608]	@ (8014314 <tcp_input+0x290>)
 80140b4:	695b      	ldr	r3, [r3, #20]
 80140b6:	4a97      	ldr	r2, [pc, #604]	@ (8014314 <tcp_input+0x290>)
 80140b8:	6812      	ldr	r2, [r2, #0]
 80140ba:	4611      	mov	r1, r2
 80140bc:	4618      	mov	r0, r3
 80140be:	f007 fe19 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 80140c2:	4603      	mov	r3, r0
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	f040 83c7 	bne.w	8014858 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80140ca:	4b92      	ldr	r3, [pc, #584]	@ (8014314 <tcp_input+0x290>)
 80140cc:	695b      	ldr	r3, [r3, #20]
 80140ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80140d2:	2be0      	cmp	r3, #224	@ 0xe0
 80140d4:	f000 83c0 	beq.w	8014858 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80140d8:	4b8d      	ldr	r3, [pc, #564]	@ (8014310 <tcp_input+0x28c>)
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	899b      	ldrh	r3, [r3, #12]
 80140de:	b29b      	uxth	r3, r3
 80140e0:	4618      	mov	r0, r3
 80140e2:	f7fc fcd3 	bl	8010a8c <lwip_htons>
 80140e6:	4603      	mov	r3, r0
 80140e8:	0b1b      	lsrs	r3, r3, #12
 80140ea:	b29b      	uxth	r3, r3
 80140ec:	b2db      	uxtb	r3, r3
 80140ee:	009b      	lsls	r3, r3, #2
 80140f0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80140f2:	7cbb      	ldrb	r3, [r7, #18]
 80140f4:	2b13      	cmp	r3, #19
 80140f6:	f240 83b1 	bls.w	801485c <tcp_input+0x7d8>
 80140fa:	7cbb      	ldrb	r3, [r7, #18]
 80140fc:	b29a      	uxth	r2, r3
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	891b      	ldrh	r3, [r3, #8]
 8014102:	429a      	cmp	r2, r3
 8014104:	f200 83aa 	bhi.w	801485c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8014108:	7cbb      	ldrb	r3, [r7, #18]
 801410a:	b29b      	uxth	r3, r3
 801410c:	3b14      	subs	r3, #20
 801410e:	b29a      	uxth	r2, r3
 8014110:	4b81      	ldr	r3, [pc, #516]	@ (8014318 <tcp_input+0x294>)
 8014112:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8014114:	4b81      	ldr	r3, [pc, #516]	@ (801431c <tcp_input+0x298>)
 8014116:	2200      	movs	r2, #0
 8014118:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	895a      	ldrh	r2, [r3, #10]
 801411e:	7cbb      	ldrb	r3, [r7, #18]
 8014120:	b29b      	uxth	r3, r3
 8014122:	429a      	cmp	r2, r3
 8014124:	d309      	bcc.n	801413a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8014126:	4b7c      	ldr	r3, [pc, #496]	@ (8014318 <tcp_input+0x294>)
 8014128:	881a      	ldrh	r2, [r3, #0]
 801412a:	4b7d      	ldr	r3, [pc, #500]	@ (8014320 <tcp_input+0x29c>)
 801412c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801412e:	7cbb      	ldrb	r3, [r7, #18]
 8014130:	4619      	mov	r1, r3
 8014132:	6878      	ldr	r0, [r7, #4]
 8014134:	f7fe f8da 	bl	80122ec <pbuf_remove_header>
 8014138:	e04e      	b.n	80141d8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	681b      	ldr	r3, [r3, #0]
 801413e:	2b00      	cmp	r3, #0
 8014140:	d105      	bne.n	801414e <tcp_input+0xca>
 8014142:	4b70      	ldr	r3, [pc, #448]	@ (8014304 <tcp_input+0x280>)
 8014144:	22c2      	movs	r2, #194	@ 0xc2
 8014146:	4977      	ldr	r1, [pc, #476]	@ (8014324 <tcp_input+0x2a0>)
 8014148:	4870      	ldr	r0, [pc, #448]	@ (801430c <tcp_input+0x288>)
 801414a:	f009 fb53 	bl	801d7f4 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801414e:	2114      	movs	r1, #20
 8014150:	6878      	ldr	r0, [r7, #4]
 8014152:	f7fe f8cb 	bl	80122ec <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	895a      	ldrh	r2, [r3, #10]
 801415a:	4b71      	ldr	r3, [pc, #452]	@ (8014320 <tcp_input+0x29c>)
 801415c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801415e:	4b6e      	ldr	r3, [pc, #440]	@ (8014318 <tcp_input+0x294>)
 8014160:	881a      	ldrh	r2, [r3, #0]
 8014162:	4b6f      	ldr	r3, [pc, #444]	@ (8014320 <tcp_input+0x29c>)
 8014164:	881b      	ldrh	r3, [r3, #0]
 8014166:	1ad3      	subs	r3, r2, r3
 8014168:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801416a:	4b6d      	ldr	r3, [pc, #436]	@ (8014320 <tcp_input+0x29c>)
 801416c:	881b      	ldrh	r3, [r3, #0]
 801416e:	4619      	mov	r1, r3
 8014170:	6878      	ldr	r0, [r7, #4]
 8014172:	f7fe f8bb 	bl	80122ec <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	895b      	ldrh	r3, [r3, #10]
 801417c:	8a3a      	ldrh	r2, [r7, #16]
 801417e:	429a      	cmp	r2, r3
 8014180:	f200 836e 	bhi.w	8014860 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	681b      	ldr	r3, [r3, #0]
 8014188:	685b      	ldr	r3, [r3, #4]
 801418a:	4a64      	ldr	r2, [pc, #400]	@ (801431c <tcp_input+0x298>)
 801418c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	8a3a      	ldrh	r2, [r7, #16]
 8014194:	4611      	mov	r1, r2
 8014196:	4618      	mov	r0, r3
 8014198:	f7fe f8a8 	bl	80122ec <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	891a      	ldrh	r2, [r3, #8]
 80141a0:	8a3b      	ldrh	r3, [r7, #16]
 80141a2:	1ad3      	subs	r3, r2, r3
 80141a4:	b29a      	uxth	r2, r3
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	895b      	ldrh	r3, [r3, #10]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d005      	beq.n	80141be <tcp_input+0x13a>
 80141b2:	4b54      	ldr	r3, [pc, #336]	@ (8014304 <tcp_input+0x280>)
 80141b4:	22df      	movs	r2, #223	@ 0xdf
 80141b6:	495c      	ldr	r1, [pc, #368]	@ (8014328 <tcp_input+0x2a4>)
 80141b8:	4854      	ldr	r0, [pc, #336]	@ (801430c <tcp_input+0x288>)
 80141ba:	f009 fb1b 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	891a      	ldrh	r2, [r3, #8]
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	891b      	ldrh	r3, [r3, #8]
 80141c8:	429a      	cmp	r2, r3
 80141ca:	d005      	beq.n	80141d8 <tcp_input+0x154>
 80141cc:	4b4d      	ldr	r3, [pc, #308]	@ (8014304 <tcp_input+0x280>)
 80141ce:	22e0      	movs	r2, #224	@ 0xe0
 80141d0:	4956      	ldr	r1, [pc, #344]	@ (801432c <tcp_input+0x2a8>)
 80141d2:	484e      	ldr	r0, [pc, #312]	@ (801430c <tcp_input+0x288>)
 80141d4:	f009 fb0e 	bl	801d7f4 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80141d8:	4b4d      	ldr	r3, [pc, #308]	@ (8014310 <tcp_input+0x28c>)
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	881b      	ldrh	r3, [r3, #0]
 80141de:	b29b      	uxth	r3, r3
 80141e0:	4a4b      	ldr	r2, [pc, #300]	@ (8014310 <tcp_input+0x28c>)
 80141e2:	6814      	ldr	r4, [r2, #0]
 80141e4:	4618      	mov	r0, r3
 80141e6:	f7fc fc51 	bl	8010a8c <lwip_htons>
 80141ea:	4603      	mov	r3, r0
 80141ec:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80141ee:	4b48      	ldr	r3, [pc, #288]	@ (8014310 <tcp_input+0x28c>)
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	885b      	ldrh	r3, [r3, #2]
 80141f4:	b29b      	uxth	r3, r3
 80141f6:	4a46      	ldr	r2, [pc, #280]	@ (8014310 <tcp_input+0x28c>)
 80141f8:	6814      	ldr	r4, [r2, #0]
 80141fa:	4618      	mov	r0, r3
 80141fc:	f7fc fc46 	bl	8010a8c <lwip_htons>
 8014200:	4603      	mov	r3, r0
 8014202:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8014204:	4b42      	ldr	r3, [pc, #264]	@ (8014310 <tcp_input+0x28c>)
 8014206:	681b      	ldr	r3, [r3, #0]
 8014208:	685b      	ldr	r3, [r3, #4]
 801420a:	4a41      	ldr	r2, [pc, #260]	@ (8014310 <tcp_input+0x28c>)
 801420c:	6814      	ldr	r4, [r2, #0]
 801420e:	4618      	mov	r0, r3
 8014210:	f7fc fc51 	bl	8010ab6 <lwip_htonl>
 8014214:	4603      	mov	r3, r0
 8014216:	6063      	str	r3, [r4, #4]
 8014218:	6863      	ldr	r3, [r4, #4]
 801421a:	4a45      	ldr	r2, [pc, #276]	@ (8014330 <tcp_input+0x2ac>)
 801421c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801421e:	4b3c      	ldr	r3, [pc, #240]	@ (8014310 <tcp_input+0x28c>)
 8014220:	681b      	ldr	r3, [r3, #0]
 8014222:	689b      	ldr	r3, [r3, #8]
 8014224:	4a3a      	ldr	r2, [pc, #232]	@ (8014310 <tcp_input+0x28c>)
 8014226:	6814      	ldr	r4, [r2, #0]
 8014228:	4618      	mov	r0, r3
 801422a:	f7fc fc44 	bl	8010ab6 <lwip_htonl>
 801422e:	4603      	mov	r3, r0
 8014230:	60a3      	str	r3, [r4, #8]
 8014232:	68a3      	ldr	r3, [r4, #8]
 8014234:	4a3f      	ldr	r2, [pc, #252]	@ (8014334 <tcp_input+0x2b0>)
 8014236:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8014238:	4b35      	ldr	r3, [pc, #212]	@ (8014310 <tcp_input+0x28c>)
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	89db      	ldrh	r3, [r3, #14]
 801423e:	b29b      	uxth	r3, r3
 8014240:	4a33      	ldr	r2, [pc, #204]	@ (8014310 <tcp_input+0x28c>)
 8014242:	6814      	ldr	r4, [r2, #0]
 8014244:	4618      	mov	r0, r3
 8014246:	f7fc fc21 	bl	8010a8c <lwip_htons>
 801424a:	4603      	mov	r3, r0
 801424c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801424e:	4b30      	ldr	r3, [pc, #192]	@ (8014310 <tcp_input+0x28c>)
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	899b      	ldrh	r3, [r3, #12]
 8014254:	b29b      	uxth	r3, r3
 8014256:	4618      	mov	r0, r3
 8014258:	f7fc fc18 	bl	8010a8c <lwip_htons>
 801425c:	4603      	mov	r3, r0
 801425e:	b2db      	uxtb	r3, r3
 8014260:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014264:	b2da      	uxtb	r2, r3
 8014266:	4b34      	ldr	r3, [pc, #208]	@ (8014338 <tcp_input+0x2b4>)
 8014268:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	891a      	ldrh	r2, [r3, #8]
 801426e:	4b33      	ldr	r3, [pc, #204]	@ (801433c <tcp_input+0x2b8>)
 8014270:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8014272:	4b31      	ldr	r3, [pc, #196]	@ (8014338 <tcp_input+0x2b4>)
 8014274:	781b      	ldrb	r3, [r3, #0]
 8014276:	f003 0303 	and.w	r3, r3, #3
 801427a:	2b00      	cmp	r3, #0
 801427c:	d00c      	beq.n	8014298 <tcp_input+0x214>
    tcplen++;
 801427e:	4b2f      	ldr	r3, [pc, #188]	@ (801433c <tcp_input+0x2b8>)
 8014280:	881b      	ldrh	r3, [r3, #0]
 8014282:	3301      	adds	r3, #1
 8014284:	b29a      	uxth	r2, r3
 8014286:	4b2d      	ldr	r3, [pc, #180]	@ (801433c <tcp_input+0x2b8>)
 8014288:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	891a      	ldrh	r2, [r3, #8]
 801428e:	4b2b      	ldr	r3, [pc, #172]	@ (801433c <tcp_input+0x2b8>)
 8014290:	881b      	ldrh	r3, [r3, #0]
 8014292:	429a      	cmp	r2, r3
 8014294:	f200 82e6 	bhi.w	8014864 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8014298:	2300      	movs	r3, #0
 801429a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801429c:	4b28      	ldr	r3, [pc, #160]	@ (8014340 <tcp_input+0x2bc>)
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	61fb      	str	r3, [r7, #28]
 80142a2:	e09d      	b.n	80143e0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80142a4:	69fb      	ldr	r3, [r7, #28]
 80142a6:	7d1b      	ldrb	r3, [r3, #20]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d105      	bne.n	80142b8 <tcp_input+0x234>
 80142ac:	4b15      	ldr	r3, [pc, #84]	@ (8014304 <tcp_input+0x280>)
 80142ae:	22fb      	movs	r2, #251	@ 0xfb
 80142b0:	4924      	ldr	r1, [pc, #144]	@ (8014344 <tcp_input+0x2c0>)
 80142b2:	4816      	ldr	r0, [pc, #88]	@ (801430c <tcp_input+0x288>)
 80142b4:	f009 fa9e 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80142b8:	69fb      	ldr	r3, [r7, #28]
 80142ba:	7d1b      	ldrb	r3, [r3, #20]
 80142bc:	2b0a      	cmp	r3, #10
 80142be:	d105      	bne.n	80142cc <tcp_input+0x248>
 80142c0:	4b10      	ldr	r3, [pc, #64]	@ (8014304 <tcp_input+0x280>)
 80142c2:	22fc      	movs	r2, #252	@ 0xfc
 80142c4:	4920      	ldr	r1, [pc, #128]	@ (8014348 <tcp_input+0x2c4>)
 80142c6:	4811      	ldr	r0, [pc, #68]	@ (801430c <tcp_input+0x288>)
 80142c8:	f009 fa94 	bl	801d7f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80142cc:	69fb      	ldr	r3, [r7, #28]
 80142ce:	7d1b      	ldrb	r3, [r3, #20]
 80142d0:	2b01      	cmp	r3, #1
 80142d2:	d105      	bne.n	80142e0 <tcp_input+0x25c>
 80142d4:	4b0b      	ldr	r3, [pc, #44]	@ (8014304 <tcp_input+0x280>)
 80142d6:	22fd      	movs	r2, #253	@ 0xfd
 80142d8:	491c      	ldr	r1, [pc, #112]	@ (801434c <tcp_input+0x2c8>)
 80142da:	480c      	ldr	r0, [pc, #48]	@ (801430c <tcp_input+0x288>)
 80142dc:	f009 fa8a 	bl	801d7f4 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80142e0:	69fb      	ldr	r3, [r7, #28]
 80142e2:	7a1b      	ldrb	r3, [r3, #8]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d033      	beq.n	8014350 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80142e8:	69fb      	ldr	r3, [r7, #28]
 80142ea:	7a1a      	ldrb	r2, [r3, #8]
 80142ec:	4b09      	ldr	r3, [pc, #36]	@ (8014314 <tcp_input+0x290>)
 80142ee:	685b      	ldr	r3, [r3, #4]
 80142f0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80142f4:	3301      	adds	r3, #1
 80142f6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80142f8:	429a      	cmp	r2, r3
 80142fa:	d029      	beq.n	8014350 <tcp_input+0x2cc>
      prev = pcb;
 80142fc:	69fb      	ldr	r3, [r7, #28]
 80142fe:	61bb      	str	r3, [r7, #24]
      continue;
 8014300:	e06b      	b.n	80143da <tcp_input+0x356>
 8014302:	bf00      	nop
 8014304:	08020cf4 	.word	0x08020cf4
 8014308:	08020d28 	.word	0x08020d28
 801430c:	08020d40 	.word	0x08020d40
 8014310:	2400cc5c 	.word	0x2400cc5c
 8014314:	24009b14 	.word	0x24009b14
 8014318:	2400cc60 	.word	0x2400cc60
 801431c:	2400cc64 	.word	0x2400cc64
 8014320:	2400cc62 	.word	0x2400cc62
 8014324:	08020d68 	.word	0x08020d68
 8014328:	08020d78 	.word	0x08020d78
 801432c:	08020d84 	.word	0x08020d84
 8014330:	2400cc6c 	.word	0x2400cc6c
 8014334:	2400cc70 	.word	0x2400cc70
 8014338:	2400cc78 	.word	0x2400cc78
 801433c:	2400cc76 	.word	0x2400cc76
 8014340:	2400cc40 	.word	0x2400cc40
 8014344:	08020da4 	.word	0x08020da4
 8014348:	08020dcc 	.word	0x08020dcc
 801434c:	08020df8 	.word	0x08020df8
    }

    if (pcb->remote_port == tcphdr->src &&
 8014350:	69fb      	ldr	r3, [r7, #28]
 8014352:	8b1a      	ldrh	r2, [r3, #24]
 8014354:	4b72      	ldr	r3, [pc, #456]	@ (8014520 <tcp_input+0x49c>)
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	881b      	ldrh	r3, [r3, #0]
 801435a:	b29b      	uxth	r3, r3
 801435c:	429a      	cmp	r2, r3
 801435e:	d13a      	bne.n	80143d6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8014360:	69fb      	ldr	r3, [r7, #28]
 8014362:	8ada      	ldrh	r2, [r3, #22]
 8014364:	4b6e      	ldr	r3, [pc, #440]	@ (8014520 <tcp_input+0x49c>)
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	885b      	ldrh	r3, [r3, #2]
 801436a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801436c:	429a      	cmp	r2, r3
 801436e:	d132      	bne.n	80143d6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8014370:	69fb      	ldr	r3, [r7, #28]
 8014372:	685a      	ldr	r2, [r3, #4]
 8014374:	4b6b      	ldr	r3, [pc, #428]	@ (8014524 <tcp_input+0x4a0>)
 8014376:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8014378:	429a      	cmp	r2, r3
 801437a:	d12c      	bne.n	80143d6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801437c:	69fb      	ldr	r3, [r7, #28]
 801437e:	681a      	ldr	r2, [r3, #0]
 8014380:	4b68      	ldr	r3, [pc, #416]	@ (8014524 <tcp_input+0x4a0>)
 8014382:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8014384:	429a      	cmp	r2, r3
 8014386:	d126      	bne.n	80143d6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8014388:	69fb      	ldr	r3, [r7, #28]
 801438a:	68db      	ldr	r3, [r3, #12]
 801438c:	69fa      	ldr	r2, [r7, #28]
 801438e:	429a      	cmp	r2, r3
 8014390:	d106      	bne.n	80143a0 <tcp_input+0x31c>
 8014392:	4b65      	ldr	r3, [pc, #404]	@ (8014528 <tcp_input+0x4a4>)
 8014394:	f240 120d 	movw	r2, #269	@ 0x10d
 8014398:	4964      	ldr	r1, [pc, #400]	@ (801452c <tcp_input+0x4a8>)
 801439a:	4865      	ldr	r0, [pc, #404]	@ (8014530 <tcp_input+0x4ac>)
 801439c:	f009 fa2a 	bl	801d7f4 <iprintf>
      if (prev != NULL) {
 80143a0:	69bb      	ldr	r3, [r7, #24]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d00a      	beq.n	80143bc <tcp_input+0x338>
        prev->next = pcb->next;
 80143a6:	69fb      	ldr	r3, [r7, #28]
 80143a8:	68da      	ldr	r2, [r3, #12]
 80143aa:	69bb      	ldr	r3, [r7, #24]
 80143ac:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80143ae:	4b61      	ldr	r3, [pc, #388]	@ (8014534 <tcp_input+0x4b0>)
 80143b0:	681a      	ldr	r2, [r3, #0]
 80143b2:	69fb      	ldr	r3, [r7, #28]
 80143b4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80143b6:	4a5f      	ldr	r2, [pc, #380]	@ (8014534 <tcp_input+0x4b0>)
 80143b8:	69fb      	ldr	r3, [r7, #28]
 80143ba:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80143bc:	69fb      	ldr	r3, [r7, #28]
 80143be:	68db      	ldr	r3, [r3, #12]
 80143c0:	69fa      	ldr	r2, [r7, #28]
 80143c2:	429a      	cmp	r2, r3
 80143c4:	d111      	bne.n	80143ea <tcp_input+0x366>
 80143c6:	4b58      	ldr	r3, [pc, #352]	@ (8014528 <tcp_input+0x4a4>)
 80143c8:	f240 1215 	movw	r2, #277	@ 0x115
 80143cc:	495a      	ldr	r1, [pc, #360]	@ (8014538 <tcp_input+0x4b4>)
 80143ce:	4858      	ldr	r0, [pc, #352]	@ (8014530 <tcp_input+0x4ac>)
 80143d0:	f009 fa10 	bl	801d7f4 <iprintf>
      break;
 80143d4:	e009      	b.n	80143ea <tcp_input+0x366>
    }
    prev = pcb;
 80143d6:	69fb      	ldr	r3, [r7, #28]
 80143d8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80143da:	69fb      	ldr	r3, [r7, #28]
 80143dc:	68db      	ldr	r3, [r3, #12]
 80143de:	61fb      	str	r3, [r7, #28]
 80143e0:	69fb      	ldr	r3, [r7, #28]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	f47f af5e 	bne.w	80142a4 <tcp_input+0x220>
 80143e8:	e000      	b.n	80143ec <tcp_input+0x368>
      break;
 80143ea:	bf00      	nop
  }

  if (pcb == NULL) {
 80143ec:	69fb      	ldr	r3, [r7, #28]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	f040 80aa 	bne.w	8014548 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80143f4:	4b51      	ldr	r3, [pc, #324]	@ (801453c <tcp_input+0x4b8>)
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	61fb      	str	r3, [r7, #28]
 80143fa:	e03f      	b.n	801447c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80143fc:	69fb      	ldr	r3, [r7, #28]
 80143fe:	7d1b      	ldrb	r3, [r3, #20]
 8014400:	2b0a      	cmp	r3, #10
 8014402:	d006      	beq.n	8014412 <tcp_input+0x38e>
 8014404:	4b48      	ldr	r3, [pc, #288]	@ (8014528 <tcp_input+0x4a4>)
 8014406:	f240 121f 	movw	r2, #287	@ 0x11f
 801440a:	494d      	ldr	r1, [pc, #308]	@ (8014540 <tcp_input+0x4bc>)
 801440c:	4848      	ldr	r0, [pc, #288]	@ (8014530 <tcp_input+0x4ac>)
 801440e:	f009 f9f1 	bl	801d7f4 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014412:	69fb      	ldr	r3, [r7, #28]
 8014414:	7a1b      	ldrb	r3, [r3, #8]
 8014416:	2b00      	cmp	r3, #0
 8014418:	d009      	beq.n	801442e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801441a:	69fb      	ldr	r3, [r7, #28]
 801441c:	7a1a      	ldrb	r2, [r3, #8]
 801441e:	4b41      	ldr	r3, [pc, #260]	@ (8014524 <tcp_input+0x4a0>)
 8014420:	685b      	ldr	r3, [r3, #4]
 8014422:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014426:	3301      	adds	r3, #1
 8014428:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801442a:	429a      	cmp	r2, r3
 801442c:	d122      	bne.n	8014474 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801442e:	69fb      	ldr	r3, [r7, #28]
 8014430:	8b1a      	ldrh	r2, [r3, #24]
 8014432:	4b3b      	ldr	r3, [pc, #236]	@ (8014520 <tcp_input+0x49c>)
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	881b      	ldrh	r3, [r3, #0]
 8014438:	b29b      	uxth	r3, r3
 801443a:	429a      	cmp	r2, r3
 801443c:	d11b      	bne.n	8014476 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801443e:	69fb      	ldr	r3, [r7, #28]
 8014440:	8ada      	ldrh	r2, [r3, #22]
 8014442:	4b37      	ldr	r3, [pc, #220]	@ (8014520 <tcp_input+0x49c>)
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	885b      	ldrh	r3, [r3, #2]
 8014448:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801444a:	429a      	cmp	r2, r3
 801444c:	d113      	bne.n	8014476 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801444e:	69fb      	ldr	r3, [r7, #28]
 8014450:	685a      	ldr	r2, [r3, #4]
 8014452:	4b34      	ldr	r3, [pc, #208]	@ (8014524 <tcp_input+0x4a0>)
 8014454:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8014456:	429a      	cmp	r2, r3
 8014458:	d10d      	bne.n	8014476 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801445a:	69fb      	ldr	r3, [r7, #28]
 801445c:	681a      	ldr	r2, [r3, #0]
 801445e:	4b31      	ldr	r3, [pc, #196]	@ (8014524 <tcp_input+0x4a0>)
 8014460:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8014462:	429a      	cmp	r2, r3
 8014464:	d107      	bne.n	8014476 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8014466:	69f8      	ldr	r0, [r7, #28]
 8014468:	f000 fb56 	bl	8014b18 <tcp_timewait_input>
        }
        pbuf_free(p);
 801446c:	6878      	ldr	r0, [r7, #4]
 801446e:	f7fd ffc3 	bl	80123f8 <pbuf_free>
        return;
 8014472:	e1fd      	b.n	8014870 <tcp_input+0x7ec>
        continue;
 8014474:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014476:	69fb      	ldr	r3, [r7, #28]
 8014478:	68db      	ldr	r3, [r3, #12]
 801447a:	61fb      	str	r3, [r7, #28]
 801447c:	69fb      	ldr	r3, [r7, #28]
 801447e:	2b00      	cmp	r3, #0
 8014480:	d1bc      	bne.n	80143fc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8014482:	2300      	movs	r3, #0
 8014484:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8014486:	4b2f      	ldr	r3, [pc, #188]	@ (8014544 <tcp_input+0x4c0>)
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	617b      	str	r3, [r7, #20]
 801448c:	e02a      	b.n	80144e4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801448e:	697b      	ldr	r3, [r7, #20]
 8014490:	7a1b      	ldrb	r3, [r3, #8]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d00c      	beq.n	80144b0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8014496:	697b      	ldr	r3, [r7, #20]
 8014498:	7a1a      	ldrb	r2, [r3, #8]
 801449a:	4b22      	ldr	r3, [pc, #136]	@ (8014524 <tcp_input+0x4a0>)
 801449c:	685b      	ldr	r3, [r3, #4]
 801449e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80144a2:	3301      	adds	r3, #1
 80144a4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d002      	beq.n	80144b0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80144aa:	697b      	ldr	r3, [r7, #20]
 80144ac:	61bb      	str	r3, [r7, #24]
        continue;
 80144ae:	e016      	b.n	80144de <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80144b0:	697b      	ldr	r3, [r7, #20]
 80144b2:	8ada      	ldrh	r2, [r3, #22]
 80144b4:	4b1a      	ldr	r3, [pc, #104]	@ (8014520 <tcp_input+0x49c>)
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	885b      	ldrh	r3, [r3, #2]
 80144ba:	b29b      	uxth	r3, r3
 80144bc:	429a      	cmp	r2, r3
 80144be:	d10c      	bne.n	80144da <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80144c0:	697b      	ldr	r3, [r7, #20]
 80144c2:	681a      	ldr	r2, [r3, #0]
 80144c4:	4b17      	ldr	r3, [pc, #92]	@ (8014524 <tcp_input+0x4a0>)
 80144c6:	695b      	ldr	r3, [r3, #20]
 80144c8:	429a      	cmp	r2, r3
 80144ca:	d00f      	beq.n	80144ec <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80144cc:	697b      	ldr	r3, [r7, #20]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d00d      	beq.n	80144ee <tcp_input+0x46a>
 80144d2:	697b      	ldr	r3, [r7, #20]
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d009      	beq.n	80144ee <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80144da:	697b      	ldr	r3, [r7, #20]
 80144dc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80144de:	697b      	ldr	r3, [r7, #20]
 80144e0:	68db      	ldr	r3, [r3, #12]
 80144e2:	617b      	str	r3, [r7, #20]
 80144e4:	697b      	ldr	r3, [r7, #20]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d1d1      	bne.n	801448e <tcp_input+0x40a>
 80144ea:	e000      	b.n	80144ee <tcp_input+0x46a>
            break;
 80144ec:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80144ee:	697b      	ldr	r3, [r7, #20]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d029      	beq.n	8014548 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80144f4:	69bb      	ldr	r3, [r7, #24]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d00a      	beq.n	8014510 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80144fa:	697b      	ldr	r3, [r7, #20]
 80144fc:	68da      	ldr	r2, [r3, #12]
 80144fe:	69bb      	ldr	r3, [r7, #24]
 8014500:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8014502:	4b10      	ldr	r3, [pc, #64]	@ (8014544 <tcp_input+0x4c0>)
 8014504:	681a      	ldr	r2, [r3, #0]
 8014506:	697b      	ldr	r3, [r7, #20]
 8014508:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801450a:	4a0e      	ldr	r2, [pc, #56]	@ (8014544 <tcp_input+0x4c0>)
 801450c:	697b      	ldr	r3, [r7, #20]
 801450e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8014510:	6978      	ldr	r0, [r7, #20]
 8014512:	f000 fa03 	bl	801491c <tcp_listen_input>
      }
      pbuf_free(p);
 8014516:	6878      	ldr	r0, [r7, #4]
 8014518:	f7fd ff6e 	bl	80123f8 <pbuf_free>
      return;
 801451c:	e1a8      	b.n	8014870 <tcp_input+0x7ec>
 801451e:	bf00      	nop
 8014520:	2400cc5c 	.word	0x2400cc5c
 8014524:	24009b14 	.word	0x24009b14
 8014528:	08020cf4 	.word	0x08020cf4
 801452c:	08020e20 	.word	0x08020e20
 8014530:	08020d40 	.word	0x08020d40
 8014534:	2400cc40 	.word	0x2400cc40
 8014538:	08020e4c 	.word	0x08020e4c
 801453c:	2400cc44 	.word	0x2400cc44
 8014540:	08020e78 	.word	0x08020e78
 8014544:	2400cc3c 	.word	0x2400cc3c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8014548:	69fb      	ldr	r3, [r7, #28]
 801454a:	2b00      	cmp	r3, #0
 801454c:	f000 8158 	beq.w	8014800 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8014550:	4b95      	ldr	r3, [pc, #596]	@ (80147a8 <tcp_input+0x724>)
 8014552:	2200      	movs	r2, #0
 8014554:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	891a      	ldrh	r2, [r3, #8]
 801455a:	4b93      	ldr	r3, [pc, #588]	@ (80147a8 <tcp_input+0x724>)
 801455c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801455e:	4a92      	ldr	r2, [pc, #584]	@ (80147a8 <tcp_input+0x724>)
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8014564:	4b91      	ldr	r3, [pc, #580]	@ (80147ac <tcp_input+0x728>)
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	4a8f      	ldr	r2, [pc, #572]	@ (80147a8 <tcp_input+0x724>)
 801456a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801456c:	4b90      	ldr	r3, [pc, #576]	@ (80147b0 <tcp_input+0x72c>)
 801456e:	2200      	movs	r2, #0
 8014570:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8014572:	4b90      	ldr	r3, [pc, #576]	@ (80147b4 <tcp_input+0x730>)
 8014574:	2200      	movs	r2, #0
 8014576:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8014578:	4b8f      	ldr	r3, [pc, #572]	@ (80147b8 <tcp_input+0x734>)
 801457a:	2200      	movs	r2, #0
 801457c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801457e:	4b8f      	ldr	r3, [pc, #572]	@ (80147bc <tcp_input+0x738>)
 8014580:	781b      	ldrb	r3, [r3, #0]
 8014582:	f003 0308 	and.w	r3, r3, #8
 8014586:	2b00      	cmp	r3, #0
 8014588:	d006      	beq.n	8014598 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	7b5b      	ldrb	r3, [r3, #13]
 801458e:	f043 0301 	orr.w	r3, r3, #1
 8014592:	b2da      	uxtb	r2, r3
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8014598:	69fb      	ldr	r3, [r7, #28]
 801459a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801459c:	2b00      	cmp	r3, #0
 801459e:	d017      	beq.n	80145d0 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80145a0:	69f8      	ldr	r0, [r7, #28]
 80145a2:	f7ff f929 	bl	80137f8 <tcp_process_refused_data>
 80145a6:	4603      	mov	r3, r0
 80145a8:	f113 0f0d 	cmn.w	r3, #13
 80145ac:	d007      	beq.n	80145be <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80145ae:	69fb      	ldr	r3, [r7, #28]
 80145b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d00c      	beq.n	80145d0 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80145b6:	4b82      	ldr	r3, [pc, #520]	@ (80147c0 <tcp_input+0x73c>)
 80145b8:	881b      	ldrh	r3, [r3, #0]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d008      	beq.n	80145d0 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80145be:	69fb      	ldr	r3, [r7, #28]
 80145c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80145c2:	2b00      	cmp	r3, #0
 80145c4:	f040 80e3 	bne.w	801478e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80145c8:	69f8      	ldr	r0, [r7, #28]
 80145ca:	f003 f9a7 	bl	801791c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80145ce:	e0de      	b.n	801478e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80145d0:	4a7c      	ldr	r2, [pc, #496]	@ (80147c4 <tcp_input+0x740>)
 80145d2:	69fb      	ldr	r3, [r7, #28]
 80145d4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80145d6:	69f8      	ldr	r0, [r7, #28]
 80145d8:	f000 fb18 	bl	8014c0c <tcp_process>
 80145dc:	4603      	mov	r3, r0
 80145de:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80145e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80145e4:	f113 0f0d 	cmn.w	r3, #13
 80145e8:	f000 80d3 	beq.w	8014792 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80145ec:	4b71      	ldr	r3, [pc, #452]	@ (80147b4 <tcp_input+0x730>)
 80145ee:	781b      	ldrb	r3, [r3, #0]
 80145f0:	f003 0308 	and.w	r3, r3, #8
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d015      	beq.n	8014624 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80145f8:	69fb      	ldr	r3, [r7, #28]
 80145fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d008      	beq.n	8014614 <tcp_input+0x590>
 8014602:	69fb      	ldr	r3, [r7, #28]
 8014604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014608:	69fa      	ldr	r2, [r7, #28]
 801460a:	6912      	ldr	r2, [r2, #16]
 801460c:	f06f 010d 	mvn.w	r1, #13
 8014610:	4610      	mov	r0, r2
 8014612:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8014614:	69f9      	ldr	r1, [r7, #28]
 8014616:	486c      	ldr	r0, [pc, #432]	@ (80147c8 <tcp_input+0x744>)
 8014618:	f7ff fbbc 	bl	8013d94 <tcp_pcb_remove>
        tcp_free(pcb);
 801461c:	69f8      	ldr	r0, [r7, #28]
 801461e:	f7fe f9a7 	bl	8012970 <tcp_free>
 8014622:	e0da      	b.n	80147da <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8014624:	2300      	movs	r3, #0
 8014626:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8014628:	4b63      	ldr	r3, [pc, #396]	@ (80147b8 <tcp_input+0x734>)
 801462a:	881b      	ldrh	r3, [r3, #0]
 801462c:	2b00      	cmp	r3, #0
 801462e:	d01d      	beq.n	801466c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8014630:	4b61      	ldr	r3, [pc, #388]	@ (80147b8 <tcp_input+0x734>)
 8014632:	881b      	ldrh	r3, [r3, #0]
 8014634:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8014636:	69fb      	ldr	r3, [r7, #28]
 8014638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801463c:	2b00      	cmp	r3, #0
 801463e:	d00a      	beq.n	8014656 <tcp_input+0x5d2>
 8014640:	69fb      	ldr	r3, [r7, #28]
 8014642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8014646:	69fa      	ldr	r2, [r7, #28]
 8014648:	6910      	ldr	r0, [r2, #16]
 801464a:	89fa      	ldrh	r2, [r7, #14]
 801464c:	69f9      	ldr	r1, [r7, #28]
 801464e:	4798      	blx	r3
 8014650:	4603      	mov	r3, r0
 8014652:	74fb      	strb	r3, [r7, #19]
 8014654:	e001      	b.n	801465a <tcp_input+0x5d6>
 8014656:	2300      	movs	r3, #0
 8014658:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801465a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801465e:	f113 0f0d 	cmn.w	r3, #13
 8014662:	f000 8098 	beq.w	8014796 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8014666:	4b54      	ldr	r3, [pc, #336]	@ (80147b8 <tcp_input+0x734>)
 8014668:	2200      	movs	r2, #0
 801466a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801466c:	69f8      	ldr	r0, [r7, #28]
 801466e:	f000 f915 	bl	801489c <tcp_input_delayed_close>
 8014672:	4603      	mov	r3, r0
 8014674:	2b00      	cmp	r3, #0
 8014676:	f040 8090 	bne.w	801479a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801467a:	4b4d      	ldr	r3, [pc, #308]	@ (80147b0 <tcp_input+0x72c>)
 801467c:	681b      	ldr	r3, [r3, #0]
 801467e:	2b00      	cmp	r3, #0
 8014680:	d041      	beq.n	8014706 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8014682:	69fb      	ldr	r3, [r7, #28]
 8014684:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014686:	2b00      	cmp	r3, #0
 8014688:	d006      	beq.n	8014698 <tcp_input+0x614>
 801468a:	4b50      	ldr	r3, [pc, #320]	@ (80147cc <tcp_input+0x748>)
 801468c:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8014690:	494f      	ldr	r1, [pc, #316]	@ (80147d0 <tcp_input+0x74c>)
 8014692:	4850      	ldr	r0, [pc, #320]	@ (80147d4 <tcp_input+0x750>)
 8014694:	f009 f8ae 	bl	801d7f4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8014698:	69fb      	ldr	r3, [r7, #28]
 801469a:	8b5b      	ldrh	r3, [r3, #26]
 801469c:	f003 0310 	and.w	r3, r3, #16
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d008      	beq.n	80146b6 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80146a4:	4b42      	ldr	r3, [pc, #264]	@ (80147b0 <tcp_input+0x72c>)
 80146a6:	681b      	ldr	r3, [r3, #0]
 80146a8:	4618      	mov	r0, r3
 80146aa:	f7fd fea5 	bl	80123f8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80146ae:	69f8      	ldr	r0, [r7, #28]
 80146b0:	f7fe fc46 	bl	8012f40 <tcp_abort>
            goto aborted;
 80146b4:	e091      	b.n	80147da <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80146b6:	69fb      	ldr	r3, [r7, #28]
 80146b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d00c      	beq.n	80146da <tcp_input+0x656>
 80146c0:	69fb      	ldr	r3, [r7, #28]
 80146c2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80146c6:	69fb      	ldr	r3, [r7, #28]
 80146c8:	6918      	ldr	r0, [r3, #16]
 80146ca:	4b39      	ldr	r3, [pc, #228]	@ (80147b0 <tcp_input+0x72c>)
 80146cc:	681a      	ldr	r2, [r3, #0]
 80146ce:	2300      	movs	r3, #0
 80146d0:	69f9      	ldr	r1, [r7, #28]
 80146d2:	47a0      	blx	r4
 80146d4:	4603      	mov	r3, r0
 80146d6:	74fb      	strb	r3, [r7, #19]
 80146d8:	e008      	b.n	80146ec <tcp_input+0x668>
 80146da:	4b35      	ldr	r3, [pc, #212]	@ (80147b0 <tcp_input+0x72c>)
 80146dc:	681a      	ldr	r2, [r3, #0]
 80146de:	2300      	movs	r3, #0
 80146e0:	69f9      	ldr	r1, [r7, #28]
 80146e2:	2000      	movs	r0, #0
 80146e4:	f7ff f95e 	bl	80139a4 <tcp_recv_null>
 80146e8:	4603      	mov	r3, r0
 80146ea:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80146ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80146f0:	f113 0f0d 	cmn.w	r3, #13
 80146f4:	d053      	beq.n	801479e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80146f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d003      	beq.n	8014706 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80146fe:	4b2c      	ldr	r3, [pc, #176]	@ (80147b0 <tcp_input+0x72c>)
 8014700:	681a      	ldr	r2, [r3, #0]
 8014702:	69fb      	ldr	r3, [r7, #28]
 8014704:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8014706:	4b2b      	ldr	r3, [pc, #172]	@ (80147b4 <tcp_input+0x730>)
 8014708:	781b      	ldrb	r3, [r3, #0]
 801470a:	f003 0320 	and.w	r3, r3, #32
 801470e:	2b00      	cmp	r3, #0
 8014710:	d030      	beq.n	8014774 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8014712:	69fb      	ldr	r3, [r7, #28]
 8014714:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014716:	2b00      	cmp	r3, #0
 8014718:	d009      	beq.n	801472e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801471a:	69fb      	ldr	r3, [r7, #28]
 801471c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801471e:	7b5a      	ldrb	r2, [r3, #13]
 8014720:	69fb      	ldr	r3, [r7, #28]
 8014722:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014724:	f042 0220 	orr.w	r2, r2, #32
 8014728:	b2d2      	uxtb	r2, r2
 801472a:	735a      	strb	r2, [r3, #13]
 801472c:	e022      	b.n	8014774 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801472e:	69fb      	ldr	r3, [r7, #28]
 8014730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014732:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014736:	d005      	beq.n	8014744 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8014738:	69fb      	ldr	r3, [r7, #28]
 801473a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801473c:	3301      	adds	r3, #1
 801473e:	b29a      	uxth	r2, r3
 8014740:	69fb      	ldr	r3, [r7, #28]
 8014742:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8014744:	69fb      	ldr	r3, [r7, #28]
 8014746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801474a:	2b00      	cmp	r3, #0
 801474c:	d00b      	beq.n	8014766 <tcp_input+0x6e2>
 801474e:	69fb      	ldr	r3, [r7, #28]
 8014750:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014754:	69fb      	ldr	r3, [r7, #28]
 8014756:	6918      	ldr	r0, [r3, #16]
 8014758:	2300      	movs	r3, #0
 801475a:	2200      	movs	r2, #0
 801475c:	69f9      	ldr	r1, [r7, #28]
 801475e:	47a0      	blx	r4
 8014760:	4603      	mov	r3, r0
 8014762:	74fb      	strb	r3, [r7, #19]
 8014764:	e001      	b.n	801476a <tcp_input+0x6e6>
 8014766:	2300      	movs	r3, #0
 8014768:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801476a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801476e:	f113 0f0d 	cmn.w	r3, #13
 8014772:	d016      	beq.n	80147a2 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8014774:	4b13      	ldr	r3, [pc, #76]	@ (80147c4 <tcp_input+0x740>)
 8014776:	2200      	movs	r2, #0
 8014778:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801477a:	69f8      	ldr	r0, [r7, #28]
 801477c:	f000 f88e 	bl	801489c <tcp_input_delayed_close>
 8014780:	4603      	mov	r3, r0
 8014782:	2b00      	cmp	r3, #0
 8014784:	d128      	bne.n	80147d8 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8014786:	69f8      	ldr	r0, [r7, #28]
 8014788:	f002 fac2 	bl	8016d10 <tcp_output>
 801478c:	e025      	b.n	80147da <tcp_input+0x756>
        goto aborted;
 801478e:	bf00      	nop
 8014790:	e023      	b.n	80147da <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8014792:	bf00      	nop
 8014794:	e021      	b.n	80147da <tcp_input+0x756>
              goto aborted;
 8014796:	bf00      	nop
 8014798:	e01f      	b.n	80147da <tcp_input+0x756>
          goto aborted;
 801479a:	bf00      	nop
 801479c:	e01d      	b.n	80147da <tcp_input+0x756>
            goto aborted;
 801479e:	bf00      	nop
 80147a0:	e01b      	b.n	80147da <tcp_input+0x756>
              goto aborted;
 80147a2:	bf00      	nop
 80147a4:	e019      	b.n	80147da <tcp_input+0x756>
 80147a6:	bf00      	nop
 80147a8:	2400cc4c 	.word	0x2400cc4c
 80147ac:	2400cc5c 	.word	0x2400cc5c
 80147b0:	2400cc7c 	.word	0x2400cc7c
 80147b4:	2400cc79 	.word	0x2400cc79
 80147b8:	2400cc74 	.word	0x2400cc74
 80147bc:	2400cc78 	.word	0x2400cc78
 80147c0:	2400cc76 	.word	0x2400cc76
 80147c4:	2400cc80 	.word	0x2400cc80
 80147c8:	2400cc40 	.word	0x2400cc40
 80147cc:	08020cf4 	.word	0x08020cf4
 80147d0:	08020ea8 	.word	0x08020ea8
 80147d4:	08020d40 	.word	0x08020d40
          goto aborted;
 80147d8:	bf00      	nop
    tcp_input_pcb = NULL;
 80147da:	4b27      	ldr	r3, [pc, #156]	@ (8014878 <tcp_input+0x7f4>)
 80147dc:	2200      	movs	r2, #0
 80147de:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80147e0:	4b26      	ldr	r3, [pc, #152]	@ (801487c <tcp_input+0x7f8>)
 80147e2:	2200      	movs	r2, #0
 80147e4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80147e6:	4b26      	ldr	r3, [pc, #152]	@ (8014880 <tcp_input+0x7fc>)
 80147e8:	685b      	ldr	r3, [r3, #4]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d03f      	beq.n	801486e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80147ee:	4b24      	ldr	r3, [pc, #144]	@ (8014880 <tcp_input+0x7fc>)
 80147f0:	685b      	ldr	r3, [r3, #4]
 80147f2:	4618      	mov	r0, r3
 80147f4:	f7fd fe00 	bl	80123f8 <pbuf_free>
      inseg.p = NULL;
 80147f8:	4b21      	ldr	r3, [pc, #132]	@ (8014880 <tcp_input+0x7fc>)
 80147fa:	2200      	movs	r2, #0
 80147fc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80147fe:	e036      	b.n	801486e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8014800:	4b20      	ldr	r3, [pc, #128]	@ (8014884 <tcp_input+0x800>)
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	899b      	ldrh	r3, [r3, #12]
 8014806:	b29b      	uxth	r3, r3
 8014808:	4618      	mov	r0, r3
 801480a:	f7fc f93f 	bl	8010a8c <lwip_htons>
 801480e:	4603      	mov	r3, r0
 8014810:	b2db      	uxtb	r3, r3
 8014812:	f003 0304 	and.w	r3, r3, #4
 8014816:	2b00      	cmp	r3, #0
 8014818:	d118      	bne.n	801484c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801481a:	4b1b      	ldr	r3, [pc, #108]	@ (8014888 <tcp_input+0x804>)
 801481c:	6819      	ldr	r1, [r3, #0]
 801481e:	4b1b      	ldr	r3, [pc, #108]	@ (801488c <tcp_input+0x808>)
 8014820:	881b      	ldrh	r3, [r3, #0]
 8014822:	461a      	mov	r2, r3
 8014824:	4b1a      	ldr	r3, [pc, #104]	@ (8014890 <tcp_input+0x80c>)
 8014826:	681b      	ldr	r3, [r3, #0]
 8014828:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801482a:	4b16      	ldr	r3, [pc, #88]	@ (8014884 <tcp_input+0x800>)
 801482c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801482e:	885b      	ldrh	r3, [r3, #2]
 8014830:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014832:	4a14      	ldr	r2, [pc, #80]	@ (8014884 <tcp_input+0x800>)
 8014834:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014836:	8812      	ldrh	r2, [r2, #0]
 8014838:	b292      	uxth	r2, r2
 801483a:	9202      	str	r2, [sp, #8]
 801483c:	9301      	str	r3, [sp, #4]
 801483e:	4b15      	ldr	r3, [pc, #84]	@ (8014894 <tcp_input+0x810>)
 8014840:	9300      	str	r3, [sp, #0]
 8014842:	4b15      	ldr	r3, [pc, #84]	@ (8014898 <tcp_input+0x814>)
 8014844:	4602      	mov	r2, r0
 8014846:	2000      	movs	r0, #0
 8014848:	f003 f816 	bl	8017878 <tcp_rst>
    pbuf_free(p);
 801484c:	6878      	ldr	r0, [r7, #4]
 801484e:	f7fd fdd3 	bl	80123f8 <pbuf_free>
  return;
 8014852:	e00c      	b.n	801486e <tcp_input+0x7ea>
    goto dropped;
 8014854:	bf00      	nop
 8014856:	e006      	b.n	8014866 <tcp_input+0x7e2>
    goto dropped;
 8014858:	bf00      	nop
 801485a:	e004      	b.n	8014866 <tcp_input+0x7e2>
    goto dropped;
 801485c:	bf00      	nop
 801485e:	e002      	b.n	8014866 <tcp_input+0x7e2>
      goto dropped;
 8014860:	bf00      	nop
 8014862:	e000      	b.n	8014866 <tcp_input+0x7e2>
      goto dropped;
 8014864:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8014866:	6878      	ldr	r0, [r7, #4]
 8014868:	f7fd fdc6 	bl	80123f8 <pbuf_free>
 801486c:	e000      	b.n	8014870 <tcp_input+0x7ec>
  return;
 801486e:	bf00      	nop
}
 8014870:	3724      	adds	r7, #36	@ 0x24
 8014872:	46bd      	mov	sp, r7
 8014874:	bd90      	pop	{r4, r7, pc}
 8014876:	bf00      	nop
 8014878:	2400cc80 	.word	0x2400cc80
 801487c:	2400cc7c 	.word	0x2400cc7c
 8014880:	2400cc4c 	.word	0x2400cc4c
 8014884:	2400cc5c 	.word	0x2400cc5c
 8014888:	2400cc70 	.word	0x2400cc70
 801488c:	2400cc76 	.word	0x2400cc76
 8014890:	2400cc6c 	.word	0x2400cc6c
 8014894:	24009b24 	.word	0x24009b24
 8014898:	24009b28 	.word	0x24009b28

0801489c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b082      	sub	sp, #8
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d106      	bne.n	80148b8 <tcp_input_delayed_close+0x1c>
 80148aa:	4b17      	ldr	r3, [pc, #92]	@ (8014908 <tcp_input_delayed_close+0x6c>)
 80148ac:	f240 225a 	movw	r2, #602	@ 0x25a
 80148b0:	4916      	ldr	r1, [pc, #88]	@ (801490c <tcp_input_delayed_close+0x70>)
 80148b2:	4817      	ldr	r0, [pc, #92]	@ (8014910 <tcp_input_delayed_close+0x74>)
 80148b4:	f008 ff9e 	bl	801d7f4 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80148b8:	4b16      	ldr	r3, [pc, #88]	@ (8014914 <tcp_input_delayed_close+0x78>)
 80148ba:	781b      	ldrb	r3, [r3, #0]
 80148bc:	f003 0310 	and.w	r3, r3, #16
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d01c      	beq.n	80148fe <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	8b5b      	ldrh	r3, [r3, #26]
 80148c8:	f003 0310 	and.w	r3, r3, #16
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d10d      	bne.n	80148ec <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d008      	beq.n	80148ec <tcp_input_delayed_close+0x50>
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80148e0:	687a      	ldr	r2, [r7, #4]
 80148e2:	6912      	ldr	r2, [r2, #16]
 80148e4:	f06f 010e 	mvn.w	r1, #14
 80148e8:	4610      	mov	r0, r2
 80148ea:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80148ec:	6879      	ldr	r1, [r7, #4]
 80148ee:	480a      	ldr	r0, [pc, #40]	@ (8014918 <tcp_input_delayed_close+0x7c>)
 80148f0:	f7ff fa50 	bl	8013d94 <tcp_pcb_remove>
    tcp_free(pcb);
 80148f4:	6878      	ldr	r0, [r7, #4]
 80148f6:	f7fe f83b 	bl	8012970 <tcp_free>
    return 1;
 80148fa:	2301      	movs	r3, #1
 80148fc:	e000      	b.n	8014900 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80148fe:	2300      	movs	r3, #0
}
 8014900:	4618      	mov	r0, r3
 8014902:	3708      	adds	r7, #8
 8014904:	46bd      	mov	sp, r7
 8014906:	bd80      	pop	{r7, pc}
 8014908:	08020cf4 	.word	0x08020cf4
 801490c:	08020ec4 	.word	0x08020ec4
 8014910:	08020d40 	.word	0x08020d40
 8014914:	2400cc79 	.word	0x2400cc79
 8014918:	2400cc40 	.word	0x2400cc40

0801491c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801491c:	b590      	push	{r4, r7, lr}
 801491e:	b08b      	sub	sp, #44	@ 0x2c
 8014920:	af04      	add	r7, sp, #16
 8014922:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8014924:	4b6f      	ldr	r3, [pc, #444]	@ (8014ae4 <tcp_listen_input+0x1c8>)
 8014926:	781b      	ldrb	r3, [r3, #0]
 8014928:	f003 0304 	and.w	r3, r3, #4
 801492c:	2b00      	cmp	r3, #0
 801492e:	f040 80d2 	bne.w	8014ad6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d106      	bne.n	8014946 <tcp_listen_input+0x2a>
 8014938:	4b6b      	ldr	r3, [pc, #428]	@ (8014ae8 <tcp_listen_input+0x1cc>)
 801493a:	f240 2281 	movw	r2, #641	@ 0x281
 801493e:	496b      	ldr	r1, [pc, #428]	@ (8014aec <tcp_listen_input+0x1d0>)
 8014940:	486b      	ldr	r0, [pc, #428]	@ (8014af0 <tcp_listen_input+0x1d4>)
 8014942:	f008 ff57 	bl	801d7f4 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8014946:	4b67      	ldr	r3, [pc, #412]	@ (8014ae4 <tcp_listen_input+0x1c8>)
 8014948:	781b      	ldrb	r3, [r3, #0]
 801494a:	f003 0310 	and.w	r3, r3, #16
 801494e:	2b00      	cmp	r3, #0
 8014950:	d019      	beq.n	8014986 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014952:	4b68      	ldr	r3, [pc, #416]	@ (8014af4 <tcp_listen_input+0x1d8>)
 8014954:	6819      	ldr	r1, [r3, #0]
 8014956:	4b68      	ldr	r3, [pc, #416]	@ (8014af8 <tcp_listen_input+0x1dc>)
 8014958:	881b      	ldrh	r3, [r3, #0]
 801495a:	461a      	mov	r2, r3
 801495c:	4b67      	ldr	r3, [pc, #412]	@ (8014afc <tcp_listen_input+0x1e0>)
 801495e:	681b      	ldr	r3, [r3, #0]
 8014960:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014962:	4b67      	ldr	r3, [pc, #412]	@ (8014b00 <tcp_listen_input+0x1e4>)
 8014964:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014966:	885b      	ldrh	r3, [r3, #2]
 8014968:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801496a:	4a65      	ldr	r2, [pc, #404]	@ (8014b00 <tcp_listen_input+0x1e4>)
 801496c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801496e:	8812      	ldrh	r2, [r2, #0]
 8014970:	b292      	uxth	r2, r2
 8014972:	9202      	str	r2, [sp, #8]
 8014974:	9301      	str	r3, [sp, #4]
 8014976:	4b63      	ldr	r3, [pc, #396]	@ (8014b04 <tcp_listen_input+0x1e8>)
 8014978:	9300      	str	r3, [sp, #0]
 801497a:	4b63      	ldr	r3, [pc, #396]	@ (8014b08 <tcp_listen_input+0x1ec>)
 801497c:	4602      	mov	r2, r0
 801497e:	6878      	ldr	r0, [r7, #4]
 8014980:	f002 ff7a 	bl	8017878 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8014984:	e0a9      	b.n	8014ada <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8014986:	4b57      	ldr	r3, [pc, #348]	@ (8014ae4 <tcp_listen_input+0x1c8>)
 8014988:	781b      	ldrb	r3, [r3, #0]
 801498a:	f003 0302 	and.w	r3, r3, #2
 801498e:	2b00      	cmp	r3, #0
 8014990:	f000 80a3 	beq.w	8014ada <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	7d5b      	ldrb	r3, [r3, #21]
 8014998:	4618      	mov	r0, r3
 801499a:	f7ff f927 	bl	8013bec <tcp_alloc>
 801499e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80149a0:	697b      	ldr	r3, [r7, #20]
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d111      	bne.n	80149ca <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	699b      	ldr	r3, [r3, #24]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d00a      	beq.n	80149c4 <tcp_listen_input+0xa8>
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	699b      	ldr	r3, [r3, #24]
 80149b2:	687a      	ldr	r2, [r7, #4]
 80149b4:	6910      	ldr	r0, [r2, #16]
 80149b6:	f04f 32ff 	mov.w	r2, #4294967295
 80149ba:	2100      	movs	r1, #0
 80149bc:	4798      	blx	r3
 80149be:	4603      	mov	r3, r0
 80149c0:	73bb      	strb	r3, [r7, #14]
      return;
 80149c2:	e08b      	b.n	8014adc <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80149c4:	23f0      	movs	r3, #240	@ 0xf0
 80149c6:	73bb      	strb	r3, [r7, #14]
      return;
 80149c8:	e088      	b.n	8014adc <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80149ca:	4b50      	ldr	r3, [pc, #320]	@ (8014b0c <tcp_listen_input+0x1f0>)
 80149cc:	695a      	ldr	r2, [r3, #20]
 80149ce:	697b      	ldr	r3, [r7, #20]
 80149d0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80149d2:	4b4e      	ldr	r3, [pc, #312]	@ (8014b0c <tcp_listen_input+0x1f0>)
 80149d4:	691a      	ldr	r2, [r3, #16]
 80149d6:	697b      	ldr	r3, [r7, #20]
 80149d8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	8ada      	ldrh	r2, [r3, #22]
 80149de:	697b      	ldr	r3, [r7, #20]
 80149e0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80149e2:	4b47      	ldr	r3, [pc, #284]	@ (8014b00 <tcp_listen_input+0x1e4>)
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	881b      	ldrh	r3, [r3, #0]
 80149e8:	b29a      	uxth	r2, r3
 80149ea:	697b      	ldr	r3, [r7, #20]
 80149ec:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80149ee:	697b      	ldr	r3, [r7, #20]
 80149f0:	2203      	movs	r2, #3
 80149f2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80149f4:	4b41      	ldr	r3, [pc, #260]	@ (8014afc <tcp_listen_input+0x1e0>)
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	1c5a      	adds	r2, r3, #1
 80149fa:	697b      	ldr	r3, [r7, #20]
 80149fc:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80149fe:	697b      	ldr	r3, [r7, #20]
 8014a00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a02:	697b      	ldr	r3, [r7, #20]
 8014a04:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8014a06:	6978      	ldr	r0, [r7, #20]
 8014a08:	f7ff fa58 	bl	8013ebc <tcp_next_iss>
 8014a0c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8014a0e:	697b      	ldr	r3, [r7, #20]
 8014a10:	693a      	ldr	r2, [r7, #16]
 8014a12:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8014a14:	697b      	ldr	r3, [r7, #20]
 8014a16:	693a      	ldr	r2, [r7, #16]
 8014a18:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8014a1a:	697b      	ldr	r3, [r7, #20]
 8014a1c:	693a      	ldr	r2, [r7, #16]
 8014a1e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8014a20:	697b      	ldr	r3, [r7, #20]
 8014a22:	693a      	ldr	r2, [r7, #16]
 8014a24:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8014a26:	4b35      	ldr	r3, [pc, #212]	@ (8014afc <tcp_listen_input+0x1e0>)
 8014a28:	681b      	ldr	r3, [r3, #0]
 8014a2a:	1e5a      	subs	r2, r3, #1
 8014a2c:	697b      	ldr	r3, [r7, #20]
 8014a2e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	691a      	ldr	r2, [r3, #16]
 8014a34:	697b      	ldr	r3, [r7, #20]
 8014a36:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8014a38:	697b      	ldr	r3, [r7, #20]
 8014a3a:	687a      	ldr	r2, [r7, #4]
 8014a3c:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	7a5b      	ldrb	r3, [r3, #9]
 8014a42:	f003 030c 	and.w	r3, r3, #12
 8014a46:	b2da      	uxtb	r2, r3
 8014a48:	697b      	ldr	r3, [r7, #20]
 8014a4a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	7a1a      	ldrb	r2, [r3, #8]
 8014a50:	697b      	ldr	r3, [r7, #20]
 8014a52:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8014a54:	4b2e      	ldr	r3, [pc, #184]	@ (8014b10 <tcp_listen_input+0x1f4>)
 8014a56:	681a      	ldr	r2, [r3, #0]
 8014a58:	697b      	ldr	r3, [r7, #20]
 8014a5a:	60da      	str	r2, [r3, #12]
 8014a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8014b10 <tcp_listen_input+0x1f4>)
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	6013      	str	r3, [r2, #0]
 8014a62:	f003 f8cb 	bl	8017bfc <tcp_timer_needed>
 8014a66:	4b2b      	ldr	r3, [pc, #172]	@ (8014b14 <tcp_listen_input+0x1f8>)
 8014a68:	2201      	movs	r2, #1
 8014a6a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8014a6c:	6978      	ldr	r0, [r7, #20]
 8014a6e:	f001 fd8b 	bl	8016588 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8014a72:	4b23      	ldr	r3, [pc, #140]	@ (8014b00 <tcp_listen_input+0x1e4>)
 8014a74:	681b      	ldr	r3, [r3, #0]
 8014a76:	89db      	ldrh	r3, [r3, #14]
 8014a78:	b29a      	uxth	r2, r3
 8014a7a:	697b      	ldr	r3, [r7, #20]
 8014a7c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8014a80:	697b      	ldr	r3, [r7, #20]
 8014a82:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014a86:	697b      	ldr	r3, [r7, #20]
 8014a88:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8014a8c:	697b      	ldr	r3, [r7, #20]
 8014a8e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8014a90:	697b      	ldr	r3, [r7, #20]
 8014a92:	3304      	adds	r3, #4
 8014a94:	4618      	mov	r0, r3
 8014a96:	f006 fe79 	bl	801b78c <ip4_route>
 8014a9a:	4601      	mov	r1, r0
 8014a9c:	697b      	ldr	r3, [r7, #20]
 8014a9e:	3304      	adds	r3, #4
 8014aa0:	461a      	mov	r2, r3
 8014aa2:	4620      	mov	r0, r4
 8014aa4:	f7ff fa30 	bl	8013f08 <tcp_eff_send_mss_netif>
 8014aa8:	4603      	mov	r3, r0
 8014aaa:	461a      	mov	r2, r3
 8014aac:	697b      	ldr	r3, [r7, #20]
 8014aae:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8014ab0:	2112      	movs	r1, #18
 8014ab2:	6978      	ldr	r0, [r7, #20]
 8014ab4:	f002 f83e 	bl	8016b34 <tcp_enqueue_flags>
 8014ab8:	4603      	mov	r3, r0
 8014aba:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8014abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d004      	beq.n	8014ace <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8014ac4:	2100      	movs	r1, #0
 8014ac6:	6978      	ldr	r0, [r7, #20]
 8014ac8:	f7fe f97c 	bl	8012dc4 <tcp_abandon>
      return;
 8014acc:	e006      	b.n	8014adc <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8014ace:	6978      	ldr	r0, [r7, #20]
 8014ad0:	f002 f91e 	bl	8016d10 <tcp_output>
  return;
 8014ad4:	e001      	b.n	8014ada <tcp_listen_input+0x1be>
    return;
 8014ad6:	bf00      	nop
 8014ad8:	e000      	b.n	8014adc <tcp_listen_input+0x1c0>
  return;
 8014ada:	bf00      	nop
}
 8014adc:	371c      	adds	r7, #28
 8014ade:	46bd      	mov	sp, r7
 8014ae0:	bd90      	pop	{r4, r7, pc}
 8014ae2:	bf00      	nop
 8014ae4:	2400cc78 	.word	0x2400cc78
 8014ae8:	08020cf4 	.word	0x08020cf4
 8014aec:	08020eec 	.word	0x08020eec
 8014af0:	08020d40 	.word	0x08020d40
 8014af4:	2400cc70 	.word	0x2400cc70
 8014af8:	2400cc76 	.word	0x2400cc76
 8014afc:	2400cc6c 	.word	0x2400cc6c
 8014b00:	2400cc5c 	.word	0x2400cc5c
 8014b04:	24009b24 	.word	0x24009b24
 8014b08:	24009b28 	.word	0x24009b28
 8014b0c:	24009b14 	.word	0x24009b14
 8014b10:	2400cc40 	.word	0x2400cc40
 8014b14:	2400cc48 	.word	0x2400cc48

08014b18 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b086      	sub	sp, #24
 8014b1c:	af04      	add	r7, sp, #16
 8014b1e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8014b20:	4b2f      	ldr	r3, [pc, #188]	@ (8014be0 <tcp_timewait_input+0xc8>)
 8014b22:	781b      	ldrb	r3, [r3, #0]
 8014b24:	f003 0304 	and.w	r3, r3, #4
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d153      	bne.n	8014bd4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	2b00      	cmp	r3, #0
 8014b30:	d106      	bne.n	8014b40 <tcp_timewait_input+0x28>
 8014b32:	4b2c      	ldr	r3, [pc, #176]	@ (8014be4 <tcp_timewait_input+0xcc>)
 8014b34:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8014b38:	492b      	ldr	r1, [pc, #172]	@ (8014be8 <tcp_timewait_input+0xd0>)
 8014b3a:	482c      	ldr	r0, [pc, #176]	@ (8014bec <tcp_timewait_input+0xd4>)
 8014b3c:	f008 fe5a 	bl	801d7f4 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8014b40:	4b27      	ldr	r3, [pc, #156]	@ (8014be0 <tcp_timewait_input+0xc8>)
 8014b42:	781b      	ldrb	r3, [r3, #0]
 8014b44:	f003 0302 	and.w	r3, r3, #2
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d02a      	beq.n	8014ba2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8014b4c:	4b28      	ldr	r3, [pc, #160]	@ (8014bf0 <tcp_timewait_input+0xd8>)
 8014b4e:	681a      	ldr	r2, [r3, #0]
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b54:	1ad3      	subs	r3, r2, r3
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	db2d      	blt.n	8014bb6 <tcp_timewait_input+0x9e>
 8014b5a:	4b25      	ldr	r3, [pc, #148]	@ (8014bf0 <tcp_timewait_input+0xd8>)
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b62:	6879      	ldr	r1, [r7, #4]
 8014b64:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014b66:	440b      	add	r3, r1
 8014b68:	1ad3      	subs	r3, r2, r3
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	dc23      	bgt.n	8014bb6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014b6e:	4b21      	ldr	r3, [pc, #132]	@ (8014bf4 <tcp_timewait_input+0xdc>)
 8014b70:	6819      	ldr	r1, [r3, #0]
 8014b72:	4b21      	ldr	r3, [pc, #132]	@ (8014bf8 <tcp_timewait_input+0xe0>)
 8014b74:	881b      	ldrh	r3, [r3, #0]
 8014b76:	461a      	mov	r2, r3
 8014b78:	4b1d      	ldr	r3, [pc, #116]	@ (8014bf0 <tcp_timewait_input+0xd8>)
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8014bfc <tcp_timewait_input+0xe4>)
 8014b80:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014b82:	885b      	ldrh	r3, [r3, #2]
 8014b84:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014b86:	4a1d      	ldr	r2, [pc, #116]	@ (8014bfc <tcp_timewait_input+0xe4>)
 8014b88:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014b8a:	8812      	ldrh	r2, [r2, #0]
 8014b8c:	b292      	uxth	r2, r2
 8014b8e:	9202      	str	r2, [sp, #8]
 8014b90:	9301      	str	r3, [sp, #4]
 8014b92:	4b1b      	ldr	r3, [pc, #108]	@ (8014c00 <tcp_timewait_input+0xe8>)
 8014b94:	9300      	str	r3, [sp, #0]
 8014b96:	4b1b      	ldr	r3, [pc, #108]	@ (8014c04 <tcp_timewait_input+0xec>)
 8014b98:	4602      	mov	r2, r0
 8014b9a:	6878      	ldr	r0, [r7, #4]
 8014b9c:	f002 fe6c 	bl	8017878 <tcp_rst>
      return;
 8014ba0:	e01b      	b.n	8014bda <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8014ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8014be0 <tcp_timewait_input+0xc8>)
 8014ba4:	781b      	ldrb	r3, [r3, #0]
 8014ba6:	f003 0301 	and.w	r3, r3, #1
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d003      	beq.n	8014bb6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8014bae:	4b16      	ldr	r3, [pc, #88]	@ (8014c08 <tcp_timewait_input+0xf0>)
 8014bb0:	681a      	ldr	r2, [r3, #0]
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8014bb6:	4b10      	ldr	r3, [pc, #64]	@ (8014bf8 <tcp_timewait_input+0xe0>)
 8014bb8:	881b      	ldrh	r3, [r3, #0]
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d00c      	beq.n	8014bd8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	8b5b      	ldrh	r3, [r3, #26]
 8014bc2:	f043 0302 	orr.w	r3, r3, #2
 8014bc6:	b29a      	uxth	r2, r3
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014bcc:	6878      	ldr	r0, [r7, #4]
 8014bce:	f002 f89f 	bl	8016d10 <tcp_output>
  }
  return;
 8014bd2:	e001      	b.n	8014bd8 <tcp_timewait_input+0xc0>
    return;
 8014bd4:	bf00      	nop
 8014bd6:	e000      	b.n	8014bda <tcp_timewait_input+0xc2>
  return;
 8014bd8:	bf00      	nop
}
 8014bda:	3708      	adds	r7, #8
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	bd80      	pop	{r7, pc}
 8014be0:	2400cc78 	.word	0x2400cc78
 8014be4:	08020cf4 	.word	0x08020cf4
 8014be8:	08020f0c 	.word	0x08020f0c
 8014bec:	08020d40 	.word	0x08020d40
 8014bf0:	2400cc6c 	.word	0x2400cc6c
 8014bf4:	2400cc70 	.word	0x2400cc70
 8014bf8:	2400cc76 	.word	0x2400cc76
 8014bfc:	2400cc5c 	.word	0x2400cc5c
 8014c00:	24009b24 	.word	0x24009b24
 8014c04:	24009b28 	.word	0x24009b28
 8014c08:	2400cc34 	.word	0x2400cc34

08014c0c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8014c0c:	b590      	push	{r4, r7, lr}
 8014c0e:	b08d      	sub	sp, #52	@ 0x34
 8014c10:	af04      	add	r7, sp, #16
 8014c12:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8014c14:	2300      	movs	r3, #0
 8014c16:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8014c18:	2300      	movs	r3, #0
 8014c1a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d106      	bne.n	8014c30 <tcp_process+0x24>
 8014c22:	4b9d      	ldr	r3, [pc, #628]	@ (8014e98 <tcp_process+0x28c>)
 8014c24:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8014c28:	499c      	ldr	r1, [pc, #624]	@ (8014e9c <tcp_process+0x290>)
 8014c2a:	489d      	ldr	r0, [pc, #628]	@ (8014ea0 <tcp_process+0x294>)
 8014c2c:	f008 fde2 	bl	801d7f4 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8014c30:	4b9c      	ldr	r3, [pc, #624]	@ (8014ea4 <tcp_process+0x298>)
 8014c32:	781b      	ldrb	r3, [r3, #0]
 8014c34:	f003 0304 	and.w	r3, r3, #4
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d04e      	beq.n	8014cda <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	7d1b      	ldrb	r3, [r3, #20]
 8014c40:	2b02      	cmp	r3, #2
 8014c42:	d108      	bne.n	8014c56 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014c48:	4b97      	ldr	r3, [pc, #604]	@ (8014ea8 <tcp_process+0x29c>)
 8014c4a:	681b      	ldr	r3, [r3, #0]
 8014c4c:	429a      	cmp	r2, r3
 8014c4e:	d123      	bne.n	8014c98 <tcp_process+0x8c>
        acceptable = 1;
 8014c50:	2301      	movs	r3, #1
 8014c52:	76fb      	strb	r3, [r7, #27]
 8014c54:	e020      	b.n	8014c98 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014c5a:	4b94      	ldr	r3, [pc, #592]	@ (8014eac <tcp_process+0x2a0>)
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	429a      	cmp	r2, r3
 8014c60:	d102      	bne.n	8014c68 <tcp_process+0x5c>
        acceptable = 1;
 8014c62:	2301      	movs	r3, #1
 8014c64:	76fb      	strb	r3, [r7, #27]
 8014c66:	e017      	b.n	8014c98 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014c68:	4b90      	ldr	r3, [pc, #576]	@ (8014eac <tcp_process+0x2a0>)
 8014c6a:	681a      	ldr	r2, [r3, #0]
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c70:	1ad3      	subs	r3, r2, r3
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	db10      	blt.n	8014c98 <tcp_process+0x8c>
 8014c76:	4b8d      	ldr	r3, [pc, #564]	@ (8014eac <tcp_process+0x2a0>)
 8014c78:	681a      	ldr	r2, [r3, #0]
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c7e:	6879      	ldr	r1, [r7, #4]
 8014c80:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014c82:	440b      	add	r3, r1
 8014c84:	1ad3      	subs	r3, r2, r3
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	dc06      	bgt.n	8014c98 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	8b5b      	ldrh	r3, [r3, #26]
 8014c8e:	f043 0302 	orr.w	r3, r3, #2
 8014c92:	b29a      	uxth	r2, r3
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8014c98:	7efb      	ldrb	r3, [r7, #27]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d01b      	beq.n	8014cd6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	7d1b      	ldrb	r3, [r3, #20]
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d106      	bne.n	8014cb4 <tcp_process+0xa8>
 8014ca6:	4b7c      	ldr	r3, [pc, #496]	@ (8014e98 <tcp_process+0x28c>)
 8014ca8:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8014cac:	4980      	ldr	r1, [pc, #512]	@ (8014eb0 <tcp_process+0x2a4>)
 8014cae:	487c      	ldr	r0, [pc, #496]	@ (8014ea0 <tcp_process+0x294>)
 8014cb0:	f008 fda0 	bl	801d7f4 <iprintf>
      recv_flags |= TF_RESET;
 8014cb4:	4b7f      	ldr	r3, [pc, #508]	@ (8014eb4 <tcp_process+0x2a8>)
 8014cb6:	781b      	ldrb	r3, [r3, #0]
 8014cb8:	f043 0308 	orr.w	r3, r3, #8
 8014cbc:	b2da      	uxtb	r2, r3
 8014cbe:	4b7d      	ldr	r3, [pc, #500]	@ (8014eb4 <tcp_process+0x2a8>)
 8014cc0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	8b5b      	ldrh	r3, [r3, #26]
 8014cc6:	f023 0301 	bic.w	r3, r3, #1
 8014cca:	b29a      	uxth	r2, r3
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8014cd0:	f06f 030d 	mvn.w	r3, #13
 8014cd4:	e37a      	b.n	80153cc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8014cd6:	2300      	movs	r3, #0
 8014cd8:	e378      	b.n	80153cc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8014cda:	4b72      	ldr	r3, [pc, #456]	@ (8014ea4 <tcp_process+0x298>)
 8014cdc:	781b      	ldrb	r3, [r3, #0]
 8014cde:	f003 0302 	and.w	r3, r3, #2
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d010      	beq.n	8014d08 <tcp_process+0xfc>
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	7d1b      	ldrb	r3, [r3, #20]
 8014cea:	2b02      	cmp	r3, #2
 8014cec:	d00c      	beq.n	8014d08 <tcp_process+0xfc>
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	7d1b      	ldrb	r3, [r3, #20]
 8014cf2:	2b03      	cmp	r3, #3
 8014cf4:	d008      	beq.n	8014d08 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	8b5b      	ldrh	r3, [r3, #26]
 8014cfa:	f043 0302 	orr.w	r3, r3, #2
 8014cfe:	b29a      	uxth	r2, r3
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8014d04:	2300      	movs	r3, #0
 8014d06:	e361      	b.n	80153cc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	8b5b      	ldrh	r3, [r3, #26]
 8014d0c:	f003 0310 	and.w	r3, r3, #16
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	d103      	bne.n	8014d1c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8014d14:	4b68      	ldr	r3, [pc, #416]	@ (8014eb8 <tcp_process+0x2ac>)
 8014d16:	681a      	ldr	r2, [r3, #0]
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	2200      	movs	r2, #0
 8014d20:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	2200      	movs	r2, #0
 8014d28:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8014d2c:	6878      	ldr	r0, [r7, #4]
 8014d2e:	f001 fc2b 	bl	8016588 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	7d1b      	ldrb	r3, [r3, #20]
 8014d36:	3b02      	subs	r3, #2
 8014d38:	2b07      	cmp	r3, #7
 8014d3a:	f200 8337 	bhi.w	80153ac <tcp_process+0x7a0>
 8014d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8014d44 <tcp_process+0x138>)
 8014d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d44:	08014d65 	.word	0x08014d65
 8014d48:	08014f95 	.word	0x08014f95
 8014d4c:	0801510d 	.word	0x0801510d
 8014d50:	08015137 	.word	0x08015137
 8014d54:	0801525b 	.word	0x0801525b
 8014d58:	0801510d 	.word	0x0801510d
 8014d5c:	080152e7 	.word	0x080152e7
 8014d60:	08015377 	.word	0x08015377
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8014d64:	4b4f      	ldr	r3, [pc, #316]	@ (8014ea4 <tcp_process+0x298>)
 8014d66:	781b      	ldrb	r3, [r3, #0]
 8014d68:	f003 0310 	and.w	r3, r3, #16
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	f000 80e4 	beq.w	8014f3a <tcp_process+0x32e>
 8014d72:	4b4c      	ldr	r3, [pc, #304]	@ (8014ea4 <tcp_process+0x298>)
 8014d74:	781b      	ldrb	r3, [r3, #0]
 8014d76:	f003 0302 	and.w	r3, r3, #2
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	f000 80dd 	beq.w	8014f3a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014d84:	1c5a      	adds	r2, r3, #1
 8014d86:	4b48      	ldr	r3, [pc, #288]	@ (8014ea8 <tcp_process+0x29c>)
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	429a      	cmp	r2, r3
 8014d8c:	f040 80d5 	bne.w	8014f3a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8014d90:	4b46      	ldr	r3, [pc, #280]	@ (8014eac <tcp_process+0x2a0>)
 8014d92:	681b      	ldr	r3, [r3, #0]
 8014d94:	1c5a      	adds	r2, r3, #1
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8014da2:	4b41      	ldr	r3, [pc, #260]	@ (8014ea8 <tcp_process+0x29c>)
 8014da4:	681a      	ldr	r2, [r3, #0]
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8014daa:	4b44      	ldr	r3, [pc, #272]	@ (8014ebc <tcp_process+0x2b0>)
 8014dac:	681b      	ldr	r3, [r3, #0]
 8014dae:	89db      	ldrh	r3, [r3, #14]
 8014db0:	b29a      	uxth	r2, r3
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8014dc4:	4b39      	ldr	r3, [pc, #228]	@ (8014eac <tcp_process+0x2a0>)
 8014dc6:	681b      	ldr	r3, [r3, #0]
 8014dc8:	1e5a      	subs	r2, r3, #1
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	2204      	movs	r2, #4
 8014dd2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	3304      	adds	r3, #4
 8014ddc:	4618      	mov	r0, r3
 8014dde:	f006 fcd5 	bl	801b78c <ip4_route>
 8014de2:	4601      	mov	r1, r0
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	3304      	adds	r3, #4
 8014de8:	461a      	mov	r2, r3
 8014dea:	4620      	mov	r0, r4
 8014dec:	f7ff f88c 	bl	8013f08 <tcp_eff_send_mss_netif>
 8014df0:	4603      	mov	r3, r0
 8014df2:	461a      	mov	r2, r3
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014dfc:	009a      	lsls	r2, r3, #2
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014e02:	005b      	lsls	r3, r3, #1
 8014e04:	f241 111c 	movw	r1, #4380	@ 0x111c
 8014e08:	428b      	cmp	r3, r1
 8014e0a:	bf38      	it	cc
 8014e0c:	460b      	movcc	r3, r1
 8014e0e:	429a      	cmp	r2, r3
 8014e10:	d204      	bcs.n	8014e1c <tcp_process+0x210>
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014e16:	009b      	lsls	r3, r3, #2
 8014e18:	b29b      	uxth	r3, r3
 8014e1a:	e00d      	b.n	8014e38 <tcp_process+0x22c>
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014e20:	005b      	lsls	r3, r3, #1
 8014e22:	f241 121c 	movw	r2, #4380	@ 0x111c
 8014e26:	4293      	cmp	r3, r2
 8014e28:	d904      	bls.n	8014e34 <tcp_process+0x228>
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014e2e:	005b      	lsls	r3, r3, #1
 8014e30:	b29b      	uxth	r3, r3
 8014e32:	e001      	b.n	8014e38 <tcp_process+0x22c>
 8014e34:	f241 131c 	movw	r3, #4380	@ 0x111c
 8014e38:	687a      	ldr	r2, [r7, #4]
 8014e3a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d106      	bne.n	8014e56 <tcp_process+0x24a>
 8014e48:	4b13      	ldr	r3, [pc, #76]	@ (8014e98 <tcp_process+0x28c>)
 8014e4a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8014e4e:	491c      	ldr	r1, [pc, #112]	@ (8014ec0 <tcp_process+0x2b4>)
 8014e50:	4813      	ldr	r0, [pc, #76]	@ (8014ea0 <tcp_process+0x294>)
 8014e52:	f008 fccf 	bl	801d7f4 <iprintf>
        --pcb->snd_queuelen;
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014e5c:	3b01      	subs	r3, #1
 8014e5e:	b29a      	uxth	r2, r3
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014e6a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8014e6c:	69fb      	ldr	r3, [r7, #28]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d12a      	bne.n	8014ec8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014e76:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8014e78:	69fb      	ldr	r3, [r7, #28]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d106      	bne.n	8014e8c <tcp_process+0x280>
 8014e7e:	4b06      	ldr	r3, [pc, #24]	@ (8014e98 <tcp_process+0x28c>)
 8014e80:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8014e84:	490f      	ldr	r1, [pc, #60]	@ (8014ec4 <tcp_process+0x2b8>)
 8014e86:	4806      	ldr	r0, [pc, #24]	@ (8014ea0 <tcp_process+0x294>)
 8014e88:	f008 fcb4 	bl	801d7f4 <iprintf>
          pcb->unsent = rseg->next;
 8014e8c:	69fb      	ldr	r3, [r7, #28]
 8014e8e:	681a      	ldr	r2, [r3, #0]
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	66da      	str	r2, [r3, #108]	@ 0x6c
 8014e94:	e01c      	b.n	8014ed0 <tcp_process+0x2c4>
 8014e96:	bf00      	nop
 8014e98:	08020cf4 	.word	0x08020cf4
 8014e9c:	08020f2c 	.word	0x08020f2c
 8014ea0:	08020d40 	.word	0x08020d40
 8014ea4:	2400cc78 	.word	0x2400cc78
 8014ea8:	2400cc70 	.word	0x2400cc70
 8014eac:	2400cc6c 	.word	0x2400cc6c
 8014eb0:	08020f48 	.word	0x08020f48
 8014eb4:	2400cc79 	.word	0x2400cc79
 8014eb8:	2400cc34 	.word	0x2400cc34
 8014ebc:	2400cc5c 	.word	0x2400cc5c
 8014ec0:	08020f68 	.word	0x08020f68
 8014ec4:	08020f80 	.word	0x08020f80
        } else {
          pcb->unacked = rseg->next;
 8014ec8:	69fb      	ldr	r3, [r7, #28]
 8014eca:	681a      	ldr	r2, [r3, #0]
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8014ed0:	69f8      	ldr	r0, [r7, #28]
 8014ed2:	f7fe fd22 	bl	801391a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d104      	bne.n	8014ee8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014ee4:	861a      	strh	r2, [r3, #48]	@ 0x30
 8014ee6:	e006      	b.n	8014ef6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	2200      	movs	r2, #0
 8014eec:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	2200      	movs	r2, #0
 8014ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d00a      	beq.n	8014f16 <tcp_process+0x30a>
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014f06:	687a      	ldr	r2, [r7, #4]
 8014f08:	6910      	ldr	r0, [r2, #16]
 8014f0a:	2200      	movs	r2, #0
 8014f0c:	6879      	ldr	r1, [r7, #4]
 8014f0e:	4798      	blx	r3
 8014f10:	4603      	mov	r3, r0
 8014f12:	76bb      	strb	r3, [r7, #26]
 8014f14:	e001      	b.n	8014f1a <tcp_process+0x30e>
 8014f16:	2300      	movs	r3, #0
 8014f18:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8014f1a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014f1e:	f113 0f0d 	cmn.w	r3, #13
 8014f22:	d102      	bne.n	8014f2a <tcp_process+0x31e>
          return ERR_ABRT;
 8014f24:	f06f 030c 	mvn.w	r3, #12
 8014f28:	e250      	b.n	80153cc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	8b5b      	ldrh	r3, [r3, #26]
 8014f2e:	f043 0302 	orr.w	r3, r3, #2
 8014f32:	b29a      	uxth	r2, r3
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8014f38:	e23a      	b.n	80153b0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8014f3a:	4b98      	ldr	r3, [pc, #608]	@ (801519c <tcp_process+0x590>)
 8014f3c:	781b      	ldrb	r3, [r3, #0]
 8014f3e:	f003 0310 	and.w	r3, r3, #16
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	f000 8234 	beq.w	80153b0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014f48:	4b95      	ldr	r3, [pc, #596]	@ (80151a0 <tcp_process+0x594>)
 8014f4a:	6819      	ldr	r1, [r3, #0]
 8014f4c:	4b95      	ldr	r3, [pc, #596]	@ (80151a4 <tcp_process+0x598>)
 8014f4e:	881b      	ldrh	r3, [r3, #0]
 8014f50:	461a      	mov	r2, r3
 8014f52:	4b95      	ldr	r3, [pc, #596]	@ (80151a8 <tcp_process+0x59c>)
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014f58:	4b94      	ldr	r3, [pc, #592]	@ (80151ac <tcp_process+0x5a0>)
 8014f5a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014f5c:	885b      	ldrh	r3, [r3, #2]
 8014f5e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014f60:	4a92      	ldr	r2, [pc, #584]	@ (80151ac <tcp_process+0x5a0>)
 8014f62:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014f64:	8812      	ldrh	r2, [r2, #0]
 8014f66:	b292      	uxth	r2, r2
 8014f68:	9202      	str	r2, [sp, #8]
 8014f6a:	9301      	str	r3, [sp, #4]
 8014f6c:	4b90      	ldr	r3, [pc, #576]	@ (80151b0 <tcp_process+0x5a4>)
 8014f6e:	9300      	str	r3, [sp, #0]
 8014f70:	4b90      	ldr	r3, [pc, #576]	@ (80151b4 <tcp_process+0x5a8>)
 8014f72:	4602      	mov	r2, r0
 8014f74:	6878      	ldr	r0, [r7, #4]
 8014f76:	f002 fc7f 	bl	8017878 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014f80:	2b05      	cmp	r3, #5
 8014f82:	f200 8215 	bhi.w	80153b0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	2200      	movs	r2, #0
 8014f8a:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8014f8c:	6878      	ldr	r0, [r7, #4]
 8014f8e:	f002 fa4b 	bl	8017428 <tcp_rexmit_rto>
      break;
 8014f92:	e20d      	b.n	80153b0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014f94:	4b81      	ldr	r3, [pc, #516]	@ (801519c <tcp_process+0x590>)
 8014f96:	781b      	ldrb	r3, [r3, #0]
 8014f98:	f003 0310 	and.w	r3, r3, #16
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	f000 80a1 	beq.w	80150e4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014fa2:	4b7f      	ldr	r3, [pc, #508]	@ (80151a0 <tcp_process+0x594>)
 8014fa4:	681a      	ldr	r2, [r3, #0]
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014faa:	1ad3      	subs	r3, r2, r3
 8014fac:	3b01      	subs	r3, #1
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	db7e      	blt.n	80150b0 <tcp_process+0x4a4>
 8014fb2:	4b7b      	ldr	r3, [pc, #492]	@ (80151a0 <tcp_process+0x594>)
 8014fb4:	681a      	ldr	r2, [r3, #0]
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014fba:	1ad3      	subs	r3, r2, r3
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	dc77      	bgt.n	80150b0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	2204      	movs	r2, #4
 8014fc4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d102      	bne.n	8014fd4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8014fce:	23fa      	movs	r3, #250	@ 0xfa
 8014fd0:	76bb      	strb	r3, [r7, #26]
 8014fd2:	e01d      	b.n	8015010 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014fd8:	699b      	ldr	r3, [r3, #24]
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d106      	bne.n	8014fec <tcp_process+0x3e0>
 8014fde:	4b76      	ldr	r3, [pc, #472]	@ (80151b8 <tcp_process+0x5ac>)
 8014fe0:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8014fe4:	4975      	ldr	r1, [pc, #468]	@ (80151bc <tcp_process+0x5b0>)
 8014fe6:	4876      	ldr	r0, [pc, #472]	@ (80151c0 <tcp_process+0x5b4>)
 8014fe8:	f008 fc04 	bl	801d7f4 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014ff0:	699b      	ldr	r3, [r3, #24]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d00a      	beq.n	801500c <tcp_process+0x400>
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014ffa:	699b      	ldr	r3, [r3, #24]
 8014ffc:	687a      	ldr	r2, [r7, #4]
 8014ffe:	6910      	ldr	r0, [r2, #16]
 8015000:	2200      	movs	r2, #0
 8015002:	6879      	ldr	r1, [r7, #4]
 8015004:	4798      	blx	r3
 8015006:	4603      	mov	r3, r0
 8015008:	76bb      	strb	r3, [r7, #26]
 801500a:	e001      	b.n	8015010 <tcp_process+0x404>
 801500c:	23f0      	movs	r3, #240	@ 0xf0
 801500e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8015010:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015014:	2b00      	cmp	r3, #0
 8015016:	d00a      	beq.n	801502e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8015018:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801501c:	f113 0f0d 	cmn.w	r3, #13
 8015020:	d002      	beq.n	8015028 <tcp_process+0x41c>
              tcp_abort(pcb);
 8015022:	6878      	ldr	r0, [r7, #4]
 8015024:	f7fd ff8c 	bl	8012f40 <tcp_abort>
            }
            return ERR_ABRT;
 8015028:	f06f 030c 	mvn.w	r3, #12
 801502c:	e1ce      	b.n	80153cc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801502e:	6878      	ldr	r0, [r7, #4]
 8015030:	f000 fae0 	bl	80155f4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8015034:	4b63      	ldr	r3, [pc, #396]	@ (80151c4 <tcp_process+0x5b8>)
 8015036:	881b      	ldrh	r3, [r3, #0]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d005      	beq.n	8015048 <tcp_process+0x43c>
            recv_acked--;
 801503c:	4b61      	ldr	r3, [pc, #388]	@ (80151c4 <tcp_process+0x5b8>)
 801503e:	881b      	ldrh	r3, [r3, #0]
 8015040:	3b01      	subs	r3, #1
 8015042:	b29a      	uxth	r2, r3
 8015044:	4b5f      	ldr	r3, [pc, #380]	@ (80151c4 <tcp_process+0x5b8>)
 8015046:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801504c:	009a      	lsls	r2, r3, #2
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015052:	005b      	lsls	r3, r3, #1
 8015054:	f241 111c 	movw	r1, #4380	@ 0x111c
 8015058:	428b      	cmp	r3, r1
 801505a:	bf38      	it	cc
 801505c:	460b      	movcc	r3, r1
 801505e:	429a      	cmp	r2, r3
 8015060:	d204      	bcs.n	801506c <tcp_process+0x460>
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015066:	009b      	lsls	r3, r3, #2
 8015068:	b29b      	uxth	r3, r3
 801506a:	e00d      	b.n	8015088 <tcp_process+0x47c>
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015070:	005b      	lsls	r3, r3, #1
 8015072:	f241 121c 	movw	r2, #4380	@ 0x111c
 8015076:	4293      	cmp	r3, r2
 8015078:	d904      	bls.n	8015084 <tcp_process+0x478>
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801507e:	005b      	lsls	r3, r3, #1
 8015080:	b29b      	uxth	r3, r3
 8015082:	e001      	b.n	8015088 <tcp_process+0x47c>
 8015084:	f241 131c 	movw	r3, #4380	@ 0x111c
 8015088:	687a      	ldr	r2, [r7, #4]
 801508a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801508e:	4b4e      	ldr	r3, [pc, #312]	@ (80151c8 <tcp_process+0x5bc>)
 8015090:	781b      	ldrb	r3, [r3, #0]
 8015092:	f003 0320 	and.w	r3, r3, #32
 8015096:	2b00      	cmp	r3, #0
 8015098:	d037      	beq.n	801510a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	8b5b      	ldrh	r3, [r3, #26]
 801509e:	f043 0302 	orr.w	r3, r3, #2
 80150a2:	b29a      	uxth	r2, r3
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	2207      	movs	r2, #7
 80150ac:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80150ae:	e02c      	b.n	801510a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80150b0:	4b3b      	ldr	r3, [pc, #236]	@ (80151a0 <tcp_process+0x594>)
 80150b2:	6819      	ldr	r1, [r3, #0]
 80150b4:	4b3b      	ldr	r3, [pc, #236]	@ (80151a4 <tcp_process+0x598>)
 80150b6:	881b      	ldrh	r3, [r3, #0]
 80150b8:	461a      	mov	r2, r3
 80150ba:	4b3b      	ldr	r3, [pc, #236]	@ (80151a8 <tcp_process+0x59c>)
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80150c0:	4b3a      	ldr	r3, [pc, #232]	@ (80151ac <tcp_process+0x5a0>)
 80150c2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80150c4:	885b      	ldrh	r3, [r3, #2]
 80150c6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80150c8:	4a38      	ldr	r2, [pc, #224]	@ (80151ac <tcp_process+0x5a0>)
 80150ca:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80150cc:	8812      	ldrh	r2, [r2, #0]
 80150ce:	b292      	uxth	r2, r2
 80150d0:	9202      	str	r2, [sp, #8]
 80150d2:	9301      	str	r3, [sp, #4]
 80150d4:	4b36      	ldr	r3, [pc, #216]	@ (80151b0 <tcp_process+0x5a4>)
 80150d6:	9300      	str	r3, [sp, #0]
 80150d8:	4b36      	ldr	r3, [pc, #216]	@ (80151b4 <tcp_process+0x5a8>)
 80150da:	4602      	mov	r2, r0
 80150dc:	6878      	ldr	r0, [r7, #4]
 80150de:	f002 fbcb 	bl	8017878 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80150e2:	e167      	b.n	80153b4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80150e4:	4b2d      	ldr	r3, [pc, #180]	@ (801519c <tcp_process+0x590>)
 80150e6:	781b      	ldrb	r3, [r3, #0]
 80150e8:	f003 0302 	and.w	r3, r3, #2
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	f000 8161 	beq.w	80153b4 <tcp_process+0x7a8>
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80150f6:	1e5a      	subs	r2, r3, #1
 80150f8:	4b2b      	ldr	r3, [pc, #172]	@ (80151a8 <tcp_process+0x59c>)
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	429a      	cmp	r2, r3
 80150fe:	f040 8159 	bne.w	80153b4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8015102:	6878      	ldr	r0, [r7, #4]
 8015104:	f002 f9b2 	bl	801746c <tcp_rexmit>
      break;
 8015108:	e154      	b.n	80153b4 <tcp_process+0x7a8>
 801510a:	e153      	b.n	80153b4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801510c:	6878      	ldr	r0, [r7, #4]
 801510e:	f000 fa71 	bl	80155f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8015112:	4b2d      	ldr	r3, [pc, #180]	@ (80151c8 <tcp_process+0x5bc>)
 8015114:	781b      	ldrb	r3, [r3, #0]
 8015116:	f003 0320 	and.w	r3, r3, #32
 801511a:	2b00      	cmp	r3, #0
 801511c:	f000 814c 	beq.w	80153b8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	8b5b      	ldrh	r3, [r3, #26]
 8015124:	f043 0302 	orr.w	r3, r3, #2
 8015128:	b29a      	uxth	r2, r3
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	2207      	movs	r2, #7
 8015132:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015134:	e140      	b.n	80153b8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8015136:	6878      	ldr	r0, [r7, #4]
 8015138:	f000 fa5c 	bl	80155f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801513c:	4b22      	ldr	r3, [pc, #136]	@ (80151c8 <tcp_process+0x5bc>)
 801513e:	781b      	ldrb	r3, [r3, #0]
 8015140:	f003 0320 	and.w	r3, r3, #32
 8015144:	2b00      	cmp	r3, #0
 8015146:	d071      	beq.n	801522c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015148:	4b14      	ldr	r3, [pc, #80]	@ (801519c <tcp_process+0x590>)
 801514a:	781b      	ldrb	r3, [r3, #0]
 801514c:	f003 0310 	and.w	r3, r3, #16
 8015150:	2b00      	cmp	r3, #0
 8015152:	d060      	beq.n	8015216 <tcp_process+0x60a>
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015158:	4b11      	ldr	r3, [pc, #68]	@ (80151a0 <tcp_process+0x594>)
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	429a      	cmp	r2, r3
 801515e:	d15a      	bne.n	8015216 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015164:	2b00      	cmp	r3, #0
 8015166:	d156      	bne.n	8015216 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	8b5b      	ldrh	r3, [r3, #26]
 801516c:	f043 0302 	orr.w	r3, r3, #2
 8015170:	b29a      	uxth	r2, r3
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8015176:	6878      	ldr	r0, [r7, #4]
 8015178:	f7fe fdbc 	bl	8013cf4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801517c:	4b13      	ldr	r3, [pc, #76]	@ (80151cc <tcp_process+0x5c0>)
 801517e:	681b      	ldr	r3, [r3, #0]
 8015180:	687a      	ldr	r2, [r7, #4]
 8015182:	429a      	cmp	r2, r3
 8015184:	d105      	bne.n	8015192 <tcp_process+0x586>
 8015186:	4b11      	ldr	r3, [pc, #68]	@ (80151cc <tcp_process+0x5c0>)
 8015188:	681b      	ldr	r3, [r3, #0]
 801518a:	68db      	ldr	r3, [r3, #12]
 801518c:	4a0f      	ldr	r2, [pc, #60]	@ (80151cc <tcp_process+0x5c0>)
 801518e:	6013      	str	r3, [r2, #0]
 8015190:	e02e      	b.n	80151f0 <tcp_process+0x5e4>
 8015192:	4b0e      	ldr	r3, [pc, #56]	@ (80151cc <tcp_process+0x5c0>)
 8015194:	681b      	ldr	r3, [r3, #0]
 8015196:	617b      	str	r3, [r7, #20]
 8015198:	e027      	b.n	80151ea <tcp_process+0x5de>
 801519a:	bf00      	nop
 801519c:	2400cc78 	.word	0x2400cc78
 80151a0:	2400cc70 	.word	0x2400cc70
 80151a4:	2400cc76 	.word	0x2400cc76
 80151a8:	2400cc6c 	.word	0x2400cc6c
 80151ac:	2400cc5c 	.word	0x2400cc5c
 80151b0:	24009b24 	.word	0x24009b24
 80151b4:	24009b28 	.word	0x24009b28
 80151b8:	08020cf4 	.word	0x08020cf4
 80151bc:	08020f94 	.word	0x08020f94
 80151c0:	08020d40 	.word	0x08020d40
 80151c4:	2400cc74 	.word	0x2400cc74
 80151c8:	2400cc79 	.word	0x2400cc79
 80151cc:	2400cc40 	.word	0x2400cc40
 80151d0:	697b      	ldr	r3, [r7, #20]
 80151d2:	68db      	ldr	r3, [r3, #12]
 80151d4:	687a      	ldr	r2, [r7, #4]
 80151d6:	429a      	cmp	r2, r3
 80151d8:	d104      	bne.n	80151e4 <tcp_process+0x5d8>
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	68da      	ldr	r2, [r3, #12]
 80151de:	697b      	ldr	r3, [r7, #20]
 80151e0:	60da      	str	r2, [r3, #12]
 80151e2:	e005      	b.n	80151f0 <tcp_process+0x5e4>
 80151e4:	697b      	ldr	r3, [r7, #20]
 80151e6:	68db      	ldr	r3, [r3, #12]
 80151e8:	617b      	str	r3, [r7, #20]
 80151ea:	697b      	ldr	r3, [r7, #20]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d1ef      	bne.n	80151d0 <tcp_process+0x5c4>
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	2200      	movs	r2, #0
 80151f4:	60da      	str	r2, [r3, #12]
 80151f6:	4b77      	ldr	r3, [pc, #476]	@ (80153d4 <tcp_process+0x7c8>)
 80151f8:	2201      	movs	r2, #1
 80151fa:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	220a      	movs	r2, #10
 8015200:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8015202:	4b75      	ldr	r3, [pc, #468]	@ (80153d8 <tcp_process+0x7cc>)
 8015204:	681a      	ldr	r2, [r3, #0]
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	60da      	str	r2, [r3, #12]
 801520a:	4a73      	ldr	r2, [pc, #460]	@ (80153d8 <tcp_process+0x7cc>)
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	6013      	str	r3, [r2, #0]
 8015210:	f002 fcf4 	bl	8017bfc <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8015214:	e0d2      	b.n	80153bc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	8b5b      	ldrh	r3, [r3, #26]
 801521a:	f043 0302 	orr.w	r3, r3, #2
 801521e:	b29a      	uxth	r2, r3
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	2208      	movs	r2, #8
 8015228:	751a      	strb	r2, [r3, #20]
      break;
 801522a:	e0c7      	b.n	80153bc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801522c:	4b6b      	ldr	r3, [pc, #428]	@ (80153dc <tcp_process+0x7d0>)
 801522e:	781b      	ldrb	r3, [r3, #0]
 8015230:	f003 0310 	and.w	r3, r3, #16
 8015234:	2b00      	cmp	r3, #0
 8015236:	f000 80c1 	beq.w	80153bc <tcp_process+0x7b0>
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801523e:	4b68      	ldr	r3, [pc, #416]	@ (80153e0 <tcp_process+0x7d4>)
 8015240:	681b      	ldr	r3, [r3, #0]
 8015242:	429a      	cmp	r2, r3
 8015244:	f040 80ba 	bne.w	80153bc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801524c:	2b00      	cmp	r3, #0
 801524e:	f040 80b5 	bne.w	80153bc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	2206      	movs	r2, #6
 8015256:	751a      	strb	r2, [r3, #20]
      break;
 8015258:	e0b0      	b.n	80153bc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801525a:	6878      	ldr	r0, [r7, #4]
 801525c:	f000 f9ca 	bl	80155f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8015260:	4b60      	ldr	r3, [pc, #384]	@ (80153e4 <tcp_process+0x7d8>)
 8015262:	781b      	ldrb	r3, [r3, #0]
 8015264:	f003 0320 	and.w	r3, r3, #32
 8015268:	2b00      	cmp	r3, #0
 801526a:	f000 80a9 	beq.w	80153c0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	8b5b      	ldrh	r3, [r3, #26]
 8015272:	f043 0302 	orr.w	r3, r3, #2
 8015276:	b29a      	uxth	r2, r3
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801527c:	6878      	ldr	r0, [r7, #4]
 801527e:	f7fe fd39 	bl	8013cf4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8015282:	4b59      	ldr	r3, [pc, #356]	@ (80153e8 <tcp_process+0x7dc>)
 8015284:	681b      	ldr	r3, [r3, #0]
 8015286:	687a      	ldr	r2, [r7, #4]
 8015288:	429a      	cmp	r2, r3
 801528a:	d105      	bne.n	8015298 <tcp_process+0x68c>
 801528c:	4b56      	ldr	r3, [pc, #344]	@ (80153e8 <tcp_process+0x7dc>)
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	68db      	ldr	r3, [r3, #12]
 8015292:	4a55      	ldr	r2, [pc, #340]	@ (80153e8 <tcp_process+0x7dc>)
 8015294:	6013      	str	r3, [r2, #0]
 8015296:	e013      	b.n	80152c0 <tcp_process+0x6b4>
 8015298:	4b53      	ldr	r3, [pc, #332]	@ (80153e8 <tcp_process+0x7dc>)
 801529a:	681b      	ldr	r3, [r3, #0]
 801529c:	613b      	str	r3, [r7, #16]
 801529e:	e00c      	b.n	80152ba <tcp_process+0x6ae>
 80152a0:	693b      	ldr	r3, [r7, #16]
 80152a2:	68db      	ldr	r3, [r3, #12]
 80152a4:	687a      	ldr	r2, [r7, #4]
 80152a6:	429a      	cmp	r2, r3
 80152a8:	d104      	bne.n	80152b4 <tcp_process+0x6a8>
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	68da      	ldr	r2, [r3, #12]
 80152ae:	693b      	ldr	r3, [r7, #16]
 80152b0:	60da      	str	r2, [r3, #12]
 80152b2:	e005      	b.n	80152c0 <tcp_process+0x6b4>
 80152b4:	693b      	ldr	r3, [r7, #16]
 80152b6:	68db      	ldr	r3, [r3, #12]
 80152b8:	613b      	str	r3, [r7, #16]
 80152ba:	693b      	ldr	r3, [r7, #16]
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d1ef      	bne.n	80152a0 <tcp_process+0x694>
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	2200      	movs	r2, #0
 80152c4:	60da      	str	r2, [r3, #12]
 80152c6:	4b43      	ldr	r3, [pc, #268]	@ (80153d4 <tcp_process+0x7c8>)
 80152c8:	2201      	movs	r2, #1
 80152ca:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	220a      	movs	r2, #10
 80152d0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80152d2:	4b41      	ldr	r3, [pc, #260]	@ (80153d8 <tcp_process+0x7cc>)
 80152d4:	681a      	ldr	r2, [r3, #0]
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	60da      	str	r2, [r3, #12]
 80152da:	4a3f      	ldr	r2, [pc, #252]	@ (80153d8 <tcp_process+0x7cc>)
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	6013      	str	r3, [r2, #0]
 80152e0:	f002 fc8c 	bl	8017bfc <tcp_timer_needed>
      }
      break;
 80152e4:	e06c      	b.n	80153c0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80152e6:	6878      	ldr	r0, [r7, #4]
 80152e8:	f000 f984 	bl	80155f4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80152ec:	4b3b      	ldr	r3, [pc, #236]	@ (80153dc <tcp_process+0x7d0>)
 80152ee:	781b      	ldrb	r3, [r3, #0]
 80152f0:	f003 0310 	and.w	r3, r3, #16
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d065      	beq.n	80153c4 <tcp_process+0x7b8>
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80152fc:	4b38      	ldr	r3, [pc, #224]	@ (80153e0 <tcp_process+0x7d4>)
 80152fe:	681b      	ldr	r3, [r3, #0]
 8015300:	429a      	cmp	r2, r3
 8015302:	d15f      	bne.n	80153c4 <tcp_process+0x7b8>
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015308:	2b00      	cmp	r3, #0
 801530a:	d15b      	bne.n	80153c4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801530c:	6878      	ldr	r0, [r7, #4]
 801530e:	f7fe fcf1 	bl	8013cf4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8015312:	4b35      	ldr	r3, [pc, #212]	@ (80153e8 <tcp_process+0x7dc>)
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	687a      	ldr	r2, [r7, #4]
 8015318:	429a      	cmp	r2, r3
 801531a:	d105      	bne.n	8015328 <tcp_process+0x71c>
 801531c:	4b32      	ldr	r3, [pc, #200]	@ (80153e8 <tcp_process+0x7dc>)
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	68db      	ldr	r3, [r3, #12]
 8015322:	4a31      	ldr	r2, [pc, #196]	@ (80153e8 <tcp_process+0x7dc>)
 8015324:	6013      	str	r3, [r2, #0]
 8015326:	e013      	b.n	8015350 <tcp_process+0x744>
 8015328:	4b2f      	ldr	r3, [pc, #188]	@ (80153e8 <tcp_process+0x7dc>)
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	60fb      	str	r3, [r7, #12]
 801532e:	e00c      	b.n	801534a <tcp_process+0x73e>
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	68db      	ldr	r3, [r3, #12]
 8015334:	687a      	ldr	r2, [r7, #4]
 8015336:	429a      	cmp	r2, r3
 8015338:	d104      	bne.n	8015344 <tcp_process+0x738>
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	68da      	ldr	r2, [r3, #12]
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	60da      	str	r2, [r3, #12]
 8015342:	e005      	b.n	8015350 <tcp_process+0x744>
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	68db      	ldr	r3, [r3, #12]
 8015348:	60fb      	str	r3, [r7, #12]
 801534a:	68fb      	ldr	r3, [r7, #12]
 801534c:	2b00      	cmp	r3, #0
 801534e:	d1ef      	bne.n	8015330 <tcp_process+0x724>
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	2200      	movs	r2, #0
 8015354:	60da      	str	r2, [r3, #12]
 8015356:	4b1f      	ldr	r3, [pc, #124]	@ (80153d4 <tcp_process+0x7c8>)
 8015358:	2201      	movs	r2, #1
 801535a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	220a      	movs	r2, #10
 8015360:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8015362:	4b1d      	ldr	r3, [pc, #116]	@ (80153d8 <tcp_process+0x7cc>)
 8015364:	681a      	ldr	r2, [r3, #0]
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	60da      	str	r2, [r3, #12]
 801536a:	4a1b      	ldr	r2, [pc, #108]	@ (80153d8 <tcp_process+0x7cc>)
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	6013      	str	r3, [r2, #0]
 8015370:	f002 fc44 	bl	8017bfc <tcp_timer_needed>
      }
      break;
 8015374:	e026      	b.n	80153c4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8015376:	6878      	ldr	r0, [r7, #4]
 8015378:	f000 f93c 	bl	80155f4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801537c:	4b17      	ldr	r3, [pc, #92]	@ (80153dc <tcp_process+0x7d0>)
 801537e:	781b      	ldrb	r3, [r3, #0]
 8015380:	f003 0310 	and.w	r3, r3, #16
 8015384:	2b00      	cmp	r3, #0
 8015386:	d01f      	beq.n	80153c8 <tcp_process+0x7bc>
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801538c:	4b14      	ldr	r3, [pc, #80]	@ (80153e0 <tcp_process+0x7d4>)
 801538e:	681b      	ldr	r3, [r3, #0]
 8015390:	429a      	cmp	r2, r3
 8015392:	d119      	bne.n	80153c8 <tcp_process+0x7bc>
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015398:	2b00      	cmp	r3, #0
 801539a:	d115      	bne.n	80153c8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801539c:	4b11      	ldr	r3, [pc, #68]	@ (80153e4 <tcp_process+0x7d8>)
 801539e:	781b      	ldrb	r3, [r3, #0]
 80153a0:	f043 0310 	orr.w	r3, r3, #16
 80153a4:	b2da      	uxtb	r2, r3
 80153a6:	4b0f      	ldr	r3, [pc, #60]	@ (80153e4 <tcp_process+0x7d8>)
 80153a8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80153aa:	e00d      	b.n	80153c8 <tcp_process+0x7bc>
    default:
      break;
 80153ac:	bf00      	nop
 80153ae:	e00c      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153b0:	bf00      	nop
 80153b2:	e00a      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153b4:	bf00      	nop
 80153b6:	e008      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153b8:	bf00      	nop
 80153ba:	e006      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153bc:	bf00      	nop
 80153be:	e004      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153c0:	bf00      	nop
 80153c2:	e002      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153c4:	bf00      	nop
 80153c6:	e000      	b.n	80153ca <tcp_process+0x7be>
      break;
 80153c8:	bf00      	nop
  }
  return ERR_OK;
 80153ca:	2300      	movs	r3, #0
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3724      	adds	r7, #36	@ 0x24
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd90      	pop	{r4, r7, pc}
 80153d4:	2400cc48 	.word	0x2400cc48
 80153d8:	2400cc44 	.word	0x2400cc44
 80153dc:	2400cc78 	.word	0x2400cc78
 80153e0:	2400cc70 	.word	0x2400cc70
 80153e4:	2400cc79 	.word	0x2400cc79
 80153e8:	2400cc40 	.word	0x2400cc40

080153ec <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80153ec:	b590      	push	{r4, r7, lr}
 80153ee:	b085      	sub	sp, #20
 80153f0:	af00      	add	r7, sp, #0
 80153f2:	6078      	str	r0, [r7, #4]
 80153f4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d106      	bne.n	801540a <tcp_oos_insert_segment+0x1e>
 80153fc:	4b3b      	ldr	r3, [pc, #236]	@ (80154ec <tcp_oos_insert_segment+0x100>)
 80153fe:	f240 421f 	movw	r2, #1055	@ 0x41f
 8015402:	493b      	ldr	r1, [pc, #236]	@ (80154f0 <tcp_oos_insert_segment+0x104>)
 8015404:	483b      	ldr	r0, [pc, #236]	@ (80154f4 <tcp_oos_insert_segment+0x108>)
 8015406:	f008 f9f5 	bl	801d7f4 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	68db      	ldr	r3, [r3, #12]
 801540e:	899b      	ldrh	r3, [r3, #12]
 8015410:	b29b      	uxth	r3, r3
 8015412:	4618      	mov	r0, r3
 8015414:	f7fb fb3a 	bl	8010a8c <lwip_htons>
 8015418:	4603      	mov	r3, r0
 801541a:	b2db      	uxtb	r3, r3
 801541c:	f003 0301 	and.w	r3, r3, #1
 8015420:	2b00      	cmp	r3, #0
 8015422:	d028      	beq.n	8015476 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8015424:	6838      	ldr	r0, [r7, #0]
 8015426:	f7fe fa63 	bl	80138f0 <tcp_segs_free>
    next = NULL;
 801542a:	2300      	movs	r3, #0
 801542c:	603b      	str	r3, [r7, #0]
 801542e:	e056      	b.n	80154de <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8015430:	683b      	ldr	r3, [r7, #0]
 8015432:	68db      	ldr	r3, [r3, #12]
 8015434:	899b      	ldrh	r3, [r3, #12]
 8015436:	b29b      	uxth	r3, r3
 8015438:	4618      	mov	r0, r3
 801543a:	f7fb fb27 	bl	8010a8c <lwip_htons>
 801543e:	4603      	mov	r3, r0
 8015440:	b2db      	uxtb	r3, r3
 8015442:	f003 0301 	and.w	r3, r3, #1
 8015446:	2b00      	cmp	r3, #0
 8015448:	d00d      	beq.n	8015466 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	68db      	ldr	r3, [r3, #12]
 801544e:	899b      	ldrh	r3, [r3, #12]
 8015450:	b29c      	uxth	r4, r3
 8015452:	2001      	movs	r0, #1
 8015454:	f7fb fb1a 	bl	8010a8c <lwip_htons>
 8015458:	4603      	mov	r3, r0
 801545a:	461a      	mov	r2, r3
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	68db      	ldr	r3, [r3, #12]
 8015460:	4322      	orrs	r2, r4
 8015462:	b292      	uxth	r2, r2
 8015464:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8015466:	683b      	ldr	r3, [r7, #0]
 8015468:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801546a:	683b      	ldr	r3, [r7, #0]
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8015470:	68f8      	ldr	r0, [r7, #12]
 8015472:	f7fe fa52 	bl	801391a <tcp_seg_free>
    while (next &&
 8015476:	683b      	ldr	r3, [r7, #0]
 8015478:	2b00      	cmp	r3, #0
 801547a:	d00e      	beq.n	801549a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	891b      	ldrh	r3, [r3, #8]
 8015480:	461a      	mov	r2, r3
 8015482:	4b1d      	ldr	r3, [pc, #116]	@ (80154f8 <tcp_oos_insert_segment+0x10c>)
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	441a      	add	r2, r3
 8015488:	683b      	ldr	r3, [r7, #0]
 801548a:	68db      	ldr	r3, [r3, #12]
 801548c:	685b      	ldr	r3, [r3, #4]
 801548e:	6839      	ldr	r1, [r7, #0]
 8015490:	8909      	ldrh	r1, [r1, #8]
 8015492:	440b      	add	r3, r1
 8015494:	1ad3      	subs	r3, r2, r3
    while (next &&
 8015496:	2b00      	cmp	r3, #0
 8015498:	daca      	bge.n	8015430 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801549a:	683b      	ldr	r3, [r7, #0]
 801549c:	2b00      	cmp	r3, #0
 801549e:	d01e      	beq.n	80154de <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	891b      	ldrh	r3, [r3, #8]
 80154a4:	461a      	mov	r2, r3
 80154a6:	4b14      	ldr	r3, [pc, #80]	@ (80154f8 <tcp_oos_insert_segment+0x10c>)
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	441a      	add	r2, r3
 80154ac:	683b      	ldr	r3, [r7, #0]
 80154ae:	68db      	ldr	r3, [r3, #12]
 80154b0:	685b      	ldr	r3, [r3, #4]
 80154b2:	1ad3      	subs	r3, r2, r3
    if (next &&
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	dd12      	ble.n	80154de <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80154b8:	683b      	ldr	r3, [r7, #0]
 80154ba:	68db      	ldr	r3, [r3, #12]
 80154bc:	685b      	ldr	r3, [r3, #4]
 80154be:	b29a      	uxth	r2, r3
 80154c0:	4b0d      	ldr	r3, [pc, #52]	@ (80154f8 <tcp_oos_insert_segment+0x10c>)
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	b29b      	uxth	r3, r3
 80154c6:	1ad3      	subs	r3, r2, r3
 80154c8:	b29a      	uxth	r2, r3
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	685a      	ldr	r2, [r3, #4]
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	891b      	ldrh	r3, [r3, #8]
 80154d6:	4619      	mov	r1, r3
 80154d8:	4610      	mov	r0, r2
 80154da:	f7fc fe07 	bl	80120ec <pbuf_realloc>
    }
  }
  cseg->next = next;
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	683a      	ldr	r2, [r7, #0]
 80154e2:	601a      	str	r2, [r3, #0]
}
 80154e4:	bf00      	nop
 80154e6:	3714      	adds	r7, #20
 80154e8:	46bd      	mov	sp, r7
 80154ea:	bd90      	pop	{r4, r7, pc}
 80154ec:	08020cf4 	.word	0x08020cf4
 80154f0:	08020fb4 	.word	0x08020fb4
 80154f4:	08020d40 	.word	0x08020d40
 80154f8:	2400cc6c 	.word	0x2400cc6c

080154fc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80154fc:	b5b0      	push	{r4, r5, r7, lr}
 80154fe:	b086      	sub	sp, #24
 8015500:	af00      	add	r7, sp, #0
 8015502:	60f8      	str	r0, [r7, #12]
 8015504:	60b9      	str	r1, [r7, #8]
 8015506:	607a      	str	r2, [r7, #4]
 8015508:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801550a:	e03e      	b.n	801558a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801550c:	68bb      	ldr	r3, [r7, #8]
 801550e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8015510:	68bb      	ldr	r3, [r7, #8]
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8015516:	697b      	ldr	r3, [r7, #20]
 8015518:	685b      	ldr	r3, [r3, #4]
 801551a:	4618      	mov	r0, r3
 801551c:	f7fc fffa 	bl	8012514 <pbuf_clen>
 8015520:	4603      	mov	r3, r0
 8015522:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801552a:	8a7a      	ldrh	r2, [r7, #18]
 801552c:	429a      	cmp	r2, r3
 801552e:	d906      	bls.n	801553e <tcp_free_acked_segments+0x42>
 8015530:	4b2a      	ldr	r3, [pc, #168]	@ (80155dc <tcp_free_acked_segments+0xe0>)
 8015532:	f240 4257 	movw	r2, #1111	@ 0x457
 8015536:	492a      	ldr	r1, [pc, #168]	@ (80155e0 <tcp_free_acked_segments+0xe4>)
 8015538:	482a      	ldr	r0, [pc, #168]	@ (80155e4 <tcp_free_acked_segments+0xe8>)
 801553a:	f008 f95b 	bl	801d7f4 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8015544:	8a7b      	ldrh	r3, [r7, #18]
 8015546:	1ad3      	subs	r3, r2, r3
 8015548:	b29a      	uxth	r2, r3
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8015550:	697b      	ldr	r3, [r7, #20]
 8015552:	891a      	ldrh	r2, [r3, #8]
 8015554:	4b24      	ldr	r3, [pc, #144]	@ (80155e8 <tcp_free_acked_segments+0xec>)
 8015556:	881b      	ldrh	r3, [r3, #0]
 8015558:	4413      	add	r3, r2
 801555a:	b29a      	uxth	r2, r3
 801555c:	4b22      	ldr	r3, [pc, #136]	@ (80155e8 <tcp_free_acked_segments+0xec>)
 801555e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8015560:	6978      	ldr	r0, [r7, #20]
 8015562:	f7fe f9da 	bl	801391a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801556c:	2b00      	cmp	r3, #0
 801556e:	d00c      	beq.n	801558a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8015570:	68bb      	ldr	r3, [r7, #8]
 8015572:	2b00      	cmp	r3, #0
 8015574:	d109      	bne.n	801558a <tcp_free_acked_segments+0x8e>
 8015576:	683b      	ldr	r3, [r7, #0]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d106      	bne.n	801558a <tcp_free_acked_segments+0x8e>
 801557c:	4b17      	ldr	r3, [pc, #92]	@ (80155dc <tcp_free_acked_segments+0xe0>)
 801557e:	f240 4261 	movw	r2, #1121	@ 0x461
 8015582:	491a      	ldr	r1, [pc, #104]	@ (80155ec <tcp_free_acked_segments+0xf0>)
 8015584:	4817      	ldr	r0, [pc, #92]	@ (80155e4 <tcp_free_acked_segments+0xe8>)
 8015586:	f008 f935 	bl	801d7f4 <iprintf>
  while (seg_list != NULL &&
 801558a:	68bb      	ldr	r3, [r7, #8]
 801558c:	2b00      	cmp	r3, #0
 801558e:	d020      	beq.n	80155d2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8015590:	68bb      	ldr	r3, [r7, #8]
 8015592:	68db      	ldr	r3, [r3, #12]
 8015594:	685b      	ldr	r3, [r3, #4]
 8015596:	4618      	mov	r0, r3
 8015598:	f7fb fa8d 	bl	8010ab6 <lwip_htonl>
 801559c:	4604      	mov	r4, r0
 801559e:	68bb      	ldr	r3, [r7, #8]
 80155a0:	891b      	ldrh	r3, [r3, #8]
 80155a2:	461d      	mov	r5, r3
 80155a4:	68bb      	ldr	r3, [r7, #8]
 80155a6:	68db      	ldr	r3, [r3, #12]
 80155a8:	899b      	ldrh	r3, [r3, #12]
 80155aa:	b29b      	uxth	r3, r3
 80155ac:	4618      	mov	r0, r3
 80155ae:	f7fb fa6d 	bl	8010a8c <lwip_htons>
 80155b2:	4603      	mov	r3, r0
 80155b4:	b2db      	uxtb	r3, r3
 80155b6:	f003 0303 	and.w	r3, r3, #3
 80155ba:	2b00      	cmp	r3, #0
 80155bc:	d001      	beq.n	80155c2 <tcp_free_acked_segments+0xc6>
 80155be:	2301      	movs	r3, #1
 80155c0:	e000      	b.n	80155c4 <tcp_free_acked_segments+0xc8>
 80155c2:	2300      	movs	r3, #0
 80155c4:	442b      	add	r3, r5
 80155c6:	18e2      	adds	r2, r4, r3
 80155c8:	4b09      	ldr	r3, [pc, #36]	@ (80155f0 <tcp_free_acked_segments+0xf4>)
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	dd9c      	ble.n	801550c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80155d2:	68bb      	ldr	r3, [r7, #8]
}
 80155d4:	4618      	mov	r0, r3
 80155d6:	3718      	adds	r7, #24
 80155d8:	46bd      	mov	sp, r7
 80155da:	bdb0      	pop	{r4, r5, r7, pc}
 80155dc:	08020cf4 	.word	0x08020cf4
 80155e0:	08020fdc 	.word	0x08020fdc
 80155e4:	08020d40 	.word	0x08020d40
 80155e8:	2400cc74 	.word	0x2400cc74
 80155ec:	08021004 	.word	0x08021004
 80155f0:	2400cc70 	.word	0x2400cc70

080155f4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80155f4:	b5b0      	push	{r4, r5, r7, lr}
 80155f6:	b094      	sub	sp, #80	@ 0x50
 80155f8:	af00      	add	r7, sp, #0
 80155fa:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80155fc:	2300      	movs	r3, #0
 80155fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d106      	bne.n	8015614 <tcp_receive+0x20>
 8015606:	4b91      	ldr	r3, [pc, #580]	@ (801584c <tcp_receive+0x258>)
 8015608:	f240 427b 	movw	r2, #1147	@ 0x47b
 801560c:	4990      	ldr	r1, [pc, #576]	@ (8015850 <tcp_receive+0x25c>)
 801560e:	4891      	ldr	r0, [pc, #580]	@ (8015854 <tcp_receive+0x260>)
 8015610:	f008 f8f0 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	7d1b      	ldrb	r3, [r3, #20]
 8015618:	2b03      	cmp	r3, #3
 801561a:	d806      	bhi.n	801562a <tcp_receive+0x36>
 801561c:	4b8b      	ldr	r3, [pc, #556]	@ (801584c <tcp_receive+0x258>)
 801561e:	f240 427c 	movw	r2, #1148	@ 0x47c
 8015622:	498d      	ldr	r1, [pc, #564]	@ (8015858 <tcp_receive+0x264>)
 8015624:	488b      	ldr	r0, [pc, #556]	@ (8015854 <tcp_receive+0x260>)
 8015626:	f008 f8e5 	bl	801d7f4 <iprintf>

  if (flags & TCP_ACK) {
 801562a:	4b8c      	ldr	r3, [pc, #560]	@ (801585c <tcp_receive+0x268>)
 801562c:	781b      	ldrb	r3, [r3, #0]
 801562e:	f003 0310 	and.w	r3, r3, #16
 8015632:	2b00      	cmp	r3, #0
 8015634:	f000 8264 	beq.w	8015b00 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801563e:	461a      	mov	r2, r3
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015644:	4413      	add	r3, r2
 8015646:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801564c:	4b84      	ldr	r3, [pc, #528]	@ (8015860 <tcp_receive+0x26c>)
 801564e:	681b      	ldr	r3, [r3, #0]
 8015650:	1ad3      	subs	r3, r2, r3
 8015652:	2b00      	cmp	r3, #0
 8015654:	db1b      	blt.n	801568e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801565a:	4b81      	ldr	r3, [pc, #516]	@ (8015860 <tcp_receive+0x26c>)
 801565c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801565e:	429a      	cmp	r2, r3
 8015660:	d106      	bne.n	8015670 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015666:	4b7f      	ldr	r3, [pc, #508]	@ (8015864 <tcp_receive+0x270>)
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	1ad3      	subs	r3, r2, r3
 801566c:	2b00      	cmp	r3, #0
 801566e:	db0e      	blt.n	801568e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015674:	4b7b      	ldr	r3, [pc, #492]	@ (8015864 <tcp_receive+0x270>)
 8015676:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8015678:	429a      	cmp	r2, r3
 801567a:	d125      	bne.n	80156c8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801567c:	4b7a      	ldr	r3, [pc, #488]	@ (8015868 <tcp_receive+0x274>)
 801567e:	681b      	ldr	r3, [r3, #0]
 8015680:	89db      	ldrh	r3, [r3, #14]
 8015682:	b29a      	uxth	r2, r3
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801568a:	429a      	cmp	r2, r3
 801568c:	d91c      	bls.n	80156c8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801568e:	4b76      	ldr	r3, [pc, #472]	@ (8015868 <tcp_receive+0x274>)
 8015690:	681b      	ldr	r3, [r3, #0]
 8015692:	89db      	ldrh	r3, [r3, #14]
 8015694:	b29a      	uxth	r2, r3
 8015696:	687b      	ldr	r3, [r7, #4]
 8015698:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80156a8:	429a      	cmp	r2, r3
 80156aa:	d205      	bcs.n	80156b8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80156b8:	4b69      	ldr	r3, [pc, #420]	@ (8015860 <tcp_receive+0x26c>)
 80156ba:	681a      	ldr	r2, [r3, #0]
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80156c0:	4b68      	ldr	r3, [pc, #416]	@ (8015864 <tcp_receive+0x270>)
 80156c2:	681a      	ldr	r2, [r3, #0]
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80156c8:	4b66      	ldr	r3, [pc, #408]	@ (8015864 <tcp_receive+0x270>)
 80156ca:	681a      	ldr	r2, [r3, #0]
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80156d0:	1ad3      	subs	r3, r2, r3
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	dc58      	bgt.n	8015788 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80156d6:	4b65      	ldr	r3, [pc, #404]	@ (801586c <tcp_receive+0x278>)
 80156d8:	881b      	ldrh	r3, [r3, #0]
 80156da:	2b00      	cmp	r3, #0
 80156dc:	d14b      	bne.n	8015776 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80156e2:	687a      	ldr	r2, [r7, #4]
 80156e4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80156e8:	4413      	add	r3, r2
 80156ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80156ec:	429a      	cmp	r2, r3
 80156ee:	d142      	bne.n	8015776 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	db3d      	blt.n	8015776 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80156fe:	4b59      	ldr	r3, [pc, #356]	@ (8015864 <tcp_receive+0x270>)
 8015700:	681b      	ldr	r3, [r3, #0]
 8015702:	429a      	cmp	r2, r3
 8015704:	d137      	bne.n	8015776 <tcp_receive+0x182>
              found_dupack = 1;
 8015706:	2301      	movs	r3, #1
 8015708:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8015710:	2bff      	cmp	r3, #255	@ 0xff
 8015712:	d007      	beq.n	8015724 <tcp_receive+0x130>
                ++pcb->dupacks;
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801571a:	3301      	adds	r3, #1
 801571c:	b2da      	uxtb	r2, r3
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801572a:	2b03      	cmp	r3, #3
 801572c:	d91b      	bls.n	8015766 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015738:	4413      	add	r3, r2
 801573a:	b29a      	uxth	r2, r3
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8015742:	429a      	cmp	r2, r3
 8015744:	d30a      	bcc.n	801575c <tcp_receive+0x168>
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015750:	4413      	add	r3, r2
 8015752:	b29a      	uxth	r2, r3
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801575a:	e004      	b.n	8015766 <tcp_receive+0x172>
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015762:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801576c:	2b02      	cmp	r3, #2
 801576e:	d902      	bls.n	8015776 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8015770:	6878      	ldr	r0, [r7, #4]
 8015772:	f001 fee7 	bl	8017544 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8015776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015778:	2b00      	cmp	r3, #0
 801577a:	f040 8161 	bne.w	8015a40 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	2200      	movs	r2, #0
 8015782:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015786:	e15b      	b.n	8015a40 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015788:	4b36      	ldr	r3, [pc, #216]	@ (8015864 <tcp_receive+0x270>)
 801578a:	681a      	ldr	r2, [r3, #0]
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015790:	1ad3      	subs	r3, r2, r3
 8015792:	3b01      	subs	r3, #1
 8015794:	2b00      	cmp	r3, #0
 8015796:	f2c0 814e 	blt.w	8015a36 <tcp_receive+0x442>
 801579a:	4b32      	ldr	r3, [pc, #200]	@ (8015864 <tcp_receive+0x270>)
 801579c:	681a      	ldr	r2, [r3, #0]
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80157a2:	1ad3      	subs	r3, r2, r3
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	f300 8146 	bgt.w	8015a36 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	8b5b      	ldrh	r3, [r3, #26]
 80157ae:	f003 0304 	and.w	r3, r3, #4
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d010      	beq.n	80157d8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	8b5b      	ldrh	r3, [r3, #26]
 80157ba:	f023 0304 	bic.w	r3, r3, #4
 80157be:	b29a      	uxth	r2, r3
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	2200      	movs	r2, #0
 80157d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	2200      	movs	r2, #0
 80157dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80157e6:	10db      	asrs	r3, r3, #3
 80157e8:	b21b      	sxth	r3, r3
 80157ea:	b29a      	uxth	r2, r3
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80157f2:	b29b      	uxth	r3, r3
 80157f4:	4413      	add	r3, r2
 80157f6:	b29b      	uxth	r3, r3
 80157f8:	b21a      	sxth	r2, r3
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8015800:	4b18      	ldr	r3, [pc, #96]	@ (8015864 <tcp_receive+0x270>)
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	b29a      	uxth	r2, r3
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801580a:	b29b      	uxth	r3, r3
 801580c:	1ad3      	subs	r3, r2, r3
 801580e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	2200      	movs	r2, #0
 8015814:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8015818:	4b12      	ldr	r3, [pc, #72]	@ (8015864 <tcp_receive+0x270>)
 801581a:	681a      	ldr	r2, [r3, #0]
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	7d1b      	ldrb	r3, [r3, #20]
 8015824:	2b03      	cmp	r3, #3
 8015826:	f240 8097 	bls.w	8015958 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8015836:	429a      	cmp	r2, r3
 8015838:	d245      	bcs.n	80158c6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	8b5b      	ldrh	r3, [r3, #26]
 801583e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8015842:	2b00      	cmp	r3, #0
 8015844:	d014      	beq.n	8015870 <tcp_receive+0x27c>
 8015846:	2301      	movs	r3, #1
 8015848:	e013      	b.n	8015872 <tcp_receive+0x27e>
 801584a:	bf00      	nop
 801584c:	08020cf4 	.word	0x08020cf4
 8015850:	08021024 	.word	0x08021024
 8015854:	08020d40 	.word	0x08020d40
 8015858:	08021040 	.word	0x08021040
 801585c:	2400cc78 	.word	0x2400cc78
 8015860:	2400cc6c 	.word	0x2400cc6c
 8015864:	2400cc70 	.word	0x2400cc70
 8015868:	2400cc5c 	.word	0x2400cc5c
 801586c:	2400cc76 	.word	0x2400cc76
 8015870:	2302      	movs	r3, #2
 8015872:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8015876:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801587a:	b29a      	uxth	r2, r3
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015880:	fb12 f303 	smulbb	r3, r2, r3
 8015884:	b29b      	uxth	r3, r3
 8015886:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015888:	4293      	cmp	r3, r2
 801588a:	bf28      	it	cs
 801588c:	4613      	movcs	r3, r2
 801588e:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8015896:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015898:	4413      	add	r3, r2
 801589a:	b29a      	uxth	r2, r3
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80158a2:	429a      	cmp	r2, r3
 80158a4:	d309      	bcc.n	80158ba <tcp_receive+0x2c6>
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80158ac:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80158ae:	4413      	add	r3, r2
 80158b0:	b29a      	uxth	r2, r3
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80158b8:	e04e      	b.n	8015958 <tcp_receive+0x364>
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80158c0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80158c4:	e048      	b.n	8015958 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80158cc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80158ce:	4413      	add	r3, r2
 80158d0:	b29a      	uxth	r2, r3
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80158d8:	429a      	cmp	r2, r3
 80158da:	d309      	bcc.n	80158f0 <tcp_receive+0x2fc>
 80158dc:	687b      	ldr	r3, [r7, #4]
 80158de:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80158e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80158e4:	4413      	add	r3, r2
 80158e6:	b29a      	uxth	r2, r3
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80158ee:	e004      	b.n	80158fa <tcp_receive+0x306>
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80158f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8015906:	429a      	cmp	r2, r3
 8015908:	d326      	bcc.n	8015958 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8015916:	1ad3      	subs	r3, r2, r3
 8015918:	b29a      	uxth	r2, r3
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801592a:	4413      	add	r3, r2
 801592c:	b29a      	uxth	r2, r3
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8015934:	429a      	cmp	r2, r3
 8015936:	d30a      	bcc.n	801594e <tcp_receive+0x35a>
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015942:	4413      	add	r3, r2
 8015944:	b29a      	uxth	r2, r3
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801594c:	e004      	b.n	8015958 <tcp_receive+0x364>
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015954:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015960:	4a98      	ldr	r2, [pc, #608]	@ (8015bc4 <tcp_receive+0x5d0>)
 8015962:	6878      	ldr	r0, [r7, #4]
 8015964:	f7ff fdca 	bl	80154fc <tcp_free_acked_segments>
 8015968:	4602      	mov	r2, r0
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015976:	4a94      	ldr	r2, [pc, #592]	@ (8015bc8 <tcp_receive+0x5d4>)
 8015978:	6878      	ldr	r0, [r7, #4]
 801597a:	f7ff fdbf 	bl	80154fc <tcp_free_acked_segments>
 801597e:	4602      	mov	r2, r0
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015988:	2b00      	cmp	r3, #0
 801598a:	d104      	bne.n	8015996 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015992:	861a      	strh	r2, [r3, #48]	@ 0x30
 8015994:	e002      	b.n	801599c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	2200      	movs	r2, #0
 801599a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	2200      	movs	r2, #0
 80159a0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80159a6:	2b00      	cmp	r3, #0
 80159a8:	d103      	bne.n	80159b2 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	2200      	movs	r2, #0
 80159ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80159b8:	4b84      	ldr	r3, [pc, #528]	@ (8015bcc <tcp_receive+0x5d8>)
 80159ba:	881b      	ldrh	r3, [r3, #0]
 80159bc:	4413      	add	r3, r2
 80159be:	b29a      	uxth	r2, r3
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	8b5b      	ldrh	r3, [r3, #26]
 80159ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d035      	beq.n	8015a3e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d118      	bne.n	8015a0c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d00c      	beq.n	80159fc <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80159ea:	68db      	ldr	r3, [r3, #12]
 80159ec:	685b      	ldr	r3, [r3, #4]
 80159ee:	4618      	mov	r0, r3
 80159f0:	f7fb f861 	bl	8010ab6 <lwip_htonl>
 80159f4:	4603      	mov	r3, r0
 80159f6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	dc20      	bgt.n	8015a3e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	8b5b      	ldrh	r3, [r3, #26]
 8015a00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8015a04:	b29a      	uxth	r2, r3
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015a0a:	e018      	b.n	8015a3e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015a14:	68db      	ldr	r3, [r3, #12]
 8015a16:	685b      	ldr	r3, [r3, #4]
 8015a18:	4618      	mov	r0, r3
 8015a1a:	f7fb f84c 	bl	8010ab6 <lwip_htonl>
 8015a1e:	4603      	mov	r3, r0
 8015a20:	1ae3      	subs	r3, r4, r3
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	dc0b      	bgt.n	8015a3e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	8b5b      	ldrh	r3, [r3, #26]
 8015a2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8015a2e:	b29a      	uxth	r2, r3
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015a34:	e003      	b.n	8015a3e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8015a36:	6878      	ldr	r0, [r7, #4]
 8015a38:	f001 ff70 	bl	801791c <tcp_send_empty_ack>
 8015a3c:	e000      	b.n	8015a40 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015a3e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d05b      	beq.n	8015b00 <tcp_receive+0x50c>
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015a4c:	4b60      	ldr	r3, [pc, #384]	@ (8015bd0 <tcp_receive+0x5dc>)
 8015a4e:	681b      	ldr	r3, [r3, #0]
 8015a50:	1ad3      	subs	r3, r2, r3
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	da54      	bge.n	8015b00 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8015a56:	4b5f      	ldr	r3, [pc, #380]	@ (8015bd4 <tcp_receive+0x5e0>)
 8015a58:	681b      	ldr	r3, [r3, #0]
 8015a5a:	b29a      	uxth	r2, r3
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a60:	b29b      	uxth	r3, r3
 8015a62:	1ad3      	subs	r3, r2, r3
 8015a64:	b29b      	uxth	r3, r3
 8015a66:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8015a6a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8015a74:	10db      	asrs	r3, r3, #3
 8015a76:	b21b      	sxth	r3, r3
 8015a78:	b29b      	uxth	r3, r3
 8015a7a:	1ad3      	subs	r3, r2, r3
 8015a7c:	b29b      	uxth	r3, r3
 8015a7e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8015a82:	687b      	ldr	r3, [r7, #4]
 8015a84:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8015a88:	b29a      	uxth	r2, r3
 8015a8a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8015a8e:	4413      	add	r3, r2
 8015a90:	b29b      	uxth	r3, r3
 8015a92:	b21a      	sxth	r2, r3
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8015a98:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	da05      	bge.n	8015aac <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8015aa0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8015aa4:	425b      	negs	r3, r3
 8015aa6:	b29b      	uxth	r3, r3
 8015aa8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8015aac:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015ab6:	109b      	asrs	r3, r3, #2
 8015ab8:	b21b      	sxth	r3, r3
 8015aba:	b29b      	uxth	r3, r3
 8015abc:	1ad3      	subs	r3, r2, r3
 8015abe:	b29b      	uxth	r3, r3
 8015ac0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015aca:	b29a      	uxth	r2, r3
 8015acc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8015ad0:	4413      	add	r3, r2
 8015ad2:	b29b      	uxth	r3, r3
 8015ad4:	b21a      	sxth	r2, r3
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8015ae0:	10db      	asrs	r3, r3, #3
 8015ae2:	b21b      	sxth	r3, r3
 8015ae4:	b29a      	uxth	r2, r3
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015aec:	b29b      	uxth	r3, r3
 8015aee:	4413      	add	r3, r2
 8015af0:	b29b      	uxth	r3, r3
 8015af2:	b21a      	sxth	r2, r3
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	2200      	movs	r2, #0
 8015afe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8015b00:	4b35      	ldr	r3, [pc, #212]	@ (8015bd8 <tcp_receive+0x5e4>)
 8015b02:	881b      	ldrh	r3, [r3, #0]
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	f000 84df 	beq.w	80164c8 <tcp_receive+0xed4>
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	7d1b      	ldrb	r3, [r3, #20]
 8015b0e:	2b06      	cmp	r3, #6
 8015b10:	f200 84da 	bhi.w	80164c8 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015b18:	4b30      	ldr	r3, [pc, #192]	@ (8015bdc <tcp_receive+0x5e8>)
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	1ad3      	subs	r3, r2, r3
 8015b1e:	3b01      	subs	r3, #1
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	f2c0 808f 	blt.w	8015c44 <tcp_receive+0x650>
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8015bd8 <tcp_receive+0x5e4>)
 8015b2c:	881b      	ldrh	r3, [r3, #0]
 8015b2e:	4619      	mov	r1, r3
 8015b30:	4b2a      	ldr	r3, [pc, #168]	@ (8015bdc <tcp_receive+0x5e8>)
 8015b32:	681b      	ldr	r3, [r3, #0]
 8015b34:	440b      	add	r3, r1
 8015b36:	1ad3      	subs	r3, r2, r3
 8015b38:	3301      	adds	r3, #1
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	f300 8082 	bgt.w	8015c44 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8015b40:	4b27      	ldr	r3, [pc, #156]	@ (8015be0 <tcp_receive+0x5ec>)
 8015b42:	685b      	ldr	r3, [r3, #4]
 8015b44:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015b4a:	4b24      	ldr	r3, [pc, #144]	@ (8015bdc <tcp_receive+0x5e8>)
 8015b4c:	681b      	ldr	r3, [r3, #0]
 8015b4e:	1ad3      	subs	r3, r2, r3
 8015b50:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8015b52:	4b23      	ldr	r3, [pc, #140]	@ (8015be0 <tcp_receive+0x5ec>)
 8015b54:	685b      	ldr	r3, [r3, #4]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d106      	bne.n	8015b68 <tcp_receive+0x574>
 8015b5a:	4b22      	ldr	r3, [pc, #136]	@ (8015be4 <tcp_receive+0x5f0>)
 8015b5c:	f240 5294 	movw	r2, #1428	@ 0x594
 8015b60:	4921      	ldr	r1, [pc, #132]	@ (8015be8 <tcp_receive+0x5f4>)
 8015b62:	4822      	ldr	r0, [pc, #136]	@ (8015bec <tcp_receive+0x5f8>)
 8015b64:	f007 fe46 	bl	801d7f4 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8015b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b6a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8015b6e:	4293      	cmp	r3, r2
 8015b70:	d906      	bls.n	8015b80 <tcp_receive+0x58c>
 8015b72:	4b1c      	ldr	r3, [pc, #112]	@ (8015be4 <tcp_receive+0x5f0>)
 8015b74:	f240 5295 	movw	r2, #1429	@ 0x595
 8015b78:	491d      	ldr	r1, [pc, #116]	@ (8015bf0 <tcp_receive+0x5fc>)
 8015b7a:	481c      	ldr	r0, [pc, #112]	@ (8015bec <tcp_receive+0x5f8>)
 8015b7c:	f007 fe3a 	bl	801d7f4 <iprintf>
      off = (u16_t)off32;
 8015b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b82:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8015b86:	4b16      	ldr	r3, [pc, #88]	@ (8015be0 <tcp_receive+0x5ec>)
 8015b88:	685b      	ldr	r3, [r3, #4]
 8015b8a:	891b      	ldrh	r3, [r3, #8]
 8015b8c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015b90:	429a      	cmp	r2, r3
 8015b92:	d906      	bls.n	8015ba2 <tcp_receive+0x5ae>
 8015b94:	4b13      	ldr	r3, [pc, #76]	@ (8015be4 <tcp_receive+0x5f0>)
 8015b96:	f240 5297 	movw	r2, #1431	@ 0x597
 8015b9a:	4916      	ldr	r1, [pc, #88]	@ (8015bf4 <tcp_receive+0x600>)
 8015b9c:	4813      	ldr	r0, [pc, #76]	@ (8015bec <tcp_receive+0x5f8>)
 8015b9e:	f007 fe29 	bl	801d7f4 <iprintf>
      inseg.len -= off;
 8015ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8015be0 <tcp_receive+0x5ec>)
 8015ba4:	891a      	ldrh	r2, [r3, #8]
 8015ba6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015baa:	1ad3      	subs	r3, r2, r3
 8015bac:	b29a      	uxth	r2, r3
 8015bae:	4b0c      	ldr	r3, [pc, #48]	@ (8015be0 <tcp_receive+0x5ec>)
 8015bb0:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8015bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8015be0 <tcp_receive+0x5ec>)
 8015bb4:	685b      	ldr	r3, [r3, #4]
 8015bb6:	891a      	ldrh	r2, [r3, #8]
 8015bb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015bbc:	1ad3      	subs	r3, r2, r3
 8015bbe:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8015bc0:	e02a      	b.n	8015c18 <tcp_receive+0x624>
 8015bc2:	bf00      	nop
 8015bc4:	0802105c 	.word	0x0802105c
 8015bc8:	08021064 	.word	0x08021064
 8015bcc:	2400cc74 	.word	0x2400cc74
 8015bd0:	2400cc70 	.word	0x2400cc70
 8015bd4:	2400cc34 	.word	0x2400cc34
 8015bd8:	2400cc76 	.word	0x2400cc76
 8015bdc:	2400cc6c 	.word	0x2400cc6c
 8015be0:	2400cc4c 	.word	0x2400cc4c
 8015be4:	08020cf4 	.word	0x08020cf4
 8015be8:	0802106c 	.word	0x0802106c
 8015bec:	08020d40 	.word	0x08020d40
 8015bf0:	0802107c 	.word	0x0802107c
 8015bf4:	0802108c 	.word	0x0802108c
        off -= p->len;
 8015bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015bfa:	895b      	ldrh	r3, [r3, #10]
 8015bfc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015c00:	1ad3      	subs	r3, r2, r3
 8015c02:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8015c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015c08:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015c0a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8015c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015c0e:	2200      	movs	r2, #0
 8015c10:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8015c12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015c14:	681b      	ldr	r3, [r3, #0]
 8015c16:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8015c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015c1a:	895b      	ldrh	r3, [r3, #10]
 8015c1c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015c20:	429a      	cmp	r2, r3
 8015c22:	d8e9      	bhi.n	8015bf8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8015c24:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015c28:	4619      	mov	r1, r3
 8015c2a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8015c2c:	f7fc fb5e 	bl	80122ec <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c34:	4a90      	ldr	r2, [pc, #576]	@ (8015e78 <tcp_receive+0x884>)
 8015c36:	6013      	str	r3, [r2, #0]
 8015c38:	4b90      	ldr	r3, [pc, #576]	@ (8015e7c <tcp_receive+0x888>)
 8015c3a:	68db      	ldr	r3, [r3, #12]
 8015c3c:	4a8e      	ldr	r2, [pc, #568]	@ (8015e78 <tcp_receive+0x884>)
 8015c3e:	6812      	ldr	r2, [r2, #0]
 8015c40:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015c42:	e00d      	b.n	8015c60 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8015c44:	4b8c      	ldr	r3, [pc, #560]	@ (8015e78 <tcp_receive+0x884>)
 8015c46:	681a      	ldr	r2, [r3, #0]
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c4c:	1ad3      	subs	r3, r2, r3
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	da06      	bge.n	8015c60 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	8b5b      	ldrh	r3, [r3, #26]
 8015c56:	f043 0302 	orr.w	r3, r3, #2
 8015c5a:	b29a      	uxth	r2, r3
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015c60:	4b85      	ldr	r3, [pc, #532]	@ (8015e78 <tcp_receive+0x884>)
 8015c62:	681a      	ldr	r2, [r3, #0]
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c68:	1ad3      	subs	r3, r2, r3
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f2c0 8427 	blt.w	80164be <tcp_receive+0xeca>
 8015c70:	4b81      	ldr	r3, [pc, #516]	@ (8015e78 <tcp_receive+0x884>)
 8015c72:	681a      	ldr	r2, [r3, #0]
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c78:	6879      	ldr	r1, [r7, #4]
 8015c7a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015c7c:	440b      	add	r3, r1
 8015c7e:	1ad3      	subs	r3, r2, r3
 8015c80:	3301      	adds	r3, #1
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	f300 841b 	bgt.w	80164be <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015c8c:	4b7a      	ldr	r3, [pc, #488]	@ (8015e78 <tcp_receive+0x884>)
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	429a      	cmp	r2, r3
 8015c92:	f040 8298 	bne.w	80161c6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8015c96:	4b79      	ldr	r3, [pc, #484]	@ (8015e7c <tcp_receive+0x888>)
 8015c98:	891c      	ldrh	r4, [r3, #8]
 8015c9a:	4b78      	ldr	r3, [pc, #480]	@ (8015e7c <tcp_receive+0x888>)
 8015c9c:	68db      	ldr	r3, [r3, #12]
 8015c9e:	899b      	ldrh	r3, [r3, #12]
 8015ca0:	b29b      	uxth	r3, r3
 8015ca2:	4618      	mov	r0, r3
 8015ca4:	f7fa fef2 	bl	8010a8c <lwip_htons>
 8015ca8:	4603      	mov	r3, r0
 8015caa:	b2db      	uxtb	r3, r3
 8015cac:	f003 0303 	and.w	r3, r3, #3
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	d001      	beq.n	8015cb8 <tcp_receive+0x6c4>
 8015cb4:	2301      	movs	r3, #1
 8015cb6:	e000      	b.n	8015cba <tcp_receive+0x6c6>
 8015cb8:	2300      	movs	r3, #0
 8015cba:	4423      	add	r3, r4
 8015cbc:	b29a      	uxth	r2, r3
 8015cbe:	4b70      	ldr	r3, [pc, #448]	@ (8015e80 <tcp_receive+0x88c>)
 8015cc0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015cc6:	4b6e      	ldr	r3, [pc, #440]	@ (8015e80 <tcp_receive+0x88c>)
 8015cc8:	881b      	ldrh	r3, [r3, #0]
 8015cca:	429a      	cmp	r2, r3
 8015ccc:	d274      	bcs.n	8015db8 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015cce:	4b6b      	ldr	r3, [pc, #428]	@ (8015e7c <tcp_receive+0x888>)
 8015cd0:	68db      	ldr	r3, [r3, #12]
 8015cd2:	899b      	ldrh	r3, [r3, #12]
 8015cd4:	b29b      	uxth	r3, r3
 8015cd6:	4618      	mov	r0, r3
 8015cd8:	f7fa fed8 	bl	8010a8c <lwip_htons>
 8015cdc:	4603      	mov	r3, r0
 8015cde:	b2db      	uxtb	r3, r3
 8015ce0:	f003 0301 	and.w	r3, r3, #1
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d01e      	beq.n	8015d26 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8015ce8:	4b64      	ldr	r3, [pc, #400]	@ (8015e7c <tcp_receive+0x888>)
 8015cea:	68db      	ldr	r3, [r3, #12]
 8015cec:	899b      	ldrh	r3, [r3, #12]
 8015cee:	b29b      	uxth	r3, r3
 8015cf0:	b21b      	sxth	r3, r3
 8015cf2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015cf6:	b21c      	sxth	r4, r3
 8015cf8:	4b60      	ldr	r3, [pc, #384]	@ (8015e7c <tcp_receive+0x888>)
 8015cfa:	68db      	ldr	r3, [r3, #12]
 8015cfc:	899b      	ldrh	r3, [r3, #12]
 8015cfe:	b29b      	uxth	r3, r3
 8015d00:	4618      	mov	r0, r3
 8015d02:	f7fa fec3 	bl	8010a8c <lwip_htons>
 8015d06:	4603      	mov	r3, r0
 8015d08:	b2db      	uxtb	r3, r3
 8015d0a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8015d0e:	b29b      	uxth	r3, r3
 8015d10:	4618      	mov	r0, r3
 8015d12:	f7fa febb 	bl	8010a8c <lwip_htons>
 8015d16:	4603      	mov	r3, r0
 8015d18:	b21b      	sxth	r3, r3
 8015d1a:	4323      	orrs	r3, r4
 8015d1c:	b21a      	sxth	r2, r3
 8015d1e:	4b57      	ldr	r3, [pc, #348]	@ (8015e7c <tcp_receive+0x888>)
 8015d20:	68db      	ldr	r3, [r3, #12]
 8015d22:	b292      	uxth	r2, r2
 8015d24:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015d2a:	4b54      	ldr	r3, [pc, #336]	@ (8015e7c <tcp_receive+0x888>)
 8015d2c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015d2e:	4b53      	ldr	r3, [pc, #332]	@ (8015e7c <tcp_receive+0x888>)
 8015d30:	68db      	ldr	r3, [r3, #12]
 8015d32:	899b      	ldrh	r3, [r3, #12]
 8015d34:	b29b      	uxth	r3, r3
 8015d36:	4618      	mov	r0, r3
 8015d38:	f7fa fea8 	bl	8010a8c <lwip_htons>
 8015d3c:	4603      	mov	r3, r0
 8015d3e:	b2db      	uxtb	r3, r3
 8015d40:	f003 0302 	and.w	r3, r3, #2
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d005      	beq.n	8015d54 <tcp_receive+0x760>
            inseg.len -= 1;
 8015d48:	4b4c      	ldr	r3, [pc, #304]	@ (8015e7c <tcp_receive+0x888>)
 8015d4a:	891b      	ldrh	r3, [r3, #8]
 8015d4c:	3b01      	subs	r3, #1
 8015d4e:	b29a      	uxth	r2, r3
 8015d50:	4b4a      	ldr	r3, [pc, #296]	@ (8015e7c <tcp_receive+0x888>)
 8015d52:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8015d54:	4b49      	ldr	r3, [pc, #292]	@ (8015e7c <tcp_receive+0x888>)
 8015d56:	685b      	ldr	r3, [r3, #4]
 8015d58:	4a48      	ldr	r2, [pc, #288]	@ (8015e7c <tcp_receive+0x888>)
 8015d5a:	8912      	ldrh	r2, [r2, #8]
 8015d5c:	4611      	mov	r1, r2
 8015d5e:	4618      	mov	r0, r3
 8015d60:	f7fc f9c4 	bl	80120ec <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8015d64:	4b45      	ldr	r3, [pc, #276]	@ (8015e7c <tcp_receive+0x888>)
 8015d66:	891c      	ldrh	r4, [r3, #8]
 8015d68:	4b44      	ldr	r3, [pc, #272]	@ (8015e7c <tcp_receive+0x888>)
 8015d6a:	68db      	ldr	r3, [r3, #12]
 8015d6c:	899b      	ldrh	r3, [r3, #12]
 8015d6e:	b29b      	uxth	r3, r3
 8015d70:	4618      	mov	r0, r3
 8015d72:	f7fa fe8b 	bl	8010a8c <lwip_htons>
 8015d76:	4603      	mov	r3, r0
 8015d78:	b2db      	uxtb	r3, r3
 8015d7a:	f003 0303 	and.w	r3, r3, #3
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d001      	beq.n	8015d86 <tcp_receive+0x792>
 8015d82:	2301      	movs	r3, #1
 8015d84:	e000      	b.n	8015d88 <tcp_receive+0x794>
 8015d86:	2300      	movs	r3, #0
 8015d88:	4423      	add	r3, r4
 8015d8a:	b29a      	uxth	r2, r3
 8015d8c:	4b3c      	ldr	r3, [pc, #240]	@ (8015e80 <tcp_receive+0x88c>)
 8015d8e:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015d90:	4b3b      	ldr	r3, [pc, #236]	@ (8015e80 <tcp_receive+0x88c>)
 8015d92:	881b      	ldrh	r3, [r3, #0]
 8015d94:	461a      	mov	r2, r3
 8015d96:	4b38      	ldr	r3, [pc, #224]	@ (8015e78 <tcp_receive+0x884>)
 8015d98:	681b      	ldr	r3, [r3, #0]
 8015d9a:	441a      	add	r2, r3
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015da0:	6879      	ldr	r1, [r7, #4]
 8015da2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015da4:	440b      	add	r3, r1
 8015da6:	429a      	cmp	r2, r3
 8015da8:	d006      	beq.n	8015db8 <tcp_receive+0x7c4>
 8015daa:	4b36      	ldr	r3, [pc, #216]	@ (8015e84 <tcp_receive+0x890>)
 8015dac:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8015db0:	4935      	ldr	r1, [pc, #212]	@ (8015e88 <tcp_receive+0x894>)
 8015db2:	4836      	ldr	r0, [pc, #216]	@ (8015e8c <tcp_receive+0x898>)
 8015db4:	f007 fd1e 	bl	801d7f4 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	f000 80e6 	beq.w	8015f8e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015dc2:	4b2e      	ldr	r3, [pc, #184]	@ (8015e7c <tcp_receive+0x888>)
 8015dc4:	68db      	ldr	r3, [r3, #12]
 8015dc6:	899b      	ldrh	r3, [r3, #12]
 8015dc8:	b29b      	uxth	r3, r3
 8015dca:	4618      	mov	r0, r3
 8015dcc:	f7fa fe5e 	bl	8010a8c <lwip_htons>
 8015dd0:	4603      	mov	r3, r0
 8015dd2:	b2db      	uxtb	r3, r3
 8015dd4:	f003 0301 	and.w	r3, r3, #1
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d010      	beq.n	8015dfe <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8015ddc:	e00a      	b.n	8015df4 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015de2:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015de8:	681a      	ldr	r2, [r3, #0]
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8015dee:	68f8      	ldr	r0, [r7, #12]
 8015df0:	f7fd fd93 	bl	801391a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d1f0      	bne.n	8015dde <tcp_receive+0x7ea>
 8015dfc:	e0c7      	b.n	8015f8e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8015e04:	e051      	b.n	8015eaa <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015e08:	68db      	ldr	r3, [r3, #12]
 8015e0a:	899b      	ldrh	r3, [r3, #12]
 8015e0c:	b29b      	uxth	r3, r3
 8015e0e:	4618      	mov	r0, r3
 8015e10:	f7fa fe3c 	bl	8010a8c <lwip_htons>
 8015e14:	4603      	mov	r3, r0
 8015e16:	b2db      	uxtb	r3, r3
 8015e18:	f003 0301 	and.w	r3, r3, #1
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d03c      	beq.n	8015e9a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8015e20:	4b16      	ldr	r3, [pc, #88]	@ (8015e7c <tcp_receive+0x888>)
 8015e22:	68db      	ldr	r3, [r3, #12]
 8015e24:	899b      	ldrh	r3, [r3, #12]
 8015e26:	b29b      	uxth	r3, r3
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f7fa fe2f 	bl	8010a8c <lwip_htons>
 8015e2e:	4603      	mov	r3, r0
 8015e30:	b2db      	uxtb	r3, r3
 8015e32:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d12f      	bne.n	8015e9a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8015e3a:	4b10      	ldr	r3, [pc, #64]	@ (8015e7c <tcp_receive+0x888>)
 8015e3c:	68db      	ldr	r3, [r3, #12]
 8015e3e:	899b      	ldrh	r3, [r3, #12]
 8015e40:	b29c      	uxth	r4, r3
 8015e42:	2001      	movs	r0, #1
 8015e44:	f7fa fe22 	bl	8010a8c <lwip_htons>
 8015e48:	4603      	mov	r3, r0
 8015e4a:	461a      	mov	r2, r3
 8015e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8015e7c <tcp_receive+0x888>)
 8015e4e:	68db      	ldr	r3, [r3, #12]
 8015e50:	4322      	orrs	r2, r4
 8015e52:	b292      	uxth	r2, r2
 8015e54:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8015e56:	4b09      	ldr	r3, [pc, #36]	@ (8015e7c <tcp_receive+0x888>)
 8015e58:	891c      	ldrh	r4, [r3, #8]
 8015e5a:	4b08      	ldr	r3, [pc, #32]	@ (8015e7c <tcp_receive+0x888>)
 8015e5c:	68db      	ldr	r3, [r3, #12]
 8015e5e:	899b      	ldrh	r3, [r3, #12]
 8015e60:	b29b      	uxth	r3, r3
 8015e62:	4618      	mov	r0, r3
 8015e64:	f7fa fe12 	bl	8010a8c <lwip_htons>
 8015e68:	4603      	mov	r3, r0
 8015e6a:	b2db      	uxtb	r3, r3
 8015e6c:	f003 0303 	and.w	r3, r3, #3
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d00d      	beq.n	8015e90 <tcp_receive+0x89c>
 8015e74:	2301      	movs	r3, #1
 8015e76:	e00c      	b.n	8015e92 <tcp_receive+0x89e>
 8015e78:	2400cc6c 	.word	0x2400cc6c
 8015e7c:	2400cc4c 	.word	0x2400cc4c
 8015e80:	2400cc76 	.word	0x2400cc76
 8015e84:	08020cf4 	.word	0x08020cf4
 8015e88:	0802109c 	.word	0x0802109c
 8015e8c:	08020d40 	.word	0x08020d40
 8015e90:	2300      	movs	r3, #0
 8015e92:	4423      	add	r3, r4
 8015e94:	b29a      	uxth	r2, r3
 8015e96:	4b98      	ldr	r3, [pc, #608]	@ (80160f8 <tcp_receive+0xb04>)
 8015e98:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8015e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015e9c:	613b      	str	r3, [r7, #16]
              next = next->next;
 8015e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8015ea4:	6938      	ldr	r0, [r7, #16]
 8015ea6:	f7fd fd38 	bl	801391a <tcp_seg_free>
            while (next &&
 8015eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d00e      	beq.n	8015ece <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015eb0:	4b91      	ldr	r3, [pc, #580]	@ (80160f8 <tcp_receive+0xb04>)
 8015eb2:	881b      	ldrh	r3, [r3, #0]
 8015eb4:	461a      	mov	r2, r3
 8015eb6:	4b91      	ldr	r3, [pc, #580]	@ (80160fc <tcp_receive+0xb08>)
 8015eb8:	681b      	ldr	r3, [r3, #0]
 8015eba:	441a      	add	r2, r3
 8015ebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ebe:	68db      	ldr	r3, [r3, #12]
 8015ec0:	685b      	ldr	r3, [r3, #4]
 8015ec2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015ec4:	8909      	ldrh	r1, [r1, #8]
 8015ec6:	440b      	add	r3, r1
 8015ec8:	1ad3      	subs	r3, r2, r3
            while (next &&
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	da9b      	bge.n	8015e06 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8015ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d059      	beq.n	8015f88 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8015ed4:	4b88      	ldr	r3, [pc, #544]	@ (80160f8 <tcp_receive+0xb04>)
 8015ed6:	881b      	ldrh	r3, [r3, #0]
 8015ed8:	461a      	mov	r2, r3
 8015eda:	4b88      	ldr	r3, [pc, #544]	@ (80160fc <tcp_receive+0xb08>)
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	441a      	add	r2, r3
 8015ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ee2:	68db      	ldr	r3, [r3, #12]
 8015ee4:	685b      	ldr	r3, [r3, #4]
 8015ee6:	1ad3      	subs	r3, r2, r3
            if (next &&
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	dd4d      	ble.n	8015f88 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8015eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015eee:	68db      	ldr	r3, [r3, #12]
 8015ef0:	685b      	ldr	r3, [r3, #4]
 8015ef2:	b29a      	uxth	r2, r3
 8015ef4:	4b81      	ldr	r3, [pc, #516]	@ (80160fc <tcp_receive+0xb08>)
 8015ef6:	681b      	ldr	r3, [r3, #0]
 8015ef8:	b29b      	uxth	r3, r3
 8015efa:	1ad3      	subs	r3, r2, r3
 8015efc:	b29a      	uxth	r2, r3
 8015efe:	4b80      	ldr	r3, [pc, #512]	@ (8016100 <tcp_receive+0xb0c>)
 8015f00:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015f02:	4b7f      	ldr	r3, [pc, #508]	@ (8016100 <tcp_receive+0xb0c>)
 8015f04:	68db      	ldr	r3, [r3, #12]
 8015f06:	899b      	ldrh	r3, [r3, #12]
 8015f08:	b29b      	uxth	r3, r3
 8015f0a:	4618      	mov	r0, r3
 8015f0c:	f7fa fdbe 	bl	8010a8c <lwip_htons>
 8015f10:	4603      	mov	r3, r0
 8015f12:	b2db      	uxtb	r3, r3
 8015f14:	f003 0302 	and.w	r3, r3, #2
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d005      	beq.n	8015f28 <tcp_receive+0x934>
                inseg.len -= 1;
 8015f1c:	4b78      	ldr	r3, [pc, #480]	@ (8016100 <tcp_receive+0xb0c>)
 8015f1e:	891b      	ldrh	r3, [r3, #8]
 8015f20:	3b01      	subs	r3, #1
 8015f22:	b29a      	uxth	r2, r3
 8015f24:	4b76      	ldr	r3, [pc, #472]	@ (8016100 <tcp_receive+0xb0c>)
 8015f26:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8015f28:	4b75      	ldr	r3, [pc, #468]	@ (8016100 <tcp_receive+0xb0c>)
 8015f2a:	685b      	ldr	r3, [r3, #4]
 8015f2c:	4a74      	ldr	r2, [pc, #464]	@ (8016100 <tcp_receive+0xb0c>)
 8015f2e:	8912      	ldrh	r2, [r2, #8]
 8015f30:	4611      	mov	r1, r2
 8015f32:	4618      	mov	r0, r3
 8015f34:	f7fc f8da 	bl	80120ec <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8015f38:	4b71      	ldr	r3, [pc, #452]	@ (8016100 <tcp_receive+0xb0c>)
 8015f3a:	891c      	ldrh	r4, [r3, #8]
 8015f3c:	4b70      	ldr	r3, [pc, #448]	@ (8016100 <tcp_receive+0xb0c>)
 8015f3e:	68db      	ldr	r3, [r3, #12]
 8015f40:	899b      	ldrh	r3, [r3, #12]
 8015f42:	b29b      	uxth	r3, r3
 8015f44:	4618      	mov	r0, r3
 8015f46:	f7fa fda1 	bl	8010a8c <lwip_htons>
 8015f4a:	4603      	mov	r3, r0
 8015f4c:	b2db      	uxtb	r3, r3
 8015f4e:	f003 0303 	and.w	r3, r3, #3
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	d001      	beq.n	8015f5a <tcp_receive+0x966>
 8015f56:	2301      	movs	r3, #1
 8015f58:	e000      	b.n	8015f5c <tcp_receive+0x968>
 8015f5a:	2300      	movs	r3, #0
 8015f5c:	4423      	add	r3, r4
 8015f5e:	b29a      	uxth	r2, r3
 8015f60:	4b65      	ldr	r3, [pc, #404]	@ (80160f8 <tcp_receive+0xb04>)
 8015f62:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8015f64:	4b64      	ldr	r3, [pc, #400]	@ (80160f8 <tcp_receive+0xb04>)
 8015f66:	881b      	ldrh	r3, [r3, #0]
 8015f68:	461a      	mov	r2, r3
 8015f6a:	4b64      	ldr	r3, [pc, #400]	@ (80160fc <tcp_receive+0xb08>)
 8015f6c:	681b      	ldr	r3, [r3, #0]
 8015f6e:	441a      	add	r2, r3
 8015f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015f72:	68db      	ldr	r3, [r3, #12]
 8015f74:	685b      	ldr	r3, [r3, #4]
 8015f76:	429a      	cmp	r2, r3
 8015f78:	d006      	beq.n	8015f88 <tcp_receive+0x994>
 8015f7a:	4b62      	ldr	r3, [pc, #392]	@ (8016104 <tcp_receive+0xb10>)
 8015f7c:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8015f80:	4961      	ldr	r1, [pc, #388]	@ (8016108 <tcp_receive+0xb14>)
 8015f82:	4862      	ldr	r0, [pc, #392]	@ (801610c <tcp_receive+0xb18>)
 8015f84:	f007 fc36 	bl	801d7f4 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015f8c:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015f8e:	4b5a      	ldr	r3, [pc, #360]	@ (80160f8 <tcp_receive+0xb04>)
 8015f90:	881b      	ldrh	r3, [r3, #0]
 8015f92:	461a      	mov	r2, r3
 8015f94:	4b59      	ldr	r3, [pc, #356]	@ (80160fc <tcp_receive+0xb08>)
 8015f96:	681b      	ldr	r3, [r3, #0]
 8015f98:	441a      	add	r2, r3
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015fa2:	4b55      	ldr	r3, [pc, #340]	@ (80160f8 <tcp_receive+0xb04>)
 8015fa4:	881b      	ldrh	r3, [r3, #0]
 8015fa6:	429a      	cmp	r2, r3
 8015fa8:	d206      	bcs.n	8015fb8 <tcp_receive+0x9c4>
 8015faa:	4b56      	ldr	r3, [pc, #344]	@ (8016104 <tcp_receive+0xb10>)
 8015fac:	f240 6207 	movw	r2, #1543	@ 0x607
 8015fb0:	4957      	ldr	r1, [pc, #348]	@ (8016110 <tcp_receive+0xb1c>)
 8015fb2:	4856      	ldr	r0, [pc, #344]	@ (801610c <tcp_receive+0xb18>)
 8015fb4:	f007 fc1e 	bl	801d7f4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015fbc:	4b4e      	ldr	r3, [pc, #312]	@ (80160f8 <tcp_receive+0xb04>)
 8015fbe:	881b      	ldrh	r3, [r3, #0]
 8015fc0:	1ad3      	subs	r3, r2, r3
 8015fc2:	b29a      	uxth	r2, r3
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015fc8:	6878      	ldr	r0, [r7, #4]
 8015fca:	f7fc ffc5 	bl	8012f58 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8015fce:	4b4c      	ldr	r3, [pc, #304]	@ (8016100 <tcp_receive+0xb0c>)
 8015fd0:	685b      	ldr	r3, [r3, #4]
 8015fd2:	891b      	ldrh	r3, [r3, #8]
 8015fd4:	2b00      	cmp	r3, #0
 8015fd6:	d006      	beq.n	8015fe6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8015fd8:	4b49      	ldr	r3, [pc, #292]	@ (8016100 <tcp_receive+0xb0c>)
 8015fda:	685b      	ldr	r3, [r3, #4]
 8015fdc:	4a4d      	ldr	r2, [pc, #308]	@ (8016114 <tcp_receive+0xb20>)
 8015fde:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8015fe0:	4b47      	ldr	r3, [pc, #284]	@ (8016100 <tcp_receive+0xb0c>)
 8015fe2:	2200      	movs	r2, #0
 8015fe4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015fe6:	4b46      	ldr	r3, [pc, #280]	@ (8016100 <tcp_receive+0xb0c>)
 8015fe8:	68db      	ldr	r3, [r3, #12]
 8015fea:	899b      	ldrh	r3, [r3, #12]
 8015fec:	b29b      	uxth	r3, r3
 8015fee:	4618      	mov	r0, r3
 8015ff0:	f7fa fd4c 	bl	8010a8c <lwip_htons>
 8015ff4:	4603      	mov	r3, r0
 8015ff6:	b2db      	uxtb	r3, r3
 8015ff8:	f003 0301 	and.w	r3, r3, #1
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	f000 80b8 	beq.w	8016172 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8016002:	4b45      	ldr	r3, [pc, #276]	@ (8016118 <tcp_receive+0xb24>)
 8016004:	781b      	ldrb	r3, [r3, #0]
 8016006:	f043 0320 	orr.w	r3, r3, #32
 801600a:	b2da      	uxtb	r2, r3
 801600c:	4b42      	ldr	r3, [pc, #264]	@ (8016118 <tcp_receive+0xb24>)
 801600e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8016010:	e0af      	b.n	8016172 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016016:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801601c:	68db      	ldr	r3, [r3, #12]
 801601e:	685b      	ldr	r3, [r3, #4]
 8016020:	4a36      	ldr	r2, [pc, #216]	@ (80160fc <tcp_receive+0xb08>)
 8016022:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8016024:	68bb      	ldr	r3, [r7, #8]
 8016026:	891b      	ldrh	r3, [r3, #8]
 8016028:	461c      	mov	r4, r3
 801602a:	68bb      	ldr	r3, [r7, #8]
 801602c:	68db      	ldr	r3, [r3, #12]
 801602e:	899b      	ldrh	r3, [r3, #12]
 8016030:	b29b      	uxth	r3, r3
 8016032:	4618      	mov	r0, r3
 8016034:	f7fa fd2a 	bl	8010a8c <lwip_htons>
 8016038:	4603      	mov	r3, r0
 801603a:	b2db      	uxtb	r3, r3
 801603c:	f003 0303 	and.w	r3, r3, #3
 8016040:	2b00      	cmp	r3, #0
 8016042:	d001      	beq.n	8016048 <tcp_receive+0xa54>
 8016044:	2301      	movs	r3, #1
 8016046:	e000      	b.n	801604a <tcp_receive+0xa56>
 8016048:	2300      	movs	r3, #0
 801604a:	191a      	adds	r2, r3, r4
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016050:	441a      	add	r2, r3
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801605a:	461c      	mov	r4, r3
 801605c:	68bb      	ldr	r3, [r7, #8]
 801605e:	891b      	ldrh	r3, [r3, #8]
 8016060:	461d      	mov	r5, r3
 8016062:	68bb      	ldr	r3, [r7, #8]
 8016064:	68db      	ldr	r3, [r3, #12]
 8016066:	899b      	ldrh	r3, [r3, #12]
 8016068:	b29b      	uxth	r3, r3
 801606a:	4618      	mov	r0, r3
 801606c:	f7fa fd0e 	bl	8010a8c <lwip_htons>
 8016070:	4603      	mov	r3, r0
 8016072:	b2db      	uxtb	r3, r3
 8016074:	f003 0303 	and.w	r3, r3, #3
 8016078:	2b00      	cmp	r3, #0
 801607a:	d001      	beq.n	8016080 <tcp_receive+0xa8c>
 801607c:	2301      	movs	r3, #1
 801607e:	e000      	b.n	8016082 <tcp_receive+0xa8e>
 8016080:	2300      	movs	r3, #0
 8016082:	442b      	add	r3, r5
 8016084:	429c      	cmp	r4, r3
 8016086:	d206      	bcs.n	8016096 <tcp_receive+0xaa2>
 8016088:	4b1e      	ldr	r3, [pc, #120]	@ (8016104 <tcp_receive+0xb10>)
 801608a:	f240 622b 	movw	r2, #1579	@ 0x62b
 801608e:	4923      	ldr	r1, [pc, #140]	@ (801611c <tcp_receive+0xb28>)
 8016090:	481e      	ldr	r0, [pc, #120]	@ (801610c <tcp_receive+0xb18>)
 8016092:	f007 fbaf 	bl	801d7f4 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8016096:	68bb      	ldr	r3, [r7, #8]
 8016098:	891b      	ldrh	r3, [r3, #8]
 801609a:	461c      	mov	r4, r3
 801609c:	68bb      	ldr	r3, [r7, #8]
 801609e:	68db      	ldr	r3, [r3, #12]
 80160a0:	899b      	ldrh	r3, [r3, #12]
 80160a2:	b29b      	uxth	r3, r3
 80160a4:	4618      	mov	r0, r3
 80160a6:	f7fa fcf1 	bl	8010a8c <lwip_htons>
 80160aa:	4603      	mov	r3, r0
 80160ac:	b2db      	uxtb	r3, r3
 80160ae:	f003 0303 	and.w	r3, r3, #3
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d001      	beq.n	80160ba <tcp_receive+0xac6>
 80160b6:	2301      	movs	r3, #1
 80160b8:	e000      	b.n	80160bc <tcp_receive+0xac8>
 80160ba:	2300      	movs	r3, #0
 80160bc:	1919      	adds	r1, r3, r4
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80160c2:	b28b      	uxth	r3, r1
 80160c4:	1ad3      	subs	r3, r2, r3
 80160c6:	b29a      	uxth	r2, r3
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80160cc:	6878      	ldr	r0, [r7, #4]
 80160ce:	f7fc ff43 	bl	8012f58 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80160d2:	68bb      	ldr	r3, [r7, #8]
 80160d4:	685b      	ldr	r3, [r3, #4]
 80160d6:	891b      	ldrh	r3, [r3, #8]
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d028      	beq.n	801612e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80160dc:	4b0d      	ldr	r3, [pc, #52]	@ (8016114 <tcp_receive+0xb20>)
 80160de:	681b      	ldr	r3, [r3, #0]
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	d01d      	beq.n	8016120 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80160e4:	4b0b      	ldr	r3, [pc, #44]	@ (8016114 <tcp_receive+0xb20>)
 80160e6:	681a      	ldr	r2, [r3, #0]
 80160e8:	68bb      	ldr	r3, [r7, #8]
 80160ea:	685b      	ldr	r3, [r3, #4]
 80160ec:	4619      	mov	r1, r3
 80160ee:	4610      	mov	r0, r2
 80160f0:	f7fc fa50 	bl	8012594 <pbuf_cat>
 80160f4:	e018      	b.n	8016128 <tcp_receive+0xb34>
 80160f6:	bf00      	nop
 80160f8:	2400cc76 	.word	0x2400cc76
 80160fc:	2400cc6c 	.word	0x2400cc6c
 8016100:	2400cc4c 	.word	0x2400cc4c
 8016104:	08020cf4 	.word	0x08020cf4
 8016108:	080210d4 	.word	0x080210d4
 801610c:	08020d40 	.word	0x08020d40
 8016110:	08021110 	.word	0x08021110
 8016114:	2400cc7c 	.word	0x2400cc7c
 8016118:	2400cc79 	.word	0x2400cc79
 801611c:	08021130 	.word	0x08021130
            } else {
              recv_data = cseg->p;
 8016120:	68bb      	ldr	r3, [r7, #8]
 8016122:	685b      	ldr	r3, [r3, #4]
 8016124:	4a70      	ldr	r2, [pc, #448]	@ (80162e8 <tcp_receive+0xcf4>)
 8016126:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8016128:	68bb      	ldr	r3, [r7, #8]
 801612a:	2200      	movs	r2, #0
 801612c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801612e:	68bb      	ldr	r3, [r7, #8]
 8016130:	68db      	ldr	r3, [r3, #12]
 8016132:	899b      	ldrh	r3, [r3, #12]
 8016134:	b29b      	uxth	r3, r3
 8016136:	4618      	mov	r0, r3
 8016138:	f7fa fca8 	bl	8010a8c <lwip_htons>
 801613c:	4603      	mov	r3, r0
 801613e:	b2db      	uxtb	r3, r3
 8016140:	f003 0301 	and.w	r3, r3, #1
 8016144:	2b00      	cmp	r3, #0
 8016146:	d00d      	beq.n	8016164 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8016148:	4b68      	ldr	r3, [pc, #416]	@ (80162ec <tcp_receive+0xcf8>)
 801614a:	781b      	ldrb	r3, [r3, #0]
 801614c:	f043 0320 	orr.w	r3, r3, #32
 8016150:	b2da      	uxtb	r2, r3
 8016152:	4b66      	ldr	r3, [pc, #408]	@ (80162ec <tcp_receive+0xcf8>)
 8016154:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	7d1b      	ldrb	r3, [r3, #20]
 801615a:	2b04      	cmp	r3, #4
 801615c:	d102      	bne.n	8016164 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	2207      	movs	r2, #7
 8016162:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8016164:	68bb      	ldr	r3, [r7, #8]
 8016166:	681a      	ldr	r2, [r3, #0]
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801616c:	68b8      	ldr	r0, [r7, #8]
 801616e:	f7fd fbd4 	bl	801391a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016176:	2b00      	cmp	r3, #0
 8016178:	d008      	beq.n	801618c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801617e:	68db      	ldr	r3, [r3, #12]
 8016180:	685a      	ldr	r2, [r3, #4]
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8016186:	429a      	cmp	r2, r3
 8016188:	f43f af43 	beq.w	8016012 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	8b5b      	ldrh	r3, [r3, #26]
 8016190:	f003 0301 	and.w	r3, r3, #1
 8016194:	2b00      	cmp	r3, #0
 8016196:	d00e      	beq.n	80161b6 <tcp_receive+0xbc2>
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	8b5b      	ldrh	r3, [r3, #26]
 801619c:	f023 0301 	bic.w	r3, r3, #1
 80161a0:	b29a      	uxth	r2, r3
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	835a      	strh	r2, [r3, #26]
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	8b5b      	ldrh	r3, [r3, #26]
 80161aa:	f043 0302 	orr.w	r3, r3, #2
 80161ae:	b29a      	uxth	r2, r3
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80161b4:	e187      	b.n	80164c6 <tcp_receive+0xed2>
        tcp_ack(pcb);
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	8b5b      	ldrh	r3, [r3, #26]
 80161ba:	f043 0301 	orr.w	r3, r3, #1
 80161be:	b29a      	uxth	r2, r3
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80161c4:	e17f      	b.n	80164c6 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d106      	bne.n	80161dc <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80161ce:	4848      	ldr	r0, [pc, #288]	@ (80162f0 <tcp_receive+0xcfc>)
 80161d0:	f7fd fbbc 	bl	801394c <tcp_seg_copy>
 80161d4:	4602      	mov	r2, r0
 80161d6:	687b      	ldr	r3, [r7, #4]
 80161d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80161da:	e16c      	b.n	80164b6 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80161dc:	2300      	movs	r3, #0
 80161de:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80161e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80161e6:	e156      	b.n	8016496 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80161e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161ea:	68db      	ldr	r3, [r3, #12]
 80161ec:	685a      	ldr	r2, [r3, #4]
 80161ee:	4b41      	ldr	r3, [pc, #260]	@ (80162f4 <tcp_receive+0xd00>)
 80161f0:	681b      	ldr	r3, [r3, #0]
 80161f2:	429a      	cmp	r2, r3
 80161f4:	d11d      	bne.n	8016232 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80161f6:	4b3e      	ldr	r3, [pc, #248]	@ (80162f0 <tcp_receive+0xcfc>)
 80161f8:	891a      	ldrh	r2, [r3, #8]
 80161fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161fc:	891b      	ldrh	r3, [r3, #8]
 80161fe:	429a      	cmp	r2, r3
 8016200:	f240 814e 	bls.w	80164a0 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016204:	483a      	ldr	r0, [pc, #232]	@ (80162f0 <tcp_receive+0xcfc>)
 8016206:	f7fd fba1 	bl	801394c <tcp_seg_copy>
 801620a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801620c:	697b      	ldr	r3, [r7, #20]
 801620e:	2b00      	cmp	r3, #0
 8016210:	f000 8148 	beq.w	80164a4 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8016214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016216:	2b00      	cmp	r3, #0
 8016218:	d003      	beq.n	8016222 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801621a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801621c:	697a      	ldr	r2, [r7, #20]
 801621e:	601a      	str	r2, [r3, #0]
 8016220:	e002      	b.n	8016228 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	697a      	ldr	r2, [r7, #20]
 8016226:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8016228:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801622a:	6978      	ldr	r0, [r7, #20]
 801622c:	f7ff f8de 	bl	80153ec <tcp_oos_insert_segment>
                }
                break;
 8016230:	e138      	b.n	80164a4 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8016232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016234:	2b00      	cmp	r3, #0
 8016236:	d117      	bne.n	8016268 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8016238:	4b2e      	ldr	r3, [pc, #184]	@ (80162f4 <tcp_receive+0xd00>)
 801623a:	681a      	ldr	r2, [r3, #0]
 801623c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801623e:	68db      	ldr	r3, [r3, #12]
 8016240:	685b      	ldr	r3, [r3, #4]
 8016242:	1ad3      	subs	r3, r2, r3
 8016244:	2b00      	cmp	r3, #0
 8016246:	da57      	bge.n	80162f8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016248:	4829      	ldr	r0, [pc, #164]	@ (80162f0 <tcp_receive+0xcfc>)
 801624a:	f7fd fb7f 	bl	801394c <tcp_seg_copy>
 801624e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8016250:	69bb      	ldr	r3, [r7, #24]
 8016252:	2b00      	cmp	r3, #0
 8016254:	f000 8128 	beq.w	80164a8 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	69ba      	ldr	r2, [r7, #24]
 801625c:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801625e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016260:	69b8      	ldr	r0, [r7, #24]
 8016262:	f7ff f8c3 	bl	80153ec <tcp_oos_insert_segment>
                  }
                  break;
 8016266:	e11f      	b.n	80164a8 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8016268:	4b22      	ldr	r3, [pc, #136]	@ (80162f4 <tcp_receive+0xd00>)
 801626a:	681a      	ldr	r2, [r3, #0]
 801626c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801626e:	68db      	ldr	r3, [r3, #12]
 8016270:	685b      	ldr	r3, [r3, #4]
 8016272:	1ad3      	subs	r3, r2, r3
 8016274:	3b01      	subs	r3, #1
 8016276:	2b00      	cmp	r3, #0
 8016278:	db3e      	blt.n	80162f8 <tcp_receive+0xd04>
 801627a:	4b1e      	ldr	r3, [pc, #120]	@ (80162f4 <tcp_receive+0xd00>)
 801627c:	681a      	ldr	r2, [r3, #0]
 801627e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016280:	68db      	ldr	r3, [r3, #12]
 8016282:	685b      	ldr	r3, [r3, #4]
 8016284:	1ad3      	subs	r3, r2, r3
 8016286:	3301      	adds	r3, #1
 8016288:	2b00      	cmp	r3, #0
 801628a:	dc35      	bgt.n	80162f8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801628c:	4818      	ldr	r0, [pc, #96]	@ (80162f0 <tcp_receive+0xcfc>)
 801628e:	f7fd fb5d 	bl	801394c <tcp_seg_copy>
 8016292:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8016294:	69fb      	ldr	r3, [r7, #28]
 8016296:	2b00      	cmp	r3, #0
 8016298:	f000 8108 	beq.w	80164ac <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801629c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801629e:	68db      	ldr	r3, [r3, #12]
 80162a0:	685b      	ldr	r3, [r3, #4]
 80162a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80162a4:	8912      	ldrh	r2, [r2, #8]
 80162a6:	441a      	add	r2, r3
 80162a8:	4b12      	ldr	r3, [pc, #72]	@ (80162f4 <tcp_receive+0xd00>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	1ad3      	subs	r3, r2, r3
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	dd12      	ble.n	80162d8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80162b2:	4b10      	ldr	r3, [pc, #64]	@ (80162f4 <tcp_receive+0xd00>)
 80162b4:	681b      	ldr	r3, [r3, #0]
 80162b6:	b29a      	uxth	r2, r3
 80162b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162ba:	68db      	ldr	r3, [r3, #12]
 80162bc:	685b      	ldr	r3, [r3, #4]
 80162be:	b29b      	uxth	r3, r3
 80162c0:	1ad3      	subs	r3, r2, r3
 80162c2:	b29a      	uxth	r2, r3
 80162c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162c6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80162c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162ca:	685a      	ldr	r2, [r3, #4]
 80162cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162ce:	891b      	ldrh	r3, [r3, #8]
 80162d0:	4619      	mov	r1, r3
 80162d2:	4610      	mov	r0, r2
 80162d4:	f7fb ff0a 	bl	80120ec <pbuf_realloc>
                    }
                    prev->next = cseg;
 80162d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162da:	69fa      	ldr	r2, [r7, #28]
 80162dc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80162de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80162e0:	69f8      	ldr	r0, [r7, #28]
 80162e2:	f7ff f883 	bl	80153ec <tcp_oos_insert_segment>
                  }
                  break;
 80162e6:	e0e1      	b.n	80164ac <tcp_receive+0xeb8>
 80162e8:	2400cc7c 	.word	0x2400cc7c
 80162ec:	2400cc79 	.word	0x2400cc79
 80162f0:	2400cc4c 	.word	0x2400cc4c
 80162f4:	2400cc6c 	.word	0x2400cc6c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80162f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162fa:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80162fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162fe:	681b      	ldr	r3, [r3, #0]
 8016300:	2b00      	cmp	r3, #0
 8016302:	f040 80c5 	bne.w	8016490 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8016306:	4b7f      	ldr	r3, [pc, #508]	@ (8016504 <tcp_receive+0xf10>)
 8016308:	681a      	ldr	r2, [r3, #0]
 801630a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801630c:	68db      	ldr	r3, [r3, #12]
 801630e:	685b      	ldr	r3, [r3, #4]
 8016310:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8016312:	2b00      	cmp	r3, #0
 8016314:	f340 80bc 	ble.w	8016490 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801631a:	68db      	ldr	r3, [r3, #12]
 801631c:	899b      	ldrh	r3, [r3, #12]
 801631e:	b29b      	uxth	r3, r3
 8016320:	4618      	mov	r0, r3
 8016322:	f7fa fbb3 	bl	8010a8c <lwip_htons>
 8016326:	4603      	mov	r3, r0
 8016328:	b2db      	uxtb	r3, r3
 801632a:	f003 0301 	and.w	r3, r3, #1
 801632e:	2b00      	cmp	r3, #0
 8016330:	f040 80be 	bne.w	80164b0 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8016334:	4874      	ldr	r0, [pc, #464]	@ (8016508 <tcp_receive+0xf14>)
 8016336:	f7fd fb09 	bl	801394c <tcp_seg_copy>
 801633a:	4602      	mov	r2, r0
 801633c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801633e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8016340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	2b00      	cmp	r3, #0
 8016346:	f000 80b5 	beq.w	80164b4 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801634a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801634c:	68db      	ldr	r3, [r3, #12]
 801634e:	685b      	ldr	r3, [r3, #4]
 8016350:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016352:	8912      	ldrh	r2, [r2, #8]
 8016354:	441a      	add	r2, r3
 8016356:	4b6b      	ldr	r3, [pc, #428]	@ (8016504 <tcp_receive+0xf10>)
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	1ad3      	subs	r3, r2, r3
 801635c:	2b00      	cmp	r3, #0
 801635e:	dd12      	ble.n	8016386 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8016360:	4b68      	ldr	r3, [pc, #416]	@ (8016504 <tcp_receive+0xf10>)
 8016362:	681b      	ldr	r3, [r3, #0]
 8016364:	b29a      	uxth	r2, r3
 8016366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016368:	68db      	ldr	r3, [r3, #12]
 801636a:	685b      	ldr	r3, [r3, #4]
 801636c:	b29b      	uxth	r3, r3
 801636e:	1ad3      	subs	r3, r2, r3
 8016370:	b29a      	uxth	r2, r3
 8016372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016374:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8016376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016378:	685a      	ldr	r2, [r3, #4]
 801637a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801637c:	891b      	ldrh	r3, [r3, #8]
 801637e:	4619      	mov	r1, r3
 8016380:	4610      	mov	r0, r2
 8016382:	f7fb feb3 	bl	80120ec <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8016386:	4b61      	ldr	r3, [pc, #388]	@ (801650c <tcp_receive+0xf18>)
 8016388:	881b      	ldrh	r3, [r3, #0]
 801638a:	461a      	mov	r2, r3
 801638c:	4b5d      	ldr	r3, [pc, #372]	@ (8016504 <tcp_receive+0xf10>)
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	441a      	add	r2, r3
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016396:	6879      	ldr	r1, [r7, #4]
 8016398:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801639a:	440b      	add	r3, r1
 801639c:	1ad3      	subs	r3, r2, r3
 801639e:	2b00      	cmp	r3, #0
 80163a0:	f340 8088 	ble.w	80164b4 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80163a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163a6:	681b      	ldr	r3, [r3, #0]
 80163a8:	68db      	ldr	r3, [r3, #12]
 80163aa:	899b      	ldrh	r3, [r3, #12]
 80163ac:	b29b      	uxth	r3, r3
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7fa fb6c 	bl	8010a8c <lwip_htons>
 80163b4:	4603      	mov	r3, r0
 80163b6:	b2db      	uxtb	r3, r3
 80163b8:	f003 0301 	and.w	r3, r3, #1
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d021      	beq.n	8016404 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80163c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163c2:	681b      	ldr	r3, [r3, #0]
 80163c4:	68db      	ldr	r3, [r3, #12]
 80163c6:	899b      	ldrh	r3, [r3, #12]
 80163c8:	b29b      	uxth	r3, r3
 80163ca:	b21b      	sxth	r3, r3
 80163cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80163d0:	b21c      	sxth	r4, r3
 80163d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163d4:	681b      	ldr	r3, [r3, #0]
 80163d6:	68db      	ldr	r3, [r3, #12]
 80163d8:	899b      	ldrh	r3, [r3, #12]
 80163da:	b29b      	uxth	r3, r3
 80163dc:	4618      	mov	r0, r3
 80163de:	f7fa fb55 	bl	8010a8c <lwip_htons>
 80163e2:	4603      	mov	r3, r0
 80163e4:	b2db      	uxtb	r3, r3
 80163e6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80163ea:	b29b      	uxth	r3, r3
 80163ec:	4618      	mov	r0, r3
 80163ee:	f7fa fb4d 	bl	8010a8c <lwip_htons>
 80163f2:	4603      	mov	r3, r0
 80163f4:	b21b      	sxth	r3, r3
 80163f6:	4323      	orrs	r3, r4
 80163f8:	b21a      	sxth	r2, r3
 80163fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	68db      	ldr	r3, [r3, #12]
 8016400:	b292      	uxth	r2, r2
 8016402:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016408:	b29a      	uxth	r2, r3
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801640e:	4413      	add	r3, r2
 8016410:	b299      	uxth	r1, r3
 8016412:	4b3c      	ldr	r3, [pc, #240]	@ (8016504 <tcp_receive+0xf10>)
 8016414:	681b      	ldr	r3, [r3, #0]
 8016416:	b29a      	uxth	r2, r3
 8016418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	1a8a      	subs	r2, r1, r2
 801641e:	b292      	uxth	r2, r2
 8016420:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8016422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016424:	681b      	ldr	r3, [r3, #0]
 8016426:	685a      	ldr	r2, [r3, #4]
 8016428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	891b      	ldrh	r3, [r3, #8]
 801642e:	4619      	mov	r1, r3
 8016430:	4610      	mov	r0, r2
 8016432:	f7fb fe5b 	bl	80120ec <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8016436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016438:	681b      	ldr	r3, [r3, #0]
 801643a:	891c      	ldrh	r4, [r3, #8]
 801643c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801643e:	681b      	ldr	r3, [r3, #0]
 8016440:	68db      	ldr	r3, [r3, #12]
 8016442:	899b      	ldrh	r3, [r3, #12]
 8016444:	b29b      	uxth	r3, r3
 8016446:	4618      	mov	r0, r3
 8016448:	f7fa fb20 	bl	8010a8c <lwip_htons>
 801644c:	4603      	mov	r3, r0
 801644e:	b2db      	uxtb	r3, r3
 8016450:	f003 0303 	and.w	r3, r3, #3
 8016454:	2b00      	cmp	r3, #0
 8016456:	d001      	beq.n	801645c <tcp_receive+0xe68>
 8016458:	2301      	movs	r3, #1
 801645a:	e000      	b.n	801645e <tcp_receive+0xe6a>
 801645c:	2300      	movs	r3, #0
 801645e:	4423      	add	r3, r4
 8016460:	b29a      	uxth	r2, r3
 8016462:	4b2a      	ldr	r3, [pc, #168]	@ (801650c <tcp_receive+0xf18>)
 8016464:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8016466:	4b29      	ldr	r3, [pc, #164]	@ (801650c <tcp_receive+0xf18>)
 8016468:	881b      	ldrh	r3, [r3, #0]
 801646a:	461a      	mov	r2, r3
 801646c:	4b25      	ldr	r3, [pc, #148]	@ (8016504 <tcp_receive+0xf10>)
 801646e:	681b      	ldr	r3, [r3, #0]
 8016470:	441a      	add	r2, r3
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016476:	6879      	ldr	r1, [r7, #4]
 8016478:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801647a:	440b      	add	r3, r1
 801647c:	429a      	cmp	r2, r3
 801647e:	d019      	beq.n	80164b4 <tcp_receive+0xec0>
 8016480:	4b23      	ldr	r3, [pc, #140]	@ (8016510 <tcp_receive+0xf1c>)
 8016482:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8016486:	4923      	ldr	r1, [pc, #140]	@ (8016514 <tcp_receive+0xf20>)
 8016488:	4823      	ldr	r0, [pc, #140]	@ (8016518 <tcp_receive+0xf24>)
 801648a:	f007 f9b3 	bl	801d7f4 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801648e:	e011      	b.n	80164b4 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8016490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016498:	2b00      	cmp	r3, #0
 801649a:	f47f aea5 	bne.w	80161e8 <tcp_receive+0xbf4>
 801649e:	e00a      	b.n	80164b6 <tcp_receive+0xec2>
                break;
 80164a0:	bf00      	nop
 80164a2:	e008      	b.n	80164b6 <tcp_receive+0xec2>
                break;
 80164a4:	bf00      	nop
 80164a6:	e006      	b.n	80164b6 <tcp_receive+0xec2>
                  break;
 80164a8:	bf00      	nop
 80164aa:	e004      	b.n	80164b6 <tcp_receive+0xec2>
                  break;
 80164ac:	bf00      	nop
 80164ae:	e002      	b.n	80164b6 <tcp_receive+0xec2>
                  break;
 80164b0:	bf00      	nop
 80164b2:	e000      	b.n	80164b6 <tcp_receive+0xec2>
                break;
 80164b4:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80164b6:	6878      	ldr	r0, [r7, #4]
 80164b8:	f001 fa30 	bl	801791c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80164bc:	e003      	b.n	80164c6 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80164be:	6878      	ldr	r0, [r7, #4]
 80164c0:	f001 fa2c 	bl	801791c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80164c4:	e01a      	b.n	80164fc <tcp_receive+0xf08>
 80164c6:	e019      	b.n	80164fc <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80164c8:	4b0e      	ldr	r3, [pc, #56]	@ (8016504 <tcp_receive+0xf10>)
 80164ca:	681a      	ldr	r2, [r3, #0]
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164d0:	1ad3      	subs	r3, r2, r3
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	db0a      	blt.n	80164ec <tcp_receive+0xef8>
 80164d6:	4b0b      	ldr	r3, [pc, #44]	@ (8016504 <tcp_receive+0xf10>)
 80164d8:	681a      	ldr	r2, [r3, #0]
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164de:	6879      	ldr	r1, [r7, #4]
 80164e0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80164e2:	440b      	add	r3, r1
 80164e4:	1ad3      	subs	r3, r2, r3
 80164e6:	3301      	adds	r3, #1
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	dd07      	ble.n	80164fc <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	8b5b      	ldrh	r3, [r3, #26]
 80164f0:	f043 0302 	orr.w	r3, r3, #2
 80164f4:	b29a      	uxth	r2, r3
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80164fa:	e7ff      	b.n	80164fc <tcp_receive+0xf08>
 80164fc:	bf00      	nop
 80164fe:	3750      	adds	r7, #80	@ 0x50
 8016500:	46bd      	mov	sp, r7
 8016502:	bdb0      	pop	{r4, r5, r7, pc}
 8016504:	2400cc6c 	.word	0x2400cc6c
 8016508:	2400cc4c 	.word	0x2400cc4c
 801650c:	2400cc76 	.word	0x2400cc76
 8016510:	08020cf4 	.word	0x08020cf4
 8016514:	0802109c 	.word	0x0802109c
 8016518:	08020d40 	.word	0x08020d40

0801651c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801651c:	b480      	push	{r7}
 801651e:	b083      	sub	sp, #12
 8016520:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8016522:	4b15      	ldr	r3, [pc, #84]	@ (8016578 <tcp_get_next_optbyte+0x5c>)
 8016524:	881b      	ldrh	r3, [r3, #0]
 8016526:	1c5a      	adds	r2, r3, #1
 8016528:	b291      	uxth	r1, r2
 801652a:	4a13      	ldr	r2, [pc, #76]	@ (8016578 <tcp_get_next_optbyte+0x5c>)
 801652c:	8011      	strh	r1, [r2, #0]
 801652e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8016530:	4b12      	ldr	r3, [pc, #72]	@ (801657c <tcp_get_next_optbyte+0x60>)
 8016532:	681b      	ldr	r3, [r3, #0]
 8016534:	2b00      	cmp	r3, #0
 8016536:	d004      	beq.n	8016542 <tcp_get_next_optbyte+0x26>
 8016538:	4b11      	ldr	r3, [pc, #68]	@ (8016580 <tcp_get_next_optbyte+0x64>)
 801653a:	881b      	ldrh	r3, [r3, #0]
 801653c:	88fa      	ldrh	r2, [r7, #6]
 801653e:	429a      	cmp	r2, r3
 8016540:	d208      	bcs.n	8016554 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8016542:	4b10      	ldr	r3, [pc, #64]	@ (8016584 <tcp_get_next_optbyte+0x68>)
 8016544:	681b      	ldr	r3, [r3, #0]
 8016546:	3314      	adds	r3, #20
 8016548:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801654a:	88fb      	ldrh	r3, [r7, #6]
 801654c:	683a      	ldr	r2, [r7, #0]
 801654e:	4413      	add	r3, r2
 8016550:	781b      	ldrb	r3, [r3, #0]
 8016552:	e00b      	b.n	801656c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8016554:	88fb      	ldrh	r3, [r7, #6]
 8016556:	b2da      	uxtb	r2, r3
 8016558:	4b09      	ldr	r3, [pc, #36]	@ (8016580 <tcp_get_next_optbyte+0x64>)
 801655a:	881b      	ldrh	r3, [r3, #0]
 801655c:	b2db      	uxtb	r3, r3
 801655e:	1ad3      	subs	r3, r2, r3
 8016560:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8016562:	4b06      	ldr	r3, [pc, #24]	@ (801657c <tcp_get_next_optbyte+0x60>)
 8016564:	681a      	ldr	r2, [r3, #0]
 8016566:	797b      	ldrb	r3, [r7, #5]
 8016568:	4413      	add	r3, r2
 801656a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801656c:	4618      	mov	r0, r3
 801656e:	370c      	adds	r7, #12
 8016570:	46bd      	mov	sp, r7
 8016572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016576:	4770      	bx	lr
 8016578:	2400cc68 	.word	0x2400cc68
 801657c:	2400cc64 	.word	0x2400cc64
 8016580:	2400cc62 	.word	0x2400cc62
 8016584:	2400cc5c 	.word	0x2400cc5c

08016588 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8016588:	b580      	push	{r7, lr}
 801658a:	b084      	sub	sp, #16
 801658c:	af00      	add	r7, sp, #0
 801658e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	2b00      	cmp	r3, #0
 8016594:	d106      	bne.n	80165a4 <tcp_parseopt+0x1c>
 8016596:	4b32      	ldr	r3, [pc, #200]	@ (8016660 <tcp_parseopt+0xd8>)
 8016598:	f240 727d 	movw	r2, #1917	@ 0x77d
 801659c:	4931      	ldr	r1, [pc, #196]	@ (8016664 <tcp_parseopt+0xdc>)
 801659e:	4832      	ldr	r0, [pc, #200]	@ (8016668 <tcp_parseopt+0xe0>)
 80165a0:	f007 f928 	bl	801d7f4 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80165a4:	4b31      	ldr	r3, [pc, #196]	@ (801666c <tcp_parseopt+0xe4>)
 80165a6:	881b      	ldrh	r3, [r3, #0]
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d056      	beq.n	801665a <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80165ac:	4b30      	ldr	r3, [pc, #192]	@ (8016670 <tcp_parseopt+0xe8>)
 80165ae:	2200      	movs	r2, #0
 80165b0:	801a      	strh	r2, [r3, #0]
 80165b2:	e046      	b.n	8016642 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80165b4:	f7ff ffb2 	bl	801651c <tcp_get_next_optbyte>
 80165b8:	4603      	mov	r3, r0
 80165ba:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80165bc:	7bfb      	ldrb	r3, [r7, #15]
 80165be:	2b02      	cmp	r3, #2
 80165c0:	d006      	beq.n	80165d0 <tcp_parseopt+0x48>
 80165c2:	2b02      	cmp	r3, #2
 80165c4:	dc2a      	bgt.n	801661c <tcp_parseopt+0x94>
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d042      	beq.n	8016650 <tcp_parseopt+0xc8>
 80165ca:	2b01      	cmp	r3, #1
 80165cc:	d038      	beq.n	8016640 <tcp_parseopt+0xb8>
 80165ce:	e025      	b.n	801661c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80165d0:	f7ff ffa4 	bl	801651c <tcp_get_next_optbyte>
 80165d4:	4603      	mov	r3, r0
 80165d6:	2b04      	cmp	r3, #4
 80165d8:	d13c      	bne.n	8016654 <tcp_parseopt+0xcc>
 80165da:	4b25      	ldr	r3, [pc, #148]	@ (8016670 <tcp_parseopt+0xe8>)
 80165dc:	881b      	ldrh	r3, [r3, #0]
 80165de:	3301      	adds	r3, #1
 80165e0:	4a22      	ldr	r2, [pc, #136]	@ (801666c <tcp_parseopt+0xe4>)
 80165e2:	8812      	ldrh	r2, [r2, #0]
 80165e4:	4293      	cmp	r3, r2
 80165e6:	da35      	bge.n	8016654 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80165e8:	f7ff ff98 	bl	801651c <tcp_get_next_optbyte>
 80165ec:	4603      	mov	r3, r0
 80165ee:	021b      	lsls	r3, r3, #8
 80165f0:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80165f2:	f7ff ff93 	bl	801651c <tcp_get_next_optbyte>
 80165f6:	4603      	mov	r3, r0
 80165f8:	461a      	mov	r2, r3
 80165fa:	89bb      	ldrh	r3, [r7, #12]
 80165fc:	4313      	orrs	r3, r2
 80165fe:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8016600:	89bb      	ldrh	r3, [r7, #12]
 8016602:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8016606:	d804      	bhi.n	8016612 <tcp_parseopt+0x8a>
 8016608:	89bb      	ldrh	r3, [r7, #12]
 801660a:	2b00      	cmp	r3, #0
 801660c:	d001      	beq.n	8016612 <tcp_parseopt+0x8a>
 801660e:	89ba      	ldrh	r2, [r7, #12]
 8016610:	e001      	b.n	8016616 <tcp_parseopt+0x8e>
 8016612:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801661a:	e012      	b.n	8016642 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801661c:	f7ff ff7e 	bl	801651c <tcp_get_next_optbyte>
 8016620:	4603      	mov	r3, r0
 8016622:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8016624:	7afb      	ldrb	r3, [r7, #11]
 8016626:	2b01      	cmp	r3, #1
 8016628:	d916      	bls.n	8016658 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801662a:	7afb      	ldrb	r3, [r7, #11]
 801662c:	b29a      	uxth	r2, r3
 801662e:	4b10      	ldr	r3, [pc, #64]	@ (8016670 <tcp_parseopt+0xe8>)
 8016630:	881b      	ldrh	r3, [r3, #0]
 8016632:	4413      	add	r3, r2
 8016634:	b29b      	uxth	r3, r3
 8016636:	3b02      	subs	r3, #2
 8016638:	b29a      	uxth	r2, r3
 801663a:	4b0d      	ldr	r3, [pc, #52]	@ (8016670 <tcp_parseopt+0xe8>)
 801663c:	801a      	strh	r2, [r3, #0]
 801663e:	e000      	b.n	8016642 <tcp_parseopt+0xba>
          break;
 8016640:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8016642:	4b0b      	ldr	r3, [pc, #44]	@ (8016670 <tcp_parseopt+0xe8>)
 8016644:	881a      	ldrh	r2, [r3, #0]
 8016646:	4b09      	ldr	r3, [pc, #36]	@ (801666c <tcp_parseopt+0xe4>)
 8016648:	881b      	ldrh	r3, [r3, #0]
 801664a:	429a      	cmp	r2, r3
 801664c:	d3b2      	bcc.n	80165b4 <tcp_parseopt+0x2c>
 801664e:	e004      	b.n	801665a <tcp_parseopt+0xd2>
          return;
 8016650:	bf00      	nop
 8016652:	e002      	b.n	801665a <tcp_parseopt+0xd2>
            return;
 8016654:	bf00      	nop
 8016656:	e000      	b.n	801665a <tcp_parseopt+0xd2>
            return;
 8016658:	bf00      	nop
      }
    }
  }
}
 801665a:	3710      	adds	r7, #16
 801665c:	46bd      	mov	sp, r7
 801665e:	bd80      	pop	{r7, pc}
 8016660:	08020cf4 	.word	0x08020cf4
 8016664:	08021158 	.word	0x08021158
 8016668:	08020d40 	.word	0x08020d40
 801666c:	2400cc60 	.word	0x2400cc60
 8016670:	2400cc68 	.word	0x2400cc68

08016674 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8016674:	b480      	push	{r7}
 8016676:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8016678:	4b05      	ldr	r3, [pc, #20]	@ (8016690 <tcp_trigger_input_pcb_close+0x1c>)
 801667a:	781b      	ldrb	r3, [r3, #0]
 801667c:	f043 0310 	orr.w	r3, r3, #16
 8016680:	b2da      	uxtb	r2, r3
 8016682:	4b03      	ldr	r3, [pc, #12]	@ (8016690 <tcp_trigger_input_pcb_close+0x1c>)
 8016684:	701a      	strb	r2, [r3, #0]
}
 8016686:	bf00      	nop
 8016688:	46bd      	mov	sp, r7
 801668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801668e:	4770      	bx	lr
 8016690:	2400cc79 	.word	0x2400cc79

08016694 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8016694:	b580      	push	{r7, lr}
 8016696:	b084      	sub	sp, #16
 8016698:	af00      	add	r7, sp, #0
 801669a:	60f8      	str	r0, [r7, #12]
 801669c:	60b9      	str	r1, [r7, #8]
 801669e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80166a0:	68fb      	ldr	r3, [r7, #12]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d00a      	beq.n	80166bc <tcp_route+0x28>
 80166a6:	68fb      	ldr	r3, [r7, #12]
 80166a8:	7a1b      	ldrb	r3, [r3, #8]
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d006      	beq.n	80166bc <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	7a1b      	ldrb	r3, [r3, #8]
 80166b2:	4618      	mov	r0, r3
 80166b4:	f7fb fb12 	bl	8011cdc <netif_get_by_index>
 80166b8:	4603      	mov	r3, r0
 80166ba:	e003      	b.n	80166c4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	f005 f865 	bl	801b78c <ip4_route>
 80166c2:	4603      	mov	r3, r0
  }
}
 80166c4:	4618      	mov	r0, r3
 80166c6:	3710      	adds	r7, #16
 80166c8:	46bd      	mov	sp, r7
 80166ca:	bd80      	pop	{r7, pc}

080166cc <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80166cc:	b590      	push	{r4, r7, lr}
 80166ce:	b087      	sub	sp, #28
 80166d0:	af00      	add	r7, sp, #0
 80166d2:	60f8      	str	r0, [r7, #12]
 80166d4:	60b9      	str	r1, [r7, #8]
 80166d6:	603b      	str	r3, [r7, #0]
 80166d8:	4613      	mov	r3, r2
 80166da:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80166dc:	68fb      	ldr	r3, [r7, #12]
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d105      	bne.n	80166ee <tcp_create_segment+0x22>
 80166e2:	4b43      	ldr	r3, [pc, #268]	@ (80167f0 <tcp_create_segment+0x124>)
 80166e4:	22a3      	movs	r2, #163	@ 0xa3
 80166e6:	4943      	ldr	r1, [pc, #268]	@ (80167f4 <tcp_create_segment+0x128>)
 80166e8:	4843      	ldr	r0, [pc, #268]	@ (80167f8 <tcp_create_segment+0x12c>)
 80166ea:	f007 f883 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80166ee:	68bb      	ldr	r3, [r7, #8]
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d105      	bne.n	8016700 <tcp_create_segment+0x34>
 80166f4:	4b3e      	ldr	r3, [pc, #248]	@ (80167f0 <tcp_create_segment+0x124>)
 80166f6:	22a4      	movs	r2, #164	@ 0xa4
 80166f8:	4940      	ldr	r1, [pc, #256]	@ (80167fc <tcp_create_segment+0x130>)
 80166fa:	483f      	ldr	r0, [pc, #252]	@ (80167f8 <tcp_create_segment+0x12c>)
 80166fc:	f007 f87a 	bl	801d7f4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016700:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8016704:	009b      	lsls	r3, r3, #2
 8016706:	b2db      	uxtb	r3, r3
 8016708:	f003 0304 	and.w	r3, r3, #4
 801670c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801670e:	2003      	movs	r0, #3
 8016710:	f7fa ff4c 	bl	80115ac <memp_malloc>
 8016714:	6138      	str	r0, [r7, #16]
 8016716:	693b      	ldr	r3, [r7, #16]
 8016718:	2b00      	cmp	r3, #0
 801671a:	d104      	bne.n	8016726 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801671c:	68b8      	ldr	r0, [r7, #8]
 801671e:	f7fb fe6b 	bl	80123f8 <pbuf_free>
    return NULL;
 8016722:	2300      	movs	r3, #0
 8016724:	e060      	b.n	80167e8 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8016726:	693b      	ldr	r3, [r7, #16]
 8016728:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801672c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801672e:	693b      	ldr	r3, [r7, #16]
 8016730:	2200      	movs	r2, #0
 8016732:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8016734:	693b      	ldr	r3, [r7, #16]
 8016736:	68ba      	ldr	r2, [r7, #8]
 8016738:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801673a:	68bb      	ldr	r3, [r7, #8]
 801673c:	891a      	ldrh	r2, [r3, #8]
 801673e:	7dfb      	ldrb	r3, [r7, #23]
 8016740:	b29b      	uxth	r3, r3
 8016742:	429a      	cmp	r2, r3
 8016744:	d205      	bcs.n	8016752 <tcp_create_segment+0x86>
 8016746:	4b2a      	ldr	r3, [pc, #168]	@ (80167f0 <tcp_create_segment+0x124>)
 8016748:	22b0      	movs	r2, #176	@ 0xb0
 801674a:	492d      	ldr	r1, [pc, #180]	@ (8016800 <tcp_create_segment+0x134>)
 801674c:	482a      	ldr	r0, [pc, #168]	@ (80167f8 <tcp_create_segment+0x12c>)
 801674e:	f007 f851 	bl	801d7f4 <iprintf>
  seg->len = p->tot_len - optlen;
 8016752:	68bb      	ldr	r3, [r7, #8]
 8016754:	891a      	ldrh	r2, [r3, #8]
 8016756:	7dfb      	ldrb	r3, [r7, #23]
 8016758:	b29b      	uxth	r3, r3
 801675a:	1ad3      	subs	r3, r2, r3
 801675c:	b29a      	uxth	r2, r3
 801675e:	693b      	ldr	r3, [r7, #16]
 8016760:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8016762:	2114      	movs	r1, #20
 8016764:	68b8      	ldr	r0, [r7, #8]
 8016766:	f7fb fdb1 	bl	80122cc <pbuf_add_header>
 801676a:	4603      	mov	r3, r0
 801676c:	2b00      	cmp	r3, #0
 801676e:	d004      	beq.n	801677a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8016770:	6938      	ldr	r0, [r7, #16]
 8016772:	f7fd f8d2 	bl	801391a <tcp_seg_free>
    return NULL;
 8016776:	2300      	movs	r3, #0
 8016778:	e036      	b.n	80167e8 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801677a:	693b      	ldr	r3, [r7, #16]
 801677c:	685b      	ldr	r3, [r3, #4]
 801677e:	685a      	ldr	r2, [r3, #4]
 8016780:	693b      	ldr	r3, [r7, #16]
 8016782:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8016784:	68fb      	ldr	r3, [r7, #12]
 8016786:	8ada      	ldrh	r2, [r3, #22]
 8016788:	693b      	ldr	r3, [r7, #16]
 801678a:	68dc      	ldr	r4, [r3, #12]
 801678c:	4610      	mov	r0, r2
 801678e:	f7fa f97d 	bl	8010a8c <lwip_htons>
 8016792:	4603      	mov	r3, r0
 8016794:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8016796:	68fb      	ldr	r3, [r7, #12]
 8016798:	8b1a      	ldrh	r2, [r3, #24]
 801679a:	693b      	ldr	r3, [r7, #16]
 801679c:	68dc      	ldr	r4, [r3, #12]
 801679e:	4610      	mov	r0, r2
 80167a0:	f7fa f974 	bl	8010a8c <lwip_htons>
 80167a4:	4603      	mov	r3, r0
 80167a6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80167a8:	693b      	ldr	r3, [r7, #16]
 80167aa:	68dc      	ldr	r4, [r3, #12]
 80167ac:	6838      	ldr	r0, [r7, #0]
 80167ae:	f7fa f982 	bl	8010ab6 <lwip_htonl>
 80167b2:	4603      	mov	r3, r0
 80167b4:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80167b6:	7dfb      	ldrb	r3, [r7, #23]
 80167b8:	089b      	lsrs	r3, r3, #2
 80167ba:	b2db      	uxtb	r3, r3
 80167bc:	3305      	adds	r3, #5
 80167be:	b29b      	uxth	r3, r3
 80167c0:	031b      	lsls	r3, r3, #12
 80167c2:	b29a      	uxth	r2, r3
 80167c4:	79fb      	ldrb	r3, [r7, #7]
 80167c6:	b29b      	uxth	r3, r3
 80167c8:	4313      	orrs	r3, r2
 80167ca:	b29a      	uxth	r2, r3
 80167cc:	693b      	ldr	r3, [r7, #16]
 80167ce:	68dc      	ldr	r4, [r3, #12]
 80167d0:	4610      	mov	r0, r2
 80167d2:	f7fa f95b 	bl	8010a8c <lwip_htons>
 80167d6:	4603      	mov	r3, r0
 80167d8:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80167da:	693b      	ldr	r3, [r7, #16]
 80167dc:	68db      	ldr	r3, [r3, #12]
 80167de:	2200      	movs	r2, #0
 80167e0:	749a      	strb	r2, [r3, #18]
 80167e2:	2200      	movs	r2, #0
 80167e4:	74da      	strb	r2, [r3, #19]
  return seg;
 80167e6:	693b      	ldr	r3, [r7, #16]
}
 80167e8:	4618      	mov	r0, r3
 80167ea:	371c      	adds	r7, #28
 80167ec:	46bd      	mov	sp, r7
 80167ee:	bd90      	pop	{r4, r7, pc}
 80167f0:	08021174 	.word	0x08021174
 80167f4:	080211a8 	.word	0x080211a8
 80167f8:	080211c8 	.word	0x080211c8
 80167fc:	080211f0 	.word	0x080211f0
 8016800:	08021214 	.word	0x08021214

08016804 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8016804:	b590      	push	{r4, r7, lr}
 8016806:	b08b      	sub	sp, #44	@ 0x2c
 8016808:	af02      	add	r7, sp, #8
 801680a:	6078      	str	r0, [r7, #4]
 801680c:	460b      	mov	r3, r1
 801680e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8016810:	2300      	movs	r3, #0
 8016812:	61fb      	str	r3, [r7, #28]
 8016814:	2300      	movs	r3, #0
 8016816:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8016818:	2300      	movs	r3, #0
 801681a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d106      	bne.n	8016830 <tcp_split_unsent_seg+0x2c>
 8016822:	4b95      	ldr	r3, [pc, #596]	@ (8016a78 <tcp_split_unsent_seg+0x274>)
 8016824:	f240 324b 	movw	r2, #843	@ 0x34b
 8016828:	4994      	ldr	r1, [pc, #592]	@ (8016a7c <tcp_split_unsent_seg+0x278>)
 801682a:	4895      	ldr	r0, [pc, #596]	@ (8016a80 <tcp_split_unsent_seg+0x27c>)
 801682c:	f006 ffe2 	bl	801d7f4 <iprintf>

  useg = pcb->unsent;
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016834:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8016836:	697b      	ldr	r3, [r7, #20]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d102      	bne.n	8016842 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801683c:	f04f 33ff 	mov.w	r3, #4294967295
 8016840:	e116      	b.n	8016a70 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8016842:	887b      	ldrh	r3, [r7, #2]
 8016844:	2b00      	cmp	r3, #0
 8016846:	d109      	bne.n	801685c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8016848:	4b8b      	ldr	r3, [pc, #556]	@ (8016a78 <tcp_split_unsent_seg+0x274>)
 801684a:	f240 3253 	movw	r2, #851	@ 0x353
 801684e:	498d      	ldr	r1, [pc, #564]	@ (8016a84 <tcp_split_unsent_seg+0x280>)
 8016850:	488b      	ldr	r0, [pc, #556]	@ (8016a80 <tcp_split_unsent_seg+0x27c>)
 8016852:	f006 ffcf 	bl	801d7f4 <iprintf>
    return ERR_VAL;
 8016856:	f06f 0305 	mvn.w	r3, #5
 801685a:	e109      	b.n	8016a70 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801685c:	697b      	ldr	r3, [r7, #20]
 801685e:	891b      	ldrh	r3, [r3, #8]
 8016860:	887a      	ldrh	r2, [r7, #2]
 8016862:	429a      	cmp	r2, r3
 8016864:	d301      	bcc.n	801686a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8016866:	2300      	movs	r3, #0
 8016868:	e102      	b.n	8016a70 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801686e:	887a      	ldrh	r2, [r7, #2]
 8016870:	429a      	cmp	r2, r3
 8016872:	d906      	bls.n	8016882 <tcp_split_unsent_seg+0x7e>
 8016874:	4b80      	ldr	r3, [pc, #512]	@ (8016a78 <tcp_split_unsent_seg+0x274>)
 8016876:	f240 325b 	movw	r2, #859	@ 0x35b
 801687a:	4983      	ldr	r1, [pc, #524]	@ (8016a88 <tcp_split_unsent_seg+0x284>)
 801687c:	4880      	ldr	r0, [pc, #512]	@ (8016a80 <tcp_split_unsent_seg+0x27c>)
 801687e:	f006 ffb9 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8016882:	697b      	ldr	r3, [r7, #20]
 8016884:	891b      	ldrh	r3, [r3, #8]
 8016886:	2b00      	cmp	r3, #0
 8016888:	d106      	bne.n	8016898 <tcp_split_unsent_seg+0x94>
 801688a:	4b7b      	ldr	r3, [pc, #492]	@ (8016a78 <tcp_split_unsent_seg+0x274>)
 801688c:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8016890:	497e      	ldr	r1, [pc, #504]	@ (8016a8c <tcp_split_unsent_seg+0x288>)
 8016892:	487b      	ldr	r0, [pc, #492]	@ (8016a80 <tcp_split_unsent_seg+0x27c>)
 8016894:	f006 ffae 	bl	801d7f4 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8016898:	697b      	ldr	r3, [r7, #20]
 801689a:	7a9b      	ldrb	r3, [r3, #10]
 801689c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801689e:	7bfb      	ldrb	r3, [r7, #15]
 80168a0:	009b      	lsls	r3, r3, #2
 80168a2:	b2db      	uxtb	r3, r3
 80168a4:	f003 0304 	and.w	r3, r3, #4
 80168a8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80168aa:	697b      	ldr	r3, [r7, #20]
 80168ac:	891a      	ldrh	r2, [r3, #8]
 80168ae:	887b      	ldrh	r3, [r7, #2]
 80168b0:	1ad3      	subs	r3, r2, r3
 80168b2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80168b4:	7bbb      	ldrb	r3, [r7, #14]
 80168b6:	b29a      	uxth	r2, r3
 80168b8:	89bb      	ldrh	r3, [r7, #12]
 80168ba:	4413      	add	r3, r2
 80168bc:	b29b      	uxth	r3, r3
 80168be:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80168c2:	4619      	mov	r1, r3
 80168c4:	2036      	movs	r0, #54	@ 0x36
 80168c6:	f7fb fab3 	bl	8011e30 <pbuf_alloc>
 80168ca:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80168cc:	693b      	ldr	r3, [r7, #16]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	f000 80b7 	beq.w	8016a42 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80168d4:	697b      	ldr	r3, [r7, #20]
 80168d6:	685b      	ldr	r3, [r3, #4]
 80168d8:	891a      	ldrh	r2, [r3, #8]
 80168da:	697b      	ldr	r3, [r7, #20]
 80168dc:	891b      	ldrh	r3, [r3, #8]
 80168de:	1ad3      	subs	r3, r2, r3
 80168e0:	b29a      	uxth	r2, r3
 80168e2:	887b      	ldrh	r3, [r7, #2]
 80168e4:	4413      	add	r3, r2
 80168e6:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80168e8:	697b      	ldr	r3, [r7, #20]
 80168ea:	6858      	ldr	r0, [r3, #4]
 80168ec:	693b      	ldr	r3, [r7, #16]
 80168ee:	685a      	ldr	r2, [r3, #4]
 80168f0:	7bbb      	ldrb	r3, [r7, #14]
 80168f2:	18d1      	adds	r1, r2, r3
 80168f4:	897b      	ldrh	r3, [r7, #10]
 80168f6:	89ba      	ldrh	r2, [r7, #12]
 80168f8:	f7fb ff84 	bl	8012804 <pbuf_copy_partial>
 80168fc:	4603      	mov	r3, r0
 80168fe:	461a      	mov	r2, r3
 8016900:	89bb      	ldrh	r3, [r7, #12]
 8016902:	4293      	cmp	r3, r2
 8016904:	f040 809f 	bne.w	8016a46 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8016908:	697b      	ldr	r3, [r7, #20]
 801690a:	68db      	ldr	r3, [r3, #12]
 801690c:	899b      	ldrh	r3, [r3, #12]
 801690e:	b29b      	uxth	r3, r3
 8016910:	4618      	mov	r0, r3
 8016912:	f7fa f8bb 	bl	8010a8c <lwip_htons>
 8016916:	4603      	mov	r3, r0
 8016918:	b2db      	uxtb	r3, r3
 801691a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801691e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8016920:	2300      	movs	r3, #0
 8016922:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8016924:	7efb      	ldrb	r3, [r7, #27]
 8016926:	f003 0308 	and.w	r3, r3, #8
 801692a:	2b00      	cmp	r3, #0
 801692c:	d007      	beq.n	801693e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801692e:	7efb      	ldrb	r3, [r7, #27]
 8016930:	f023 0308 	bic.w	r3, r3, #8
 8016934:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8016936:	7ebb      	ldrb	r3, [r7, #26]
 8016938:	f043 0308 	orr.w	r3, r3, #8
 801693c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801693e:	7efb      	ldrb	r3, [r7, #27]
 8016940:	f003 0301 	and.w	r3, r3, #1
 8016944:	2b00      	cmp	r3, #0
 8016946:	d007      	beq.n	8016958 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8016948:	7efb      	ldrb	r3, [r7, #27]
 801694a:	f023 0301 	bic.w	r3, r3, #1
 801694e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8016950:	7ebb      	ldrb	r3, [r7, #26]
 8016952:	f043 0301 	orr.w	r3, r3, #1
 8016956:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8016958:	697b      	ldr	r3, [r7, #20]
 801695a:	68db      	ldr	r3, [r3, #12]
 801695c:	685b      	ldr	r3, [r3, #4]
 801695e:	4618      	mov	r0, r3
 8016960:	f7fa f8a9 	bl	8010ab6 <lwip_htonl>
 8016964:	4602      	mov	r2, r0
 8016966:	887b      	ldrh	r3, [r7, #2]
 8016968:	18d1      	adds	r1, r2, r3
 801696a:	7eba      	ldrb	r2, [r7, #26]
 801696c:	7bfb      	ldrb	r3, [r7, #15]
 801696e:	9300      	str	r3, [sp, #0]
 8016970:	460b      	mov	r3, r1
 8016972:	6939      	ldr	r1, [r7, #16]
 8016974:	6878      	ldr	r0, [r7, #4]
 8016976:	f7ff fea9 	bl	80166cc <tcp_create_segment>
 801697a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801697c:	69fb      	ldr	r3, [r7, #28]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d063      	beq.n	8016a4a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8016982:	697b      	ldr	r3, [r7, #20]
 8016984:	685b      	ldr	r3, [r3, #4]
 8016986:	4618      	mov	r0, r3
 8016988:	f7fb fdc4 	bl	8012514 <pbuf_clen>
 801698c:	4603      	mov	r3, r0
 801698e:	461a      	mov	r2, r3
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016996:	1a9b      	subs	r3, r3, r2
 8016998:	b29a      	uxth	r2, r3
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80169a0:	697b      	ldr	r3, [r7, #20]
 80169a2:	6858      	ldr	r0, [r3, #4]
 80169a4:	697b      	ldr	r3, [r7, #20]
 80169a6:	685b      	ldr	r3, [r3, #4]
 80169a8:	891a      	ldrh	r2, [r3, #8]
 80169aa:	89bb      	ldrh	r3, [r7, #12]
 80169ac:	1ad3      	subs	r3, r2, r3
 80169ae:	b29b      	uxth	r3, r3
 80169b0:	4619      	mov	r1, r3
 80169b2:	f7fb fb9b 	bl	80120ec <pbuf_realloc>
  useg->len -= remainder;
 80169b6:	697b      	ldr	r3, [r7, #20]
 80169b8:	891a      	ldrh	r2, [r3, #8]
 80169ba:	89bb      	ldrh	r3, [r7, #12]
 80169bc:	1ad3      	subs	r3, r2, r3
 80169be:	b29a      	uxth	r2, r3
 80169c0:	697b      	ldr	r3, [r7, #20]
 80169c2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80169c4:	697b      	ldr	r3, [r7, #20]
 80169c6:	68db      	ldr	r3, [r3, #12]
 80169c8:	899b      	ldrh	r3, [r3, #12]
 80169ca:	b29c      	uxth	r4, r3
 80169cc:	7efb      	ldrb	r3, [r7, #27]
 80169ce:	b29b      	uxth	r3, r3
 80169d0:	4618      	mov	r0, r3
 80169d2:	f7fa f85b 	bl	8010a8c <lwip_htons>
 80169d6:	4603      	mov	r3, r0
 80169d8:	461a      	mov	r2, r3
 80169da:	697b      	ldr	r3, [r7, #20]
 80169dc:	68db      	ldr	r3, [r3, #12]
 80169de:	4322      	orrs	r2, r4
 80169e0:	b292      	uxth	r2, r2
 80169e2:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80169e4:	697b      	ldr	r3, [r7, #20]
 80169e6:	685b      	ldr	r3, [r3, #4]
 80169e8:	4618      	mov	r0, r3
 80169ea:	f7fb fd93 	bl	8012514 <pbuf_clen>
 80169ee:	4603      	mov	r3, r0
 80169f0:	461a      	mov	r2, r3
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80169f8:	4413      	add	r3, r2
 80169fa:	b29a      	uxth	r2, r3
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016a02:	69fb      	ldr	r3, [r7, #28]
 8016a04:	685b      	ldr	r3, [r3, #4]
 8016a06:	4618      	mov	r0, r3
 8016a08:	f7fb fd84 	bl	8012514 <pbuf_clen>
 8016a0c:	4603      	mov	r3, r0
 8016a0e:	461a      	mov	r2, r3
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016a16:	4413      	add	r3, r2
 8016a18:	b29a      	uxth	r2, r3
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8016a20:	697b      	ldr	r3, [r7, #20]
 8016a22:	681a      	ldr	r2, [r3, #0]
 8016a24:	69fb      	ldr	r3, [r7, #28]
 8016a26:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8016a28:	697b      	ldr	r3, [r7, #20]
 8016a2a:	69fa      	ldr	r2, [r7, #28]
 8016a2c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8016a2e:	69fb      	ldr	r3, [r7, #28]
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	d103      	bne.n	8016a3e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	2200      	movs	r2, #0
 8016a3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8016a3e:	2300      	movs	r3, #0
 8016a40:	e016      	b.n	8016a70 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8016a42:	bf00      	nop
 8016a44:	e002      	b.n	8016a4c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8016a46:	bf00      	nop
 8016a48:	e000      	b.n	8016a4c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8016a4a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8016a4c:	69fb      	ldr	r3, [r7, #28]
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	d006      	beq.n	8016a60 <tcp_split_unsent_seg+0x25c>
 8016a52:	4b09      	ldr	r3, [pc, #36]	@ (8016a78 <tcp_split_unsent_seg+0x274>)
 8016a54:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8016a58:	490d      	ldr	r1, [pc, #52]	@ (8016a90 <tcp_split_unsent_seg+0x28c>)
 8016a5a:	4809      	ldr	r0, [pc, #36]	@ (8016a80 <tcp_split_unsent_seg+0x27c>)
 8016a5c:	f006 feca 	bl	801d7f4 <iprintf>
  if (p != NULL) {
 8016a60:	693b      	ldr	r3, [r7, #16]
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d002      	beq.n	8016a6c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8016a66:	6938      	ldr	r0, [r7, #16]
 8016a68:	f7fb fcc6 	bl	80123f8 <pbuf_free>
  }

  return ERR_MEM;
 8016a6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016a70:	4618      	mov	r0, r3
 8016a72:	3724      	adds	r7, #36	@ 0x24
 8016a74:	46bd      	mov	sp, r7
 8016a76:	bd90      	pop	{r4, r7, pc}
 8016a78:	08021174 	.word	0x08021174
 8016a7c:	08021508 	.word	0x08021508
 8016a80:	080211c8 	.word	0x080211c8
 8016a84:	0802152c 	.word	0x0802152c
 8016a88:	08021550 	.word	0x08021550
 8016a8c:	08021560 	.word	0x08021560
 8016a90:	08021570 	.word	0x08021570

08016a94 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8016a94:	b590      	push	{r4, r7, lr}
 8016a96:	b085      	sub	sp, #20
 8016a98:	af00      	add	r7, sp, #0
 8016a9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d106      	bne.n	8016ab0 <tcp_send_fin+0x1c>
 8016aa2:	4b21      	ldr	r3, [pc, #132]	@ (8016b28 <tcp_send_fin+0x94>)
 8016aa4:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8016aa8:	4920      	ldr	r1, [pc, #128]	@ (8016b2c <tcp_send_fin+0x98>)
 8016aaa:	4821      	ldr	r0, [pc, #132]	@ (8016b30 <tcp_send_fin+0x9c>)
 8016aac:	f006 fea2 	bl	801d7f4 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016ab4:	2b00      	cmp	r3, #0
 8016ab6:	d02e      	beq.n	8016b16 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016abc:	60fb      	str	r3, [r7, #12]
 8016abe:	e002      	b.n	8016ac6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8016ac0:	68fb      	ldr	r3, [r7, #12]
 8016ac2:	681b      	ldr	r3, [r3, #0]
 8016ac4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	681b      	ldr	r3, [r3, #0]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d1f8      	bne.n	8016ac0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8016ace:	68fb      	ldr	r3, [r7, #12]
 8016ad0:	68db      	ldr	r3, [r3, #12]
 8016ad2:	899b      	ldrh	r3, [r3, #12]
 8016ad4:	b29b      	uxth	r3, r3
 8016ad6:	4618      	mov	r0, r3
 8016ad8:	f7f9 ffd8 	bl	8010a8c <lwip_htons>
 8016adc:	4603      	mov	r3, r0
 8016ade:	b2db      	uxtb	r3, r3
 8016ae0:	f003 0307 	and.w	r3, r3, #7
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	d116      	bne.n	8016b16 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8016ae8:	68fb      	ldr	r3, [r7, #12]
 8016aea:	68db      	ldr	r3, [r3, #12]
 8016aec:	899b      	ldrh	r3, [r3, #12]
 8016aee:	b29c      	uxth	r4, r3
 8016af0:	2001      	movs	r0, #1
 8016af2:	f7f9 ffcb 	bl	8010a8c <lwip_htons>
 8016af6:	4603      	mov	r3, r0
 8016af8:	461a      	mov	r2, r3
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	68db      	ldr	r3, [r3, #12]
 8016afe:	4322      	orrs	r2, r4
 8016b00:	b292      	uxth	r2, r2
 8016b02:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	8b5b      	ldrh	r3, [r3, #26]
 8016b08:	f043 0320 	orr.w	r3, r3, #32
 8016b0c:	b29a      	uxth	r2, r3
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8016b12:	2300      	movs	r3, #0
 8016b14:	e004      	b.n	8016b20 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8016b16:	2101      	movs	r1, #1
 8016b18:	6878      	ldr	r0, [r7, #4]
 8016b1a:	f000 f80b 	bl	8016b34 <tcp_enqueue_flags>
 8016b1e:	4603      	mov	r3, r0
}
 8016b20:	4618      	mov	r0, r3
 8016b22:	3714      	adds	r7, #20
 8016b24:	46bd      	mov	sp, r7
 8016b26:	bd90      	pop	{r4, r7, pc}
 8016b28:	08021174 	.word	0x08021174
 8016b2c:	0802157c 	.word	0x0802157c
 8016b30:	080211c8 	.word	0x080211c8

08016b34 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8016b34:	b580      	push	{r7, lr}
 8016b36:	b08a      	sub	sp, #40	@ 0x28
 8016b38:	af02      	add	r7, sp, #8
 8016b3a:	6078      	str	r0, [r7, #4]
 8016b3c:	460b      	mov	r3, r1
 8016b3e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8016b40:	2300      	movs	r3, #0
 8016b42:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8016b44:	2300      	movs	r3, #0
 8016b46:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8016b48:	78fb      	ldrb	r3, [r7, #3]
 8016b4a:	f003 0303 	and.w	r3, r3, #3
 8016b4e:	2b00      	cmp	r3, #0
 8016b50:	d106      	bne.n	8016b60 <tcp_enqueue_flags+0x2c>
 8016b52:	4b67      	ldr	r3, [pc, #412]	@ (8016cf0 <tcp_enqueue_flags+0x1bc>)
 8016b54:	f240 4211 	movw	r2, #1041	@ 0x411
 8016b58:	4966      	ldr	r1, [pc, #408]	@ (8016cf4 <tcp_enqueue_flags+0x1c0>)
 8016b5a:	4867      	ldr	r0, [pc, #412]	@ (8016cf8 <tcp_enqueue_flags+0x1c4>)
 8016b5c:	f006 fe4a 	bl	801d7f4 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d106      	bne.n	8016b74 <tcp_enqueue_flags+0x40>
 8016b66:	4b62      	ldr	r3, [pc, #392]	@ (8016cf0 <tcp_enqueue_flags+0x1bc>)
 8016b68:	f240 4213 	movw	r2, #1043	@ 0x413
 8016b6c:	4963      	ldr	r1, [pc, #396]	@ (8016cfc <tcp_enqueue_flags+0x1c8>)
 8016b6e:	4862      	ldr	r0, [pc, #392]	@ (8016cf8 <tcp_enqueue_flags+0x1c4>)
 8016b70:	f006 fe40 	bl	801d7f4 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8016b74:	78fb      	ldrb	r3, [r7, #3]
 8016b76:	f003 0302 	and.w	r3, r3, #2
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d001      	beq.n	8016b82 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8016b7e:	2301      	movs	r3, #1
 8016b80:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016b82:	7ffb      	ldrb	r3, [r7, #31]
 8016b84:	009b      	lsls	r3, r3, #2
 8016b86:	b2db      	uxtb	r3, r3
 8016b88:	f003 0304 	and.w	r3, r3, #4
 8016b8c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016b8e:	7dfb      	ldrb	r3, [r7, #23]
 8016b90:	b29b      	uxth	r3, r3
 8016b92:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016b96:	4619      	mov	r1, r3
 8016b98:	2036      	movs	r0, #54	@ 0x36
 8016b9a:	f7fb f949 	bl	8011e30 <pbuf_alloc>
 8016b9e:	6138      	str	r0, [r7, #16]
 8016ba0:	693b      	ldr	r3, [r7, #16]
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	d109      	bne.n	8016bba <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	8b5b      	ldrh	r3, [r3, #26]
 8016baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016bae:	b29a      	uxth	r2, r3
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8016bb8:	e095      	b.n	8016ce6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8016bba:	693b      	ldr	r3, [r7, #16]
 8016bbc:	895a      	ldrh	r2, [r3, #10]
 8016bbe:	7dfb      	ldrb	r3, [r7, #23]
 8016bc0:	b29b      	uxth	r3, r3
 8016bc2:	429a      	cmp	r2, r3
 8016bc4:	d206      	bcs.n	8016bd4 <tcp_enqueue_flags+0xa0>
 8016bc6:	4b4a      	ldr	r3, [pc, #296]	@ (8016cf0 <tcp_enqueue_flags+0x1bc>)
 8016bc8:	f240 4239 	movw	r2, #1081	@ 0x439
 8016bcc:	494c      	ldr	r1, [pc, #304]	@ (8016d00 <tcp_enqueue_flags+0x1cc>)
 8016bce:	484a      	ldr	r0, [pc, #296]	@ (8016cf8 <tcp_enqueue_flags+0x1c4>)
 8016bd0:	f006 fe10 	bl	801d7f4 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8016bd8:	78fa      	ldrb	r2, [r7, #3]
 8016bda:	7ffb      	ldrb	r3, [r7, #31]
 8016bdc:	9300      	str	r3, [sp, #0]
 8016bde:	460b      	mov	r3, r1
 8016be0:	6939      	ldr	r1, [r7, #16]
 8016be2:	6878      	ldr	r0, [r7, #4]
 8016be4:	f7ff fd72 	bl	80166cc <tcp_create_segment>
 8016be8:	60f8      	str	r0, [r7, #12]
 8016bea:	68fb      	ldr	r3, [r7, #12]
 8016bec:	2b00      	cmp	r3, #0
 8016bee:	d109      	bne.n	8016c04 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	8b5b      	ldrh	r3, [r3, #26]
 8016bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016bf8:	b29a      	uxth	r2, r3
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8016c02:	e070      	b.n	8016ce6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8016c04:	68fb      	ldr	r3, [r7, #12]
 8016c06:	68db      	ldr	r3, [r3, #12]
 8016c08:	f003 0303 	and.w	r3, r3, #3
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d006      	beq.n	8016c1e <tcp_enqueue_flags+0xea>
 8016c10:	4b37      	ldr	r3, [pc, #220]	@ (8016cf0 <tcp_enqueue_flags+0x1bc>)
 8016c12:	f240 4242 	movw	r2, #1090	@ 0x442
 8016c16:	493b      	ldr	r1, [pc, #236]	@ (8016d04 <tcp_enqueue_flags+0x1d0>)
 8016c18:	4837      	ldr	r0, [pc, #220]	@ (8016cf8 <tcp_enqueue_flags+0x1c4>)
 8016c1a:	f006 fdeb 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8016c1e:	68fb      	ldr	r3, [r7, #12]
 8016c20:	891b      	ldrh	r3, [r3, #8]
 8016c22:	2b00      	cmp	r3, #0
 8016c24:	d006      	beq.n	8016c34 <tcp_enqueue_flags+0x100>
 8016c26:	4b32      	ldr	r3, [pc, #200]	@ (8016cf0 <tcp_enqueue_flags+0x1bc>)
 8016c28:	f240 4243 	movw	r2, #1091	@ 0x443
 8016c2c:	4936      	ldr	r1, [pc, #216]	@ (8016d08 <tcp_enqueue_flags+0x1d4>)
 8016c2e:	4832      	ldr	r0, [pc, #200]	@ (8016cf8 <tcp_enqueue_flags+0x1c4>)
 8016c30:	f006 fde0 	bl	801d7f4 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016c38:	2b00      	cmp	r3, #0
 8016c3a:	d103      	bne.n	8016c44 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	68fa      	ldr	r2, [r7, #12]
 8016c40:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016c42:	e00d      	b.n	8016c60 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016c48:	61bb      	str	r3, [r7, #24]
 8016c4a:	e002      	b.n	8016c52 <tcp_enqueue_flags+0x11e>
 8016c4c:	69bb      	ldr	r3, [r7, #24]
 8016c4e:	681b      	ldr	r3, [r3, #0]
 8016c50:	61bb      	str	r3, [r7, #24]
 8016c52:	69bb      	ldr	r3, [r7, #24]
 8016c54:	681b      	ldr	r3, [r3, #0]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d1f8      	bne.n	8016c4c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8016c5a:	69bb      	ldr	r3, [r7, #24]
 8016c5c:	68fa      	ldr	r2, [r7, #12]
 8016c5e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	2200      	movs	r2, #0
 8016c64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8016c68:	78fb      	ldrb	r3, [r7, #3]
 8016c6a:	f003 0302 	and.w	r3, r3, #2
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d104      	bne.n	8016c7c <tcp_enqueue_flags+0x148>
 8016c72:	78fb      	ldrb	r3, [r7, #3]
 8016c74:	f003 0301 	and.w	r3, r3, #1
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d004      	beq.n	8016c86 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016c80:	1c5a      	adds	r2, r3, #1
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8016c86:	78fb      	ldrb	r3, [r7, #3]
 8016c88:	f003 0301 	and.w	r3, r3, #1
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d006      	beq.n	8016c9e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8016c90:	687b      	ldr	r3, [r7, #4]
 8016c92:	8b5b      	ldrh	r3, [r3, #26]
 8016c94:	f043 0320 	orr.w	r3, r3, #32
 8016c98:	b29a      	uxth	r2, r3
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016c9e:	68fb      	ldr	r3, [r7, #12]
 8016ca0:	685b      	ldr	r3, [r3, #4]
 8016ca2:	4618      	mov	r0, r3
 8016ca4:	f7fb fc36 	bl	8012514 <pbuf_clen>
 8016ca8:	4603      	mov	r3, r0
 8016caa:	461a      	mov	r2, r3
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016cb2:	4413      	add	r3, r2
 8016cb4:	b29a      	uxth	r2, r3
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8016cbc:	687b      	ldr	r3, [r7, #4]
 8016cbe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	d00e      	beq.n	8016ce4 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d10a      	bne.n	8016ce4 <tcp_enqueue_flags+0x1b0>
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d106      	bne.n	8016ce4 <tcp_enqueue_flags+0x1b0>
 8016cd6:	4b06      	ldr	r3, [pc, #24]	@ (8016cf0 <tcp_enqueue_flags+0x1bc>)
 8016cd8:	f240 4265 	movw	r2, #1125	@ 0x465
 8016cdc:	490b      	ldr	r1, [pc, #44]	@ (8016d0c <tcp_enqueue_flags+0x1d8>)
 8016cde:	4806      	ldr	r0, [pc, #24]	@ (8016cf8 <tcp_enqueue_flags+0x1c4>)
 8016ce0:	f006 fd88 	bl	801d7f4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8016ce4:	2300      	movs	r3, #0
}
 8016ce6:	4618      	mov	r0, r3
 8016ce8:	3720      	adds	r7, #32
 8016cea:	46bd      	mov	sp, r7
 8016cec:	bd80      	pop	{r7, pc}
 8016cee:	bf00      	nop
 8016cf0:	08021174 	.word	0x08021174
 8016cf4:	08021598 	.word	0x08021598
 8016cf8:	080211c8 	.word	0x080211c8
 8016cfc:	080215f0 	.word	0x080215f0
 8016d00:	08021610 	.word	0x08021610
 8016d04:	0802164c 	.word	0x0802164c
 8016d08:	08021664 	.word	0x08021664
 8016d0c:	08021690 	.word	0x08021690

08016d10 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8016d10:	b5b0      	push	{r4, r5, r7, lr}
 8016d12:	b08a      	sub	sp, #40	@ 0x28
 8016d14:	af00      	add	r7, sp, #0
 8016d16:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	2b00      	cmp	r3, #0
 8016d1c:	d106      	bne.n	8016d2c <tcp_output+0x1c>
 8016d1e:	4b8a      	ldr	r3, [pc, #552]	@ (8016f48 <tcp_output+0x238>)
 8016d20:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8016d24:	4989      	ldr	r1, [pc, #548]	@ (8016f4c <tcp_output+0x23c>)
 8016d26:	488a      	ldr	r0, [pc, #552]	@ (8016f50 <tcp_output+0x240>)
 8016d28:	f006 fd64 	bl	801d7f4 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	7d1b      	ldrb	r3, [r3, #20]
 8016d30:	2b01      	cmp	r3, #1
 8016d32:	d106      	bne.n	8016d42 <tcp_output+0x32>
 8016d34:	4b84      	ldr	r3, [pc, #528]	@ (8016f48 <tcp_output+0x238>)
 8016d36:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8016d3a:	4986      	ldr	r1, [pc, #536]	@ (8016f54 <tcp_output+0x244>)
 8016d3c:	4884      	ldr	r0, [pc, #528]	@ (8016f50 <tcp_output+0x240>)
 8016d3e:	f006 fd59 	bl	801d7f4 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8016d42:	4b85      	ldr	r3, [pc, #532]	@ (8016f58 <tcp_output+0x248>)
 8016d44:	681b      	ldr	r3, [r3, #0]
 8016d46:	687a      	ldr	r2, [r7, #4]
 8016d48:	429a      	cmp	r2, r3
 8016d4a:	d101      	bne.n	8016d50 <tcp_output+0x40>
    return ERR_OK;
 8016d4c:	2300      	movs	r3, #0
 8016d4e:	e1ce      	b.n	80170ee <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016d5c:	4293      	cmp	r3, r2
 8016d5e:	bf28      	it	cs
 8016d60:	4613      	movcs	r3, r2
 8016d62:	b29b      	uxth	r3, r3
 8016d64:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d6a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8016d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d10b      	bne.n	8016d8a <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	8b5b      	ldrh	r3, [r3, #26]
 8016d76:	f003 0302 	and.w	r3, r3, #2
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	f000 81aa 	beq.w	80170d4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8016d80:	6878      	ldr	r0, [r7, #4]
 8016d82:	f000 fdcb 	bl	801791c <tcp_send_empty_ack>
 8016d86:	4603      	mov	r3, r0
 8016d88:	e1b1      	b.n	80170ee <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8016d8a:	6879      	ldr	r1, [r7, #4]
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	3304      	adds	r3, #4
 8016d90:	461a      	mov	r2, r3
 8016d92:	6878      	ldr	r0, [r7, #4]
 8016d94:	f7ff fc7e 	bl	8016694 <tcp_route>
 8016d98:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016d9a:	697b      	ldr	r3, [r7, #20]
 8016d9c:	2b00      	cmp	r3, #0
 8016d9e:	d102      	bne.n	8016da6 <tcp_output+0x96>
    return ERR_RTE;
 8016da0:	f06f 0303 	mvn.w	r3, #3
 8016da4:	e1a3      	b.n	80170ee <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d003      	beq.n	8016db4 <tcp_output+0xa4>
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	681b      	ldr	r3, [r3, #0]
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d111      	bne.n	8016dd8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8016db4:	697b      	ldr	r3, [r7, #20]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d002      	beq.n	8016dc0 <tcp_output+0xb0>
 8016dba:	697b      	ldr	r3, [r7, #20]
 8016dbc:	3304      	adds	r3, #4
 8016dbe:	e000      	b.n	8016dc2 <tcp_output+0xb2>
 8016dc0:	2300      	movs	r3, #0
 8016dc2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8016dc4:	693b      	ldr	r3, [r7, #16]
 8016dc6:	2b00      	cmp	r3, #0
 8016dc8:	d102      	bne.n	8016dd0 <tcp_output+0xc0>
      return ERR_RTE;
 8016dca:	f06f 0303 	mvn.w	r3, #3
 8016dce:	e18e      	b.n	80170ee <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8016dd0:	693b      	ldr	r3, [r7, #16]
 8016dd2:	681a      	ldr	r2, [r3, #0]
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8016dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016dda:	68db      	ldr	r3, [r3, #12]
 8016ddc:	685b      	ldr	r3, [r3, #4]
 8016dde:	4618      	mov	r0, r3
 8016de0:	f7f9 fe69 	bl	8010ab6 <lwip_htonl>
 8016de4:	4602      	mov	r2, r0
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016dea:	1ad3      	subs	r3, r2, r3
 8016dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016dee:	8912      	ldrh	r2, [r2, #8]
 8016df0:	4413      	add	r3, r2
 8016df2:	69ba      	ldr	r2, [r7, #24]
 8016df4:	429a      	cmp	r2, r3
 8016df6:	d227      	bcs.n	8016e48 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016dfe:	461a      	mov	r2, r3
 8016e00:	69bb      	ldr	r3, [r7, #24]
 8016e02:	4293      	cmp	r3, r2
 8016e04:	d114      	bne.n	8016e30 <tcp_output+0x120>
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d110      	bne.n	8016e30 <tcp_output+0x120>
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d10b      	bne.n	8016e30 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	2200      	movs	r2, #0
 8016e1c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	2201      	movs	r2, #1
 8016e24:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	2200      	movs	r2, #0
 8016e2c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	8b5b      	ldrh	r3, [r3, #26]
 8016e34:	f003 0302 	and.w	r3, r3, #2
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	f000 814d 	beq.w	80170d8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8016e3e:	6878      	ldr	r0, [r7, #4]
 8016e40:	f000 fd6c 	bl	801791c <tcp_send_empty_ack>
 8016e44:	4603      	mov	r3, r0
 8016e46:	e152      	b.n	80170ee <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	2200      	movs	r2, #0
 8016e4c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016e54:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8016e56:	6a3b      	ldr	r3, [r7, #32]
 8016e58:	2b00      	cmp	r3, #0
 8016e5a:	f000 811c 	beq.w	8017096 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8016e5e:	e002      	b.n	8016e66 <tcp_output+0x156>
 8016e60:	6a3b      	ldr	r3, [r7, #32]
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	623b      	str	r3, [r7, #32]
 8016e66:	6a3b      	ldr	r3, [r7, #32]
 8016e68:	681b      	ldr	r3, [r3, #0]
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d1f8      	bne.n	8016e60 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8016e6e:	e112      	b.n	8017096 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8016e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e72:	68db      	ldr	r3, [r3, #12]
 8016e74:	899b      	ldrh	r3, [r3, #12]
 8016e76:	b29b      	uxth	r3, r3
 8016e78:	4618      	mov	r0, r3
 8016e7a:	f7f9 fe07 	bl	8010a8c <lwip_htons>
 8016e7e:	4603      	mov	r3, r0
 8016e80:	b2db      	uxtb	r3, r3
 8016e82:	f003 0304 	and.w	r3, r3, #4
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d006      	beq.n	8016e98 <tcp_output+0x188>
 8016e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8016f48 <tcp_output+0x238>)
 8016e8c:	f240 5236 	movw	r2, #1334	@ 0x536
 8016e90:	4932      	ldr	r1, [pc, #200]	@ (8016f5c <tcp_output+0x24c>)
 8016e92:	482f      	ldr	r0, [pc, #188]	@ (8016f50 <tcp_output+0x240>)
 8016e94:	f006 fcae 	bl	801d7f4 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d01f      	beq.n	8016ee0 <tcp_output+0x1d0>
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	8b5b      	ldrh	r3, [r3, #26]
 8016ea4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016ea8:	2b00      	cmp	r3, #0
 8016eaa:	d119      	bne.n	8016ee0 <tcp_output+0x1d0>
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d00b      	beq.n	8016ecc <tcp_output+0x1bc>
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016eb8:	681b      	ldr	r3, [r3, #0]
 8016eba:	2b00      	cmp	r3, #0
 8016ebc:	d110      	bne.n	8016ee0 <tcp_output+0x1d0>
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016ec2:	891a      	ldrh	r2, [r3, #8]
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016ec8:	429a      	cmp	r2, r3
 8016eca:	d209      	bcs.n	8016ee0 <tcp_output+0x1d0>
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d004      	beq.n	8016ee0 <tcp_output+0x1d0>
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016edc:	2b08      	cmp	r3, #8
 8016ede:	d901      	bls.n	8016ee4 <tcp_output+0x1d4>
 8016ee0:	2301      	movs	r3, #1
 8016ee2:	e000      	b.n	8016ee6 <tcp_output+0x1d6>
 8016ee4:	2300      	movs	r3, #0
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d106      	bne.n	8016ef8 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	8b5b      	ldrh	r3, [r3, #26]
 8016eee:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	f000 80e4 	beq.w	80170c0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	7d1b      	ldrb	r3, [r3, #20]
 8016efc:	2b02      	cmp	r3, #2
 8016efe:	d00d      	beq.n	8016f1c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8016f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f02:	68db      	ldr	r3, [r3, #12]
 8016f04:	899b      	ldrh	r3, [r3, #12]
 8016f06:	b29c      	uxth	r4, r3
 8016f08:	2010      	movs	r0, #16
 8016f0a:	f7f9 fdbf 	bl	8010a8c <lwip_htons>
 8016f0e:	4603      	mov	r3, r0
 8016f10:	461a      	mov	r2, r3
 8016f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f14:	68db      	ldr	r3, [r3, #12]
 8016f16:	4322      	orrs	r2, r4
 8016f18:	b292      	uxth	r2, r2
 8016f1a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8016f1c:	697a      	ldr	r2, [r7, #20]
 8016f1e:	6879      	ldr	r1, [r7, #4]
 8016f20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016f22:	f000 f909 	bl	8017138 <tcp_output_segment>
 8016f26:	4603      	mov	r3, r0
 8016f28:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8016f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f2e:	2b00      	cmp	r3, #0
 8016f30:	d016      	beq.n	8016f60 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	8b5b      	ldrh	r3, [r3, #26]
 8016f36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016f3a:	b29a      	uxth	r2, r3
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	835a      	strh	r2, [r3, #26]
      return err;
 8016f40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f44:	e0d3      	b.n	80170ee <tcp_output+0x3de>
 8016f46:	bf00      	nop
 8016f48:	08021174 	.word	0x08021174
 8016f4c:	080216b8 	.word	0x080216b8
 8016f50:	080211c8 	.word	0x080211c8
 8016f54:	080216d0 	.word	0x080216d0
 8016f58:	2400cc80 	.word	0x2400cc80
 8016f5c:	080216f8 	.word	0x080216f8
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8016f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f62:	681a      	ldr	r2, [r3, #0]
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	7d1b      	ldrb	r3, [r3, #20]
 8016f6c:	2b02      	cmp	r3, #2
 8016f6e:	d006      	beq.n	8016f7e <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	8b5b      	ldrh	r3, [r3, #26]
 8016f74:	f023 0303 	bic.w	r3, r3, #3
 8016f78:	b29a      	uxth	r2, r3
 8016f7a:	687b      	ldr	r3, [r7, #4]
 8016f7c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f80:	68db      	ldr	r3, [r3, #12]
 8016f82:	685b      	ldr	r3, [r3, #4]
 8016f84:	4618      	mov	r0, r3
 8016f86:	f7f9 fd96 	bl	8010ab6 <lwip_htonl>
 8016f8a:	4604      	mov	r4, r0
 8016f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f8e:	891b      	ldrh	r3, [r3, #8]
 8016f90:	461d      	mov	r5, r3
 8016f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f94:	68db      	ldr	r3, [r3, #12]
 8016f96:	899b      	ldrh	r3, [r3, #12]
 8016f98:	b29b      	uxth	r3, r3
 8016f9a:	4618      	mov	r0, r3
 8016f9c:	f7f9 fd76 	bl	8010a8c <lwip_htons>
 8016fa0:	4603      	mov	r3, r0
 8016fa2:	b2db      	uxtb	r3, r3
 8016fa4:	f003 0303 	and.w	r3, r3, #3
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d001      	beq.n	8016fb0 <tcp_output+0x2a0>
 8016fac:	2301      	movs	r3, #1
 8016fae:	e000      	b.n	8016fb2 <tcp_output+0x2a2>
 8016fb0:	2300      	movs	r3, #0
 8016fb2:	442b      	add	r3, r5
 8016fb4:	4423      	add	r3, r4
 8016fb6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016fbc:	68bb      	ldr	r3, [r7, #8]
 8016fbe:	1ad3      	subs	r3, r2, r3
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	da02      	bge.n	8016fca <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016fc4:	687b      	ldr	r3, [r7, #4]
 8016fc6:	68ba      	ldr	r2, [r7, #8]
 8016fc8:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fcc:	891b      	ldrh	r3, [r3, #8]
 8016fce:	461c      	mov	r4, r3
 8016fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fd2:	68db      	ldr	r3, [r3, #12]
 8016fd4:	899b      	ldrh	r3, [r3, #12]
 8016fd6:	b29b      	uxth	r3, r3
 8016fd8:	4618      	mov	r0, r3
 8016fda:	f7f9 fd57 	bl	8010a8c <lwip_htons>
 8016fde:	4603      	mov	r3, r0
 8016fe0:	b2db      	uxtb	r3, r3
 8016fe2:	f003 0303 	and.w	r3, r3, #3
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d001      	beq.n	8016fee <tcp_output+0x2de>
 8016fea:	2301      	movs	r3, #1
 8016fec:	e000      	b.n	8016ff0 <tcp_output+0x2e0>
 8016fee:	2300      	movs	r3, #0
 8016ff0:	4423      	add	r3, r4
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	d049      	beq.n	801708a <tcp_output+0x37a>
      seg->next = NULL;
 8016ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ff8:	2200      	movs	r2, #0
 8016ffa:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017000:	2b00      	cmp	r3, #0
 8017002:	d105      	bne.n	8017010 <tcp_output+0x300>
        pcb->unacked = seg;
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017008:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801700c:	623b      	str	r3, [r7, #32]
 801700e:	e03f      	b.n	8017090 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8017010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017012:	68db      	ldr	r3, [r3, #12]
 8017014:	685b      	ldr	r3, [r3, #4]
 8017016:	4618      	mov	r0, r3
 8017018:	f7f9 fd4d 	bl	8010ab6 <lwip_htonl>
 801701c:	4604      	mov	r4, r0
 801701e:	6a3b      	ldr	r3, [r7, #32]
 8017020:	68db      	ldr	r3, [r3, #12]
 8017022:	685b      	ldr	r3, [r3, #4]
 8017024:	4618      	mov	r0, r3
 8017026:	f7f9 fd46 	bl	8010ab6 <lwip_htonl>
 801702a:	4603      	mov	r3, r0
 801702c:	1ae3      	subs	r3, r4, r3
 801702e:	2b00      	cmp	r3, #0
 8017030:	da24      	bge.n	801707c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8017032:	687b      	ldr	r3, [r7, #4]
 8017034:	3370      	adds	r3, #112	@ 0x70
 8017036:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8017038:	e002      	b.n	8017040 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801703a:	69fb      	ldr	r3, [r7, #28]
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8017040:	69fb      	ldr	r3, [r7, #28]
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	2b00      	cmp	r3, #0
 8017046:	d011      	beq.n	801706c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8017048:	69fb      	ldr	r3, [r7, #28]
 801704a:	681b      	ldr	r3, [r3, #0]
 801704c:	68db      	ldr	r3, [r3, #12]
 801704e:	685b      	ldr	r3, [r3, #4]
 8017050:	4618      	mov	r0, r3
 8017052:	f7f9 fd30 	bl	8010ab6 <lwip_htonl>
 8017056:	4604      	mov	r4, r0
 8017058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801705a:	68db      	ldr	r3, [r3, #12]
 801705c:	685b      	ldr	r3, [r3, #4]
 801705e:	4618      	mov	r0, r3
 8017060:	f7f9 fd29 	bl	8010ab6 <lwip_htonl>
 8017064:	4603      	mov	r3, r0
 8017066:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8017068:	2b00      	cmp	r3, #0
 801706a:	dbe6      	blt.n	801703a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801706c:	69fb      	ldr	r3, [r7, #28]
 801706e:	681a      	ldr	r2, [r3, #0]
 8017070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017072:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8017074:	69fb      	ldr	r3, [r7, #28]
 8017076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017078:	601a      	str	r2, [r3, #0]
 801707a:	e009      	b.n	8017090 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801707c:	6a3b      	ldr	r3, [r7, #32]
 801707e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017080:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8017082:	6a3b      	ldr	r3, [r7, #32]
 8017084:	681b      	ldr	r3, [r3, #0]
 8017086:	623b      	str	r3, [r7, #32]
 8017088:	e002      	b.n	8017090 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801708a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801708c:	f7fc fc45 	bl	801391a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017094:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8017096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017098:	2b00      	cmp	r3, #0
 801709a:	d012      	beq.n	80170c2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801709c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801709e:	68db      	ldr	r3, [r3, #12]
 80170a0:	685b      	ldr	r3, [r3, #4]
 80170a2:	4618      	mov	r0, r3
 80170a4:	f7f9 fd07 	bl	8010ab6 <lwip_htonl>
 80170a8:	4602      	mov	r2, r0
 80170aa:	687b      	ldr	r3, [r7, #4]
 80170ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80170ae:	1ad3      	subs	r3, r2, r3
 80170b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80170b2:	8912      	ldrh	r2, [r2, #8]
 80170b4:	4413      	add	r3, r2
  while (seg != NULL &&
 80170b6:	69ba      	ldr	r2, [r7, #24]
 80170b8:	429a      	cmp	r2, r3
 80170ba:	f4bf aed9 	bcs.w	8016e70 <tcp_output+0x160>
 80170be:	e000      	b.n	80170c2 <tcp_output+0x3b2>
      break;
 80170c0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80170c6:	2b00      	cmp	r3, #0
 80170c8:	d108      	bne.n	80170dc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80170ca:	687b      	ldr	r3, [r7, #4]
 80170cc:	2200      	movs	r2, #0
 80170ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80170d2:	e004      	b.n	80170de <tcp_output+0x3ce>
    goto output_done;
 80170d4:	bf00      	nop
 80170d6:	e002      	b.n	80170de <tcp_output+0x3ce>
    goto output_done;
 80170d8:	bf00      	nop
 80170da:	e000      	b.n	80170de <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80170dc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	8b5b      	ldrh	r3, [r3, #26]
 80170e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80170e6:	b29a      	uxth	r2, r3
 80170e8:	687b      	ldr	r3, [r7, #4]
 80170ea:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80170ec:	2300      	movs	r3, #0
}
 80170ee:	4618      	mov	r0, r3
 80170f0:	3728      	adds	r7, #40	@ 0x28
 80170f2:	46bd      	mov	sp, r7
 80170f4:	bdb0      	pop	{r4, r5, r7, pc}
 80170f6:	bf00      	nop

080170f8 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80170f8:	b580      	push	{r7, lr}
 80170fa:	b082      	sub	sp, #8
 80170fc:	af00      	add	r7, sp, #0
 80170fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d106      	bne.n	8017114 <tcp_output_segment_busy+0x1c>
 8017106:	4b09      	ldr	r3, [pc, #36]	@ (801712c <tcp_output_segment_busy+0x34>)
 8017108:	f240 529a 	movw	r2, #1434	@ 0x59a
 801710c:	4908      	ldr	r1, [pc, #32]	@ (8017130 <tcp_output_segment_busy+0x38>)
 801710e:	4809      	ldr	r0, [pc, #36]	@ (8017134 <tcp_output_segment_busy+0x3c>)
 8017110:	f006 fb70 	bl	801d7f4 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	685b      	ldr	r3, [r3, #4]
 8017118:	7b9b      	ldrb	r3, [r3, #14]
 801711a:	2b01      	cmp	r3, #1
 801711c:	d001      	beq.n	8017122 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801711e:	2301      	movs	r3, #1
 8017120:	e000      	b.n	8017124 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8017122:	2300      	movs	r3, #0
}
 8017124:	4618      	mov	r0, r3
 8017126:	3708      	adds	r7, #8
 8017128:	46bd      	mov	sp, r7
 801712a:	bd80      	pop	{r7, pc}
 801712c:	08021174 	.word	0x08021174
 8017130:	08021710 	.word	0x08021710
 8017134:	080211c8 	.word	0x080211c8

08017138 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8017138:	b5b0      	push	{r4, r5, r7, lr}
 801713a:	b08c      	sub	sp, #48	@ 0x30
 801713c:	af04      	add	r7, sp, #16
 801713e:	60f8      	str	r0, [r7, #12]
 8017140:	60b9      	str	r1, [r7, #8]
 8017142:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8017144:	68fb      	ldr	r3, [r7, #12]
 8017146:	2b00      	cmp	r3, #0
 8017148:	d106      	bne.n	8017158 <tcp_output_segment+0x20>
 801714a:	4b64      	ldr	r3, [pc, #400]	@ (80172dc <tcp_output_segment+0x1a4>)
 801714c:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8017150:	4963      	ldr	r1, [pc, #396]	@ (80172e0 <tcp_output_segment+0x1a8>)
 8017152:	4864      	ldr	r0, [pc, #400]	@ (80172e4 <tcp_output_segment+0x1ac>)
 8017154:	f006 fb4e 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8017158:	68bb      	ldr	r3, [r7, #8]
 801715a:	2b00      	cmp	r3, #0
 801715c:	d106      	bne.n	801716c <tcp_output_segment+0x34>
 801715e:	4b5f      	ldr	r3, [pc, #380]	@ (80172dc <tcp_output_segment+0x1a4>)
 8017160:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8017164:	4960      	ldr	r1, [pc, #384]	@ (80172e8 <tcp_output_segment+0x1b0>)
 8017166:	485f      	ldr	r0, [pc, #380]	@ (80172e4 <tcp_output_segment+0x1ac>)
 8017168:	f006 fb44 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	2b00      	cmp	r3, #0
 8017170:	d106      	bne.n	8017180 <tcp_output_segment+0x48>
 8017172:	4b5a      	ldr	r3, [pc, #360]	@ (80172dc <tcp_output_segment+0x1a4>)
 8017174:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8017178:	495c      	ldr	r1, [pc, #368]	@ (80172ec <tcp_output_segment+0x1b4>)
 801717a:	485a      	ldr	r0, [pc, #360]	@ (80172e4 <tcp_output_segment+0x1ac>)
 801717c:	f006 fb3a 	bl	801d7f4 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8017180:	68f8      	ldr	r0, [r7, #12]
 8017182:	f7ff ffb9 	bl	80170f8 <tcp_output_segment_busy>
 8017186:	4603      	mov	r3, r0
 8017188:	2b00      	cmp	r3, #0
 801718a:	d001      	beq.n	8017190 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801718c:	2300      	movs	r3, #0
 801718e:	e0a1      	b.n	80172d4 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8017190:	68bb      	ldr	r3, [r7, #8]
 8017192:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017194:	68fb      	ldr	r3, [r7, #12]
 8017196:	68dc      	ldr	r4, [r3, #12]
 8017198:	4610      	mov	r0, r2
 801719a:	f7f9 fc8c 	bl	8010ab6 <lwip_htonl>
 801719e:	4603      	mov	r3, r0
 80171a0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80171a2:	68bb      	ldr	r3, [r7, #8]
 80171a4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80171a6:	68fb      	ldr	r3, [r7, #12]
 80171a8:	68dc      	ldr	r4, [r3, #12]
 80171aa:	4610      	mov	r0, r2
 80171ac:	f7f9 fc6e 	bl	8010a8c <lwip_htons>
 80171b0:	4603      	mov	r3, r0
 80171b2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80171b4:	68bb      	ldr	r3, [r7, #8]
 80171b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171b8:	68ba      	ldr	r2, [r7, #8]
 80171ba:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80171bc:	441a      	add	r2, r3
 80171be:	68bb      	ldr	r3, [r7, #8]
 80171c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80171c2:	68fb      	ldr	r3, [r7, #12]
 80171c4:	68db      	ldr	r3, [r3, #12]
 80171c6:	3314      	adds	r3, #20
 80171c8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	7a9b      	ldrb	r3, [r3, #10]
 80171ce:	f003 0301 	and.w	r3, r3, #1
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d015      	beq.n	8017202 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80171d6:	68bb      	ldr	r3, [r7, #8]
 80171d8:	3304      	adds	r3, #4
 80171da:	461a      	mov	r2, r3
 80171dc:	6879      	ldr	r1, [r7, #4]
 80171de:	f44f 7006 	mov.w	r0, #536	@ 0x218
 80171e2:	f7fc fe91 	bl	8013f08 <tcp_eff_send_mss_netif>
 80171e6:	4603      	mov	r3, r0
 80171e8:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80171ea:	8b7b      	ldrh	r3, [r7, #26]
 80171ec:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80171f0:	4618      	mov	r0, r3
 80171f2:	f7f9 fc60 	bl	8010ab6 <lwip_htonl>
 80171f6:	4602      	mov	r2, r0
 80171f8:	69fb      	ldr	r3, [r7, #28]
 80171fa:	601a      	str	r2, [r3, #0]
    opts += 1;
 80171fc:	69fb      	ldr	r3, [r7, #28]
 80171fe:	3304      	adds	r3, #4
 8017200:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8017202:	68bb      	ldr	r3, [r7, #8]
 8017204:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017208:	2b00      	cmp	r3, #0
 801720a:	da02      	bge.n	8017212 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801720c:	68bb      	ldr	r3, [r7, #8]
 801720e:	2200      	movs	r2, #0
 8017210:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8017212:	68bb      	ldr	r3, [r7, #8]
 8017214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017216:	2b00      	cmp	r3, #0
 8017218:	d10c      	bne.n	8017234 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801721a:	4b35      	ldr	r3, [pc, #212]	@ (80172f0 <tcp_output_segment+0x1b8>)
 801721c:	681a      	ldr	r2, [r3, #0]
 801721e:	68bb      	ldr	r3, [r7, #8]
 8017220:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8017222:	68fb      	ldr	r3, [r7, #12]
 8017224:	68db      	ldr	r3, [r3, #12]
 8017226:	685b      	ldr	r3, [r3, #4]
 8017228:	4618      	mov	r0, r3
 801722a:	f7f9 fc44 	bl	8010ab6 <lwip_htonl>
 801722e:	4602      	mov	r2, r0
 8017230:	68bb      	ldr	r3, [r7, #8]
 8017232:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8017234:	68fb      	ldr	r3, [r7, #12]
 8017236:	68da      	ldr	r2, [r3, #12]
 8017238:	68fb      	ldr	r3, [r7, #12]
 801723a:	685b      	ldr	r3, [r3, #4]
 801723c:	685b      	ldr	r3, [r3, #4]
 801723e:	1ad3      	subs	r3, r2, r3
 8017240:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8017242:	68fb      	ldr	r3, [r7, #12]
 8017244:	685b      	ldr	r3, [r3, #4]
 8017246:	8959      	ldrh	r1, [r3, #10]
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	685b      	ldr	r3, [r3, #4]
 801724c:	8b3a      	ldrh	r2, [r7, #24]
 801724e:	1a8a      	subs	r2, r1, r2
 8017250:	b292      	uxth	r2, r2
 8017252:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8017254:	68fb      	ldr	r3, [r7, #12]
 8017256:	685b      	ldr	r3, [r3, #4]
 8017258:	8919      	ldrh	r1, [r3, #8]
 801725a:	68fb      	ldr	r3, [r7, #12]
 801725c:	685b      	ldr	r3, [r3, #4]
 801725e:	8b3a      	ldrh	r2, [r7, #24]
 8017260:	1a8a      	subs	r2, r1, r2
 8017262:	b292      	uxth	r2, r2
 8017264:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8017266:	68fb      	ldr	r3, [r7, #12]
 8017268:	685b      	ldr	r3, [r3, #4]
 801726a:	68fa      	ldr	r2, [r7, #12]
 801726c:	68d2      	ldr	r2, [r2, #12]
 801726e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8017270:	68fb      	ldr	r3, [r7, #12]
 8017272:	68db      	ldr	r3, [r3, #12]
 8017274:	2200      	movs	r2, #0
 8017276:	741a      	strb	r2, [r3, #16]
 8017278:	2200      	movs	r2, #0
 801727a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	68da      	ldr	r2, [r3, #12]
 8017280:	68fb      	ldr	r3, [r7, #12]
 8017282:	7a9b      	ldrb	r3, [r3, #10]
 8017284:	f003 0301 	and.w	r3, r3, #1
 8017288:	2b00      	cmp	r3, #0
 801728a:	d001      	beq.n	8017290 <tcp_output_segment+0x158>
 801728c:	2318      	movs	r3, #24
 801728e:	e000      	b.n	8017292 <tcp_output_segment+0x15a>
 8017290:	2314      	movs	r3, #20
 8017292:	4413      	add	r3, r2
 8017294:	69fa      	ldr	r2, [r7, #28]
 8017296:	429a      	cmp	r2, r3
 8017298:	d006      	beq.n	80172a8 <tcp_output_segment+0x170>
 801729a:	4b10      	ldr	r3, [pc, #64]	@ (80172dc <tcp_output_segment+0x1a4>)
 801729c:	f240 621c 	movw	r2, #1564	@ 0x61c
 80172a0:	4914      	ldr	r1, [pc, #80]	@ (80172f4 <tcp_output_segment+0x1bc>)
 80172a2:	4810      	ldr	r0, [pc, #64]	@ (80172e4 <tcp_output_segment+0x1ac>)
 80172a4:	f006 faa6 	bl	801d7f4 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80172a8:	68fb      	ldr	r3, [r7, #12]
 80172aa:	6858      	ldr	r0, [r3, #4]
 80172ac:	68b9      	ldr	r1, [r7, #8]
 80172ae:	68bb      	ldr	r3, [r7, #8]
 80172b0:	1d1c      	adds	r4, r3, #4
 80172b2:	68bb      	ldr	r3, [r7, #8]
 80172b4:	7add      	ldrb	r5, [r3, #11]
 80172b6:	68bb      	ldr	r3, [r7, #8]
 80172b8:	7a9b      	ldrb	r3, [r3, #10]
 80172ba:	687a      	ldr	r2, [r7, #4]
 80172bc:	9202      	str	r2, [sp, #8]
 80172be:	2206      	movs	r2, #6
 80172c0:	9201      	str	r2, [sp, #4]
 80172c2:	9300      	str	r3, [sp, #0]
 80172c4:	462b      	mov	r3, r5
 80172c6:	4622      	mov	r2, r4
 80172c8:	f004 fc3c 	bl	801bb44 <ip4_output_if>
 80172cc:	4603      	mov	r3, r0
 80172ce:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80172d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80172d4:	4618      	mov	r0, r3
 80172d6:	3720      	adds	r7, #32
 80172d8:	46bd      	mov	sp, r7
 80172da:	bdb0      	pop	{r4, r5, r7, pc}
 80172dc:	08021174 	.word	0x08021174
 80172e0:	08021738 	.word	0x08021738
 80172e4:	080211c8 	.word	0x080211c8
 80172e8:	08021758 	.word	0x08021758
 80172ec:	08021778 	.word	0x08021778
 80172f0:	2400cc34 	.word	0x2400cc34
 80172f4:	0802179c 	.word	0x0802179c

080172f8 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80172f8:	b5b0      	push	{r4, r5, r7, lr}
 80172fa:	b084      	sub	sp, #16
 80172fc:	af00      	add	r7, sp, #0
 80172fe:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	2b00      	cmp	r3, #0
 8017304:	d106      	bne.n	8017314 <tcp_rexmit_rto_prepare+0x1c>
 8017306:	4b31      	ldr	r3, [pc, #196]	@ (80173cc <tcp_rexmit_rto_prepare+0xd4>)
 8017308:	f240 6263 	movw	r2, #1635	@ 0x663
 801730c:	4930      	ldr	r1, [pc, #192]	@ (80173d0 <tcp_rexmit_rto_prepare+0xd8>)
 801730e:	4831      	ldr	r0, [pc, #196]	@ (80173d4 <tcp_rexmit_rto_prepare+0xdc>)
 8017310:	f006 fa70 	bl	801d7f4 <iprintf>

  if (pcb->unacked == NULL) {
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017318:	2b00      	cmp	r3, #0
 801731a:	d102      	bne.n	8017322 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801731c:	f06f 0305 	mvn.w	r3, #5
 8017320:	e050      	b.n	80173c4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017326:	60fb      	str	r3, [r7, #12]
 8017328:	e00b      	b.n	8017342 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801732a:	68f8      	ldr	r0, [r7, #12]
 801732c:	f7ff fee4 	bl	80170f8 <tcp_output_segment_busy>
 8017330:	4603      	mov	r3, r0
 8017332:	2b00      	cmp	r3, #0
 8017334:	d002      	beq.n	801733c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8017336:	f06f 0305 	mvn.w	r3, #5
 801733a:	e043      	b.n	80173c4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801733c:	68fb      	ldr	r3, [r7, #12]
 801733e:	681b      	ldr	r3, [r3, #0]
 8017340:	60fb      	str	r3, [r7, #12]
 8017342:	68fb      	ldr	r3, [r7, #12]
 8017344:	681b      	ldr	r3, [r3, #0]
 8017346:	2b00      	cmp	r3, #0
 8017348:	d1ef      	bne.n	801732a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801734a:	68f8      	ldr	r0, [r7, #12]
 801734c:	f7ff fed4 	bl	80170f8 <tcp_output_segment_busy>
 8017350:	4603      	mov	r3, r0
 8017352:	2b00      	cmp	r3, #0
 8017354:	d002      	beq.n	801735c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8017356:	f06f 0305 	mvn.w	r3, #5
 801735a:	e033      	b.n	80173c4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8017360:	68fb      	ldr	r3, [r7, #12]
 8017362:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8017368:	687b      	ldr	r3, [r7, #4]
 801736a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	2200      	movs	r2, #0
 8017370:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	8b5b      	ldrh	r3, [r3, #26]
 8017376:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801737a:	b29a      	uxth	r2, r3
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8017380:	68fb      	ldr	r3, [r7, #12]
 8017382:	68db      	ldr	r3, [r3, #12]
 8017384:	685b      	ldr	r3, [r3, #4]
 8017386:	4618      	mov	r0, r3
 8017388:	f7f9 fb95 	bl	8010ab6 <lwip_htonl>
 801738c:	4604      	mov	r4, r0
 801738e:	68fb      	ldr	r3, [r7, #12]
 8017390:	891b      	ldrh	r3, [r3, #8]
 8017392:	461d      	mov	r5, r3
 8017394:	68fb      	ldr	r3, [r7, #12]
 8017396:	68db      	ldr	r3, [r3, #12]
 8017398:	899b      	ldrh	r3, [r3, #12]
 801739a:	b29b      	uxth	r3, r3
 801739c:	4618      	mov	r0, r3
 801739e:	f7f9 fb75 	bl	8010a8c <lwip_htons>
 80173a2:	4603      	mov	r3, r0
 80173a4:	b2db      	uxtb	r3, r3
 80173a6:	f003 0303 	and.w	r3, r3, #3
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	d001      	beq.n	80173b2 <tcp_rexmit_rto_prepare+0xba>
 80173ae:	2301      	movs	r3, #1
 80173b0:	e000      	b.n	80173b4 <tcp_rexmit_rto_prepare+0xbc>
 80173b2:	2300      	movs	r3, #0
 80173b4:	442b      	add	r3, r5
 80173b6:	18e2      	adds	r2, r4, r3
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	2200      	movs	r2, #0
 80173c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80173c2:	2300      	movs	r3, #0
}
 80173c4:	4618      	mov	r0, r3
 80173c6:	3710      	adds	r7, #16
 80173c8:	46bd      	mov	sp, r7
 80173ca:	bdb0      	pop	{r4, r5, r7, pc}
 80173cc:	08021174 	.word	0x08021174
 80173d0:	080217b0 	.word	0x080217b0
 80173d4:	080211c8 	.word	0x080211c8

080173d8 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b082      	sub	sp, #8
 80173dc:	af00      	add	r7, sp, #0
 80173de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d106      	bne.n	80173f4 <tcp_rexmit_rto_commit+0x1c>
 80173e6:	4b0d      	ldr	r3, [pc, #52]	@ (801741c <tcp_rexmit_rto_commit+0x44>)
 80173e8:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80173ec:	490c      	ldr	r1, [pc, #48]	@ (8017420 <tcp_rexmit_rto_commit+0x48>)
 80173ee:	480d      	ldr	r0, [pc, #52]	@ (8017424 <tcp_rexmit_rto_commit+0x4c>)
 80173f0:	f006 fa00 	bl	801d7f4 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80173fa:	2bff      	cmp	r3, #255	@ 0xff
 80173fc:	d007      	beq.n	801740e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017404:	3301      	adds	r3, #1
 8017406:	b2da      	uxtb	r2, r3
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801740e:	6878      	ldr	r0, [r7, #4]
 8017410:	f7ff fc7e 	bl	8016d10 <tcp_output>
}
 8017414:	bf00      	nop
 8017416:	3708      	adds	r7, #8
 8017418:	46bd      	mov	sp, r7
 801741a:	bd80      	pop	{r7, pc}
 801741c:	08021174 	.word	0x08021174
 8017420:	080217d4 	.word	0x080217d4
 8017424:	080211c8 	.word	0x080211c8

08017428 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8017428:	b580      	push	{r7, lr}
 801742a:	b082      	sub	sp, #8
 801742c:	af00      	add	r7, sp, #0
 801742e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	2b00      	cmp	r3, #0
 8017434:	d106      	bne.n	8017444 <tcp_rexmit_rto+0x1c>
 8017436:	4b0a      	ldr	r3, [pc, #40]	@ (8017460 <tcp_rexmit_rto+0x38>)
 8017438:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801743c:	4909      	ldr	r1, [pc, #36]	@ (8017464 <tcp_rexmit_rto+0x3c>)
 801743e:	480a      	ldr	r0, [pc, #40]	@ (8017468 <tcp_rexmit_rto+0x40>)
 8017440:	f006 f9d8 	bl	801d7f4 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8017444:	6878      	ldr	r0, [r7, #4]
 8017446:	f7ff ff57 	bl	80172f8 <tcp_rexmit_rto_prepare>
 801744a:	4603      	mov	r3, r0
 801744c:	2b00      	cmp	r3, #0
 801744e:	d102      	bne.n	8017456 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8017450:	6878      	ldr	r0, [r7, #4]
 8017452:	f7ff ffc1 	bl	80173d8 <tcp_rexmit_rto_commit>
  }
}
 8017456:	bf00      	nop
 8017458:	3708      	adds	r7, #8
 801745a:	46bd      	mov	sp, r7
 801745c:	bd80      	pop	{r7, pc}
 801745e:	bf00      	nop
 8017460:	08021174 	.word	0x08021174
 8017464:	080217f8 	.word	0x080217f8
 8017468:	080211c8 	.word	0x080211c8

0801746c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801746c:	b590      	push	{r4, r7, lr}
 801746e:	b085      	sub	sp, #20
 8017470:	af00      	add	r7, sp, #0
 8017472:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	2b00      	cmp	r3, #0
 8017478:	d106      	bne.n	8017488 <tcp_rexmit+0x1c>
 801747a:	4b2f      	ldr	r3, [pc, #188]	@ (8017538 <tcp_rexmit+0xcc>)
 801747c:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8017480:	492e      	ldr	r1, [pc, #184]	@ (801753c <tcp_rexmit+0xd0>)
 8017482:	482f      	ldr	r0, [pc, #188]	@ (8017540 <tcp_rexmit+0xd4>)
 8017484:	f006 f9b6 	bl	801d7f4 <iprintf>

  if (pcb->unacked == NULL) {
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801748c:	2b00      	cmp	r3, #0
 801748e:	d102      	bne.n	8017496 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8017490:	f06f 0305 	mvn.w	r3, #5
 8017494:	e04c      	b.n	8017530 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801749a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801749c:	68b8      	ldr	r0, [r7, #8]
 801749e:	f7ff fe2b 	bl	80170f8 <tcp_output_segment_busy>
 80174a2:	4603      	mov	r3, r0
 80174a4:	2b00      	cmp	r3, #0
 80174a6:	d002      	beq.n	80174ae <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80174a8:	f06f 0305 	mvn.w	r3, #5
 80174ac:	e040      	b.n	8017530 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80174ae:	68bb      	ldr	r3, [r7, #8]
 80174b0:	681a      	ldr	r2, [r3, #0]
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	336c      	adds	r3, #108	@ 0x6c
 80174ba:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80174bc:	e002      	b.n	80174c4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80174be:	68fb      	ldr	r3, [r7, #12]
 80174c0:	681b      	ldr	r3, [r3, #0]
 80174c2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80174c4:	68fb      	ldr	r3, [r7, #12]
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d011      	beq.n	80174f0 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	68db      	ldr	r3, [r3, #12]
 80174d2:	685b      	ldr	r3, [r3, #4]
 80174d4:	4618      	mov	r0, r3
 80174d6:	f7f9 faee 	bl	8010ab6 <lwip_htonl>
 80174da:	4604      	mov	r4, r0
 80174dc:	68bb      	ldr	r3, [r7, #8]
 80174de:	68db      	ldr	r3, [r3, #12]
 80174e0:	685b      	ldr	r3, [r3, #4]
 80174e2:	4618      	mov	r0, r3
 80174e4:	f7f9 fae7 	bl	8010ab6 <lwip_htonl>
 80174e8:	4603      	mov	r3, r0
 80174ea:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80174ec:	2b00      	cmp	r3, #0
 80174ee:	dbe6      	blt.n	80174be <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80174f0:	68fb      	ldr	r3, [r7, #12]
 80174f2:	681a      	ldr	r2, [r3, #0]
 80174f4:	68bb      	ldr	r3, [r7, #8]
 80174f6:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80174f8:	68fb      	ldr	r3, [r7, #12]
 80174fa:	68ba      	ldr	r2, [r7, #8]
 80174fc:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80174fe:	68bb      	ldr	r3, [r7, #8]
 8017500:	681b      	ldr	r3, [r3, #0]
 8017502:	2b00      	cmp	r3, #0
 8017504:	d103      	bne.n	801750e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	2200      	movs	r2, #0
 801750a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801750e:	687b      	ldr	r3, [r7, #4]
 8017510:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017514:	2bff      	cmp	r3, #255	@ 0xff
 8017516:	d007      	beq.n	8017528 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801751e:	3301      	adds	r3, #1
 8017520:	b2da      	uxtb	r2, r3
 8017522:	687b      	ldr	r3, [r7, #4]
 8017524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	2200      	movs	r2, #0
 801752c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801752e:	2300      	movs	r3, #0
}
 8017530:	4618      	mov	r0, r3
 8017532:	3714      	adds	r7, #20
 8017534:	46bd      	mov	sp, r7
 8017536:	bd90      	pop	{r4, r7, pc}
 8017538:	08021174 	.word	0x08021174
 801753c:	08021814 	.word	0x08021814
 8017540:	080211c8 	.word	0x080211c8

08017544 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8017544:	b580      	push	{r7, lr}
 8017546:	b082      	sub	sp, #8
 8017548:	af00      	add	r7, sp, #0
 801754a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801754c:	687b      	ldr	r3, [r7, #4]
 801754e:	2b00      	cmp	r3, #0
 8017550:	d106      	bne.n	8017560 <tcp_rexmit_fast+0x1c>
 8017552:	4b2a      	ldr	r3, [pc, #168]	@ (80175fc <tcp_rexmit_fast+0xb8>)
 8017554:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8017558:	4929      	ldr	r1, [pc, #164]	@ (8017600 <tcp_rexmit_fast+0xbc>)
 801755a:	482a      	ldr	r0, [pc, #168]	@ (8017604 <tcp_rexmit_fast+0xc0>)
 801755c:	f006 f94a 	bl	801d7f4 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017564:	2b00      	cmp	r3, #0
 8017566:	d045      	beq.n	80175f4 <tcp_rexmit_fast+0xb0>
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	8b5b      	ldrh	r3, [r3, #26]
 801756c:	f003 0304 	and.w	r3, r3, #4
 8017570:	2b00      	cmp	r3, #0
 8017572:	d13f      	bne.n	80175f4 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8017574:	6878      	ldr	r0, [r7, #4]
 8017576:	f7ff ff79 	bl	801746c <tcp_rexmit>
 801757a:	4603      	mov	r3, r0
 801757c:	2b00      	cmp	r3, #0
 801757e:	d139      	bne.n	80175f4 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801758c:	4293      	cmp	r3, r2
 801758e:	bf28      	it	cs
 8017590:	4613      	movcs	r3, r2
 8017592:	b29b      	uxth	r3, r3
 8017594:	2b00      	cmp	r3, #0
 8017596:	da00      	bge.n	801759a <tcp_rexmit_fast+0x56>
 8017598:	3301      	adds	r3, #1
 801759a:	105b      	asrs	r3, r3, #1
 801759c:	b29a      	uxth	r2, r3
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80175aa:	461a      	mov	r2, r3
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175b0:	005b      	lsls	r3, r3, #1
 80175b2:	429a      	cmp	r2, r3
 80175b4:	d206      	bcs.n	80175c4 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175ba:	005b      	lsls	r3, r3, #1
 80175bc:	b29a      	uxth	r2, r3
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80175c4:	687b      	ldr	r3, [r7, #4]
 80175c6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175ce:	4619      	mov	r1, r3
 80175d0:	0049      	lsls	r1, r1, #1
 80175d2:	440b      	add	r3, r1
 80175d4:	b29b      	uxth	r3, r3
 80175d6:	4413      	add	r3, r2
 80175d8:	b29a      	uxth	r2, r3
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	8b5b      	ldrh	r3, [r3, #26]
 80175e4:	f043 0304 	orr.w	r3, r3, #4
 80175e8:	b29a      	uxth	r2, r3
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	2200      	movs	r2, #0
 80175f2:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 80175f4:	bf00      	nop
 80175f6:	3708      	adds	r7, #8
 80175f8:	46bd      	mov	sp, r7
 80175fa:	bd80      	pop	{r7, pc}
 80175fc:	08021174 	.word	0x08021174
 8017600:	0802182c 	.word	0x0802182c
 8017604:	080211c8 	.word	0x080211c8

08017608 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8017608:	b580      	push	{r7, lr}
 801760a:	b086      	sub	sp, #24
 801760c:	af00      	add	r7, sp, #0
 801760e:	60f8      	str	r0, [r7, #12]
 8017610:	607b      	str	r3, [r7, #4]
 8017612:	460b      	mov	r3, r1
 8017614:	817b      	strh	r3, [r7, #10]
 8017616:	4613      	mov	r3, r2
 8017618:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801761a:	897a      	ldrh	r2, [r7, #10]
 801761c:	893b      	ldrh	r3, [r7, #8]
 801761e:	4413      	add	r3, r2
 8017620:	b29b      	uxth	r3, r3
 8017622:	3314      	adds	r3, #20
 8017624:	b29b      	uxth	r3, r3
 8017626:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801762a:	4619      	mov	r1, r3
 801762c:	2022      	movs	r0, #34	@ 0x22
 801762e:	f7fa fbff 	bl	8011e30 <pbuf_alloc>
 8017632:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8017634:	697b      	ldr	r3, [r7, #20]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d04d      	beq.n	80176d6 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801763a:	897b      	ldrh	r3, [r7, #10]
 801763c:	3313      	adds	r3, #19
 801763e:	697a      	ldr	r2, [r7, #20]
 8017640:	8952      	ldrh	r2, [r2, #10]
 8017642:	4293      	cmp	r3, r2
 8017644:	db06      	blt.n	8017654 <tcp_output_alloc_header_common+0x4c>
 8017646:	4b26      	ldr	r3, [pc, #152]	@ (80176e0 <tcp_output_alloc_header_common+0xd8>)
 8017648:	f240 7223 	movw	r2, #1827	@ 0x723
 801764c:	4925      	ldr	r1, [pc, #148]	@ (80176e4 <tcp_output_alloc_header_common+0xdc>)
 801764e:	4826      	ldr	r0, [pc, #152]	@ (80176e8 <tcp_output_alloc_header_common+0xe0>)
 8017650:	f006 f8d0 	bl	801d7f4 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8017654:	697b      	ldr	r3, [r7, #20]
 8017656:	685b      	ldr	r3, [r3, #4]
 8017658:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801765a:	8c3b      	ldrh	r3, [r7, #32]
 801765c:	4618      	mov	r0, r3
 801765e:	f7f9 fa15 	bl	8010a8c <lwip_htons>
 8017662:	4603      	mov	r3, r0
 8017664:	461a      	mov	r2, r3
 8017666:	693b      	ldr	r3, [r7, #16]
 8017668:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801766a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801766c:	4618      	mov	r0, r3
 801766e:	f7f9 fa0d 	bl	8010a8c <lwip_htons>
 8017672:	4603      	mov	r3, r0
 8017674:	461a      	mov	r2, r3
 8017676:	693b      	ldr	r3, [r7, #16]
 8017678:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801767a:	693b      	ldr	r3, [r7, #16]
 801767c:	687a      	ldr	r2, [r7, #4]
 801767e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8017680:	68f8      	ldr	r0, [r7, #12]
 8017682:	f7f9 fa18 	bl	8010ab6 <lwip_htonl>
 8017686:	4602      	mov	r2, r0
 8017688:	693b      	ldr	r3, [r7, #16]
 801768a:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801768c:	897b      	ldrh	r3, [r7, #10]
 801768e:	089b      	lsrs	r3, r3, #2
 8017690:	b29b      	uxth	r3, r3
 8017692:	3305      	adds	r3, #5
 8017694:	b29b      	uxth	r3, r3
 8017696:	031b      	lsls	r3, r3, #12
 8017698:	b29a      	uxth	r2, r3
 801769a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801769e:	b29b      	uxth	r3, r3
 80176a0:	4313      	orrs	r3, r2
 80176a2:	b29b      	uxth	r3, r3
 80176a4:	4618      	mov	r0, r3
 80176a6:	f7f9 f9f1 	bl	8010a8c <lwip_htons>
 80176aa:	4603      	mov	r3, r0
 80176ac:	461a      	mov	r2, r3
 80176ae:	693b      	ldr	r3, [r7, #16]
 80176b0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80176b2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80176b4:	4618      	mov	r0, r3
 80176b6:	f7f9 f9e9 	bl	8010a8c <lwip_htons>
 80176ba:	4603      	mov	r3, r0
 80176bc:	461a      	mov	r2, r3
 80176be:	693b      	ldr	r3, [r7, #16]
 80176c0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80176c2:	693b      	ldr	r3, [r7, #16]
 80176c4:	2200      	movs	r2, #0
 80176c6:	741a      	strb	r2, [r3, #16]
 80176c8:	2200      	movs	r2, #0
 80176ca:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80176cc:	693b      	ldr	r3, [r7, #16]
 80176ce:	2200      	movs	r2, #0
 80176d0:	749a      	strb	r2, [r3, #18]
 80176d2:	2200      	movs	r2, #0
 80176d4:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80176d6:	697b      	ldr	r3, [r7, #20]
}
 80176d8:	4618      	mov	r0, r3
 80176da:	3718      	adds	r7, #24
 80176dc:	46bd      	mov	sp, r7
 80176de:	bd80      	pop	{r7, pc}
 80176e0:	08021174 	.word	0x08021174
 80176e4:	0802184c 	.word	0x0802184c
 80176e8:	080211c8 	.word	0x080211c8

080176ec <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80176ec:	b5b0      	push	{r4, r5, r7, lr}
 80176ee:	b08a      	sub	sp, #40	@ 0x28
 80176f0:	af04      	add	r7, sp, #16
 80176f2:	60f8      	str	r0, [r7, #12]
 80176f4:	607b      	str	r3, [r7, #4]
 80176f6:	460b      	mov	r3, r1
 80176f8:	817b      	strh	r3, [r7, #10]
 80176fa:	4613      	mov	r3, r2
 80176fc:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80176fe:	68fb      	ldr	r3, [r7, #12]
 8017700:	2b00      	cmp	r3, #0
 8017702:	d106      	bne.n	8017712 <tcp_output_alloc_header+0x26>
 8017704:	4b15      	ldr	r3, [pc, #84]	@ (801775c <tcp_output_alloc_header+0x70>)
 8017706:	f240 7242 	movw	r2, #1858	@ 0x742
 801770a:	4915      	ldr	r1, [pc, #84]	@ (8017760 <tcp_output_alloc_header+0x74>)
 801770c:	4815      	ldr	r0, [pc, #84]	@ (8017764 <tcp_output_alloc_header+0x78>)
 801770e:	f006 f871 	bl	801d7f4 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8017712:	68fb      	ldr	r3, [r7, #12]
 8017714:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8017716:	68fb      	ldr	r3, [r7, #12]
 8017718:	8adb      	ldrh	r3, [r3, #22]
 801771a:	68fa      	ldr	r2, [r7, #12]
 801771c:	8b12      	ldrh	r2, [r2, #24]
 801771e:	68f9      	ldr	r1, [r7, #12]
 8017720:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8017722:	893d      	ldrh	r5, [r7, #8]
 8017724:	897c      	ldrh	r4, [r7, #10]
 8017726:	9103      	str	r1, [sp, #12]
 8017728:	2110      	movs	r1, #16
 801772a:	9102      	str	r1, [sp, #8]
 801772c:	9201      	str	r2, [sp, #4]
 801772e:	9300      	str	r3, [sp, #0]
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	462a      	mov	r2, r5
 8017734:	4621      	mov	r1, r4
 8017736:	f7ff ff67 	bl	8017608 <tcp_output_alloc_header_common>
 801773a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801773c:	697b      	ldr	r3, [r7, #20]
 801773e:	2b00      	cmp	r3, #0
 8017740:	d006      	beq.n	8017750 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017746:	68fa      	ldr	r2, [r7, #12]
 8017748:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801774a:	441a      	add	r2, r3
 801774c:	68fb      	ldr	r3, [r7, #12]
 801774e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8017750:	697b      	ldr	r3, [r7, #20]
}
 8017752:	4618      	mov	r0, r3
 8017754:	3718      	adds	r7, #24
 8017756:	46bd      	mov	sp, r7
 8017758:	bdb0      	pop	{r4, r5, r7, pc}
 801775a:	bf00      	nop
 801775c:	08021174 	.word	0x08021174
 8017760:	0802187c 	.word	0x0802187c
 8017764:	080211c8 	.word	0x080211c8

08017768 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8017768:	b580      	push	{r7, lr}
 801776a:	b088      	sub	sp, #32
 801776c:	af00      	add	r7, sp, #0
 801776e:	60f8      	str	r0, [r7, #12]
 8017770:	60b9      	str	r1, [r7, #8]
 8017772:	4611      	mov	r1, r2
 8017774:	461a      	mov	r2, r3
 8017776:	460b      	mov	r3, r1
 8017778:	71fb      	strb	r3, [r7, #7]
 801777a:	4613      	mov	r3, r2
 801777c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801777e:	2300      	movs	r3, #0
 8017780:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8017782:	68bb      	ldr	r3, [r7, #8]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d106      	bne.n	8017796 <tcp_output_fill_options+0x2e>
 8017788:	4b12      	ldr	r3, [pc, #72]	@ (80177d4 <tcp_output_fill_options+0x6c>)
 801778a:	f240 7256 	movw	r2, #1878	@ 0x756
 801778e:	4912      	ldr	r1, [pc, #72]	@ (80177d8 <tcp_output_fill_options+0x70>)
 8017790:	4812      	ldr	r0, [pc, #72]	@ (80177dc <tcp_output_fill_options+0x74>)
 8017792:	f006 f82f 	bl	801d7f4 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8017796:	68bb      	ldr	r3, [r7, #8]
 8017798:	685b      	ldr	r3, [r3, #4]
 801779a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801779c:	69bb      	ldr	r3, [r7, #24]
 801779e:	3314      	adds	r3, #20
 80177a0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80177a2:	8bfb      	ldrh	r3, [r7, #30]
 80177a4:	009b      	lsls	r3, r3, #2
 80177a6:	461a      	mov	r2, r3
 80177a8:	79fb      	ldrb	r3, [r7, #7]
 80177aa:	009b      	lsls	r3, r3, #2
 80177ac:	f003 0304 	and.w	r3, r3, #4
 80177b0:	4413      	add	r3, r2
 80177b2:	3314      	adds	r3, #20
 80177b4:	69ba      	ldr	r2, [r7, #24]
 80177b6:	4413      	add	r3, r2
 80177b8:	697a      	ldr	r2, [r7, #20]
 80177ba:	429a      	cmp	r2, r3
 80177bc:	d006      	beq.n	80177cc <tcp_output_fill_options+0x64>
 80177be:	4b05      	ldr	r3, [pc, #20]	@ (80177d4 <tcp_output_fill_options+0x6c>)
 80177c0:	f240 7275 	movw	r2, #1909	@ 0x775
 80177c4:	4906      	ldr	r1, [pc, #24]	@ (80177e0 <tcp_output_fill_options+0x78>)
 80177c6:	4805      	ldr	r0, [pc, #20]	@ (80177dc <tcp_output_fill_options+0x74>)
 80177c8:	f006 f814 	bl	801d7f4 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80177cc:	bf00      	nop
 80177ce:	3720      	adds	r7, #32
 80177d0:	46bd      	mov	sp, r7
 80177d2:	bd80      	pop	{r7, pc}
 80177d4:	08021174 	.word	0x08021174
 80177d8:	080218a4 	.word	0x080218a4
 80177dc:	080211c8 	.word	0x080211c8
 80177e0:	0802179c 	.word	0x0802179c

080177e4 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80177e4:	b580      	push	{r7, lr}
 80177e6:	b08a      	sub	sp, #40	@ 0x28
 80177e8:	af04      	add	r7, sp, #16
 80177ea:	60f8      	str	r0, [r7, #12]
 80177ec:	60b9      	str	r1, [r7, #8]
 80177ee:	607a      	str	r2, [r7, #4]
 80177f0:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80177f2:	68bb      	ldr	r3, [r7, #8]
 80177f4:	2b00      	cmp	r3, #0
 80177f6:	d106      	bne.n	8017806 <tcp_output_control_segment+0x22>
 80177f8:	4b1c      	ldr	r3, [pc, #112]	@ (801786c <tcp_output_control_segment+0x88>)
 80177fa:	f240 7287 	movw	r2, #1927	@ 0x787
 80177fe:	491c      	ldr	r1, [pc, #112]	@ (8017870 <tcp_output_control_segment+0x8c>)
 8017800:	481c      	ldr	r0, [pc, #112]	@ (8017874 <tcp_output_control_segment+0x90>)
 8017802:	f005 fff7 	bl	801d7f4 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8017806:	683a      	ldr	r2, [r7, #0]
 8017808:	6879      	ldr	r1, [r7, #4]
 801780a:	68f8      	ldr	r0, [r7, #12]
 801780c:	f7fe ff42 	bl	8016694 <tcp_route>
 8017810:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8017812:	693b      	ldr	r3, [r7, #16]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d102      	bne.n	801781e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8017818:	23fc      	movs	r3, #252	@ 0xfc
 801781a:	75fb      	strb	r3, [r7, #23]
 801781c:	e01c      	b.n	8017858 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801781e:	68fb      	ldr	r3, [r7, #12]
 8017820:	2b00      	cmp	r3, #0
 8017822:	d006      	beq.n	8017832 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	7adb      	ldrb	r3, [r3, #11]
 8017828:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801782a:	68fb      	ldr	r3, [r7, #12]
 801782c:	7a9b      	ldrb	r3, [r3, #10]
 801782e:	757b      	strb	r3, [r7, #21]
 8017830:	e003      	b.n	801783a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8017832:	23ff      	movs	r3, #255	@ 0xff
 8017834:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8017836:	2300      	movs	r3, #0
 8017838:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801783a:	7dba      	ldrb	r2, [r7, #22]
 801783c:	693b      	ldr	r3, [r7, #16]
 801783e:	9302      	str	r3, [sp, #8]
 8017840:	2306      	movs	r3, #6
 8017842:	9301      	str	r3, [sp, #4]
 8017844:	7d7b      	ldrb	r3, [r7, #21]
 8017846:	9300      	str	r3, [sp, #0]
 8017848:	4613      	mov	r3, r2
 801784a:	683a      	ldr	r2, [r7, #0]
 801784c:	6879      	ldr	r1, [r7, #4]
 801784e:	68b8      	ldr	r0, [r7, #8]
 8017850:	f004 f978 	bl	801bb44 <ip4_output_if>
 8017854:	4603      	mov	r3, r0
 8017856:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8017858:	68b8      	ldr	r0, [r7, #8]
 801785a:	f7fa fdcd 	bl	80123f8 <pbuf_free>
  return err;
 801785e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017862:	4618      	mov	r0, r3
 8017864:	3718      	adds	r7, #24
 8017866:	46bd      	mov	sp, r7
 8017868:	bd80      	pop	{r7, pc}
 801786a:	bf00      	nop
 801786c:	08021174 	.word	0x08021174
 8017870:	080218cc 	.word	0x080218cc
 8017874:	080211c8 	.word	0x080211c8

08017878 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8017878:	b590      	push	{r4, r7, lr}
 801787a:	b08b      	sub	sp, #44	@ 0x2c
 801787c:	af04      	add	r7, sp, #16
 801787e:	60f8      	str	r0, [r7, #12]
 8017880:	60b9      	str	r1, [r7, #8]
 8017882:	607a      	str	r2, [r7, #4]
 8017884:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8017886:	683b      	ldr	r3, [r7, #0]
 8017888:	2b00      	cmp	r3, #0
 801788a:	d106      	bne.n	801789a <tcp_rst+0x22>
 801788c:	4b1f      	ldr	r3, [pc, #124]	@ (801790c <tcp_rst+0x94>)
 801788e:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8017892:	491f      	ldr	r1, [pc, #124]	@ (8017910 <tcp_rst+0x98>)
 8017894:	481f      	ldr	r0, [pc, #124]	@ (8017914 <tcp_rst+0x9c>)
 8017896:	f005 ffad 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801789a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801789c:	2b00      	cmp	r3, #0
 801789e:	d106      	bne.n	80178ae <tcp_rst+0x36>
 80178a0:	4b1a      	ldr	r3, [pc, #104]	@ (801790c <tcp_rst+0x94>)
 80178a2:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80178a6:	491c      	ldr	r1, [pc, #112]	@ (8017918 <tcp_rst+0xa0>)
 80178a8:	481a      	ldr	r0, [pc, #104]	@ (8017914 <tcp_rst+0x9c>)
 80178aa:	f005 ffa3 	bl	801d7f4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80178ae:	2300      	movs	r3, #0
 80178b0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80178b2:	f246 0308 	movw	r3, #24584	@ 0x6008
 80178b6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80178b8:	7dfb      	ldrb	r3, [r7, #23]
 80178ba:	b29c      	uxth	r4, r3
 80178bc:	68b8      	ldr	r0, [r7, #8]
 80178be:	f7f9 f8fa 	bl	8010ab6 <lwip_htonl>
 80178c2:	4602      	mov	r2, r0
 80178c4:	8abb      	ldrh	r3, [r7, #20]
 80178c6:	9303      	str	r3, [sp, #12]
 80178c8:	2314      	movs	r3, #20
 80178ca:	9302      	str	r3, [sp, #8]
 80178cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80178ce:	9301      	str	r3, [sp, #4]
 80178d0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80178d2:	9300      	str	r3, [sp, #0]
 80178d4:	4613      	mov	r3, r2
 80178d6:	2200      	movs	r2, #0
 80178d8:	4621      	mov	r1, r4
 80178da:	6878      	ldr	r0, [r7, #4]
 80178dc:	f7ff fe94 	bl	8017608 <tcp_output_alloc_header_common>
 80178e0:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80178e2:	693b      	ldr	r3, [r7, #16]
 80178e4:	2b00      	cmp	r3, #0
 80178e6:	d00c      	beq.n	8017902 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80178e8:	7dfb      	ldrb	r3, [r7, #23]
 80178ea:	2200      	movs	r2, #0
 80178ec:	6939      	ldr	r1, [r7, #16]
 80178ee:	68f8      	ldr	r0, [r7, #12]
 80178f0:	f7ff ff3a 	bl	8017768 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80178f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178f6:	683a      	ldr	r2, [r7, #0]
 80178f8:	6939      	ldr	r1, [r7, #16]
 80178fa:	68f8      	ldr	r0, [r7, #12]
 80178fc:	f7ff ff72 	bl	80177e4 <tcp_output_control_segment>
 8017900:	e000      	b.n	8017904 <tcp_rst+0x8c>
    return;
 8017902:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8017904:	371c      	adds	r7, #28
 8017906:	46bd      	mov	sp, r7
 8017908:	bd90      	pop	{r4, r7, pc}
 801790a:	bf00      	nop
 801790c:	08021174 	.word	0x08021174
 8017910:	080218f8 	.word	0x080218f8
 8017914:	080211c8 	.word	0x080211c8
 8017918:	08021914 	.word	0x08021914

0801791c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801791c:	b590      	push	{r4, r7, lr}
 801791e:	b087      	sub	sp, #28
 8017920:	af00      	add	r7, sp, #0
 8017922:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8017924:	2300      	movs	r3, #0
 8017926:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8017928:	2300      	movs	r3, #0
 801792a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	2b00      	cmp	r3, #0
 8017930:	d106      	bne.n	8017940 <tcp_send_empty_ack+0x24>
 8017932:	4b28      	ldr	r3, [pc, #160]	@ (80179d4 <tcp_send_empty_ack+0xb8>)
 8017934:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8017938:	4927      	ldr	r1, [pc, #156]	@ (80179d8 <tcp_send_empty_ack+0xbc>)
 801793a:	4828      	ldr	r0, [pc, #160]	@ (80179dc <tcp_send_empty_ack+0xc0>)
 801793c:	f005 ff5a 	bl	801d7f4 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017940:	7dfb      	ldrb	r3, [r7, #23]
 8017942:	009b      	lsls	r3, r3, #2
 8017944:	b2db      	uxtb	r3, r3
 8017946:	f003 0304 	and.w	r3, r3, #4
 801794a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801794c:	7d7b      	ldrb	r3, [r7, #21]
 801794e:	b29c      	uxth	r4, r3
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017954:	4618      	mov	r0, r3
 8017956:	f7f9 f8ae 	bl	8010ab6 <lwip_htonl>
 801795a:	4603      	mov	r3, r0
 801795c:	2200      	movs	r2, #0
 801795e:	4621      	mov	r1, r4
 8017960:	6878      	ldr	r0, [r7, #4]
 8017962:	f7ff fec3 	bl	80176ec <tcp_output_alloc_header>
 8017966:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017968:	693b      	ldr	r3, [r7, #16]
 801796a:	2b00      	cmp	r3, #0
 801796c:	d109      	bne.n	8017982 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	8b5b      	ldrh	r3, [r3, #26]
 8017972:	f043 0303 	orr.w	r3, r3, #3
 8017976:	b29a      	uxth	r2, r3
 8017978:	687b      	ldr	r3, [r7, #4]
 801797a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801797c:	f06f 0301 	mvn.w	r3, #1
 8017980:	e023      	b.n	80179ca <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8017982:	7dbb      	ldrb	r3, [r7, #22]
 8017984:	7dfa      	ldrb	r2, [r7, #23]
 8017986:	6939      	ldr	r1, [r7, #16]
 8017988:	6878      	ldr	r0, [r7, #4]
 801798a:	f7ff feed 	bl	8017768 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801798e:	687a      	ldr	r2, [r7, #4]
 8017990:	687b      	ldr	r3, [r7, #4]
 8017992:	3304      	adds	r3, #4
 8017994:	6939      	ldr	r1, [r7, #16]
 8017996:	6878      	ldr	r0, [r7, #4]
 8017998:	f7ff ff24 	bl	80177e4 <tcp_output_control_segment>
 801799c:	4603      	mov	r3, r0
 801799e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80179a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d007      	beq.n	80179b8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	8b5b      	ldrh	r3, [r3, #26]
 80179ac:	f043 0303 	orr.w	r3, r3, #3
 80179b0:	b29a      	uxth	r2, r3
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	835a      	strh	r2, [r3, #26]
 80179b6:	e006      	b.n	80179c6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80179b8:	687b      	ldr	r3, [r7, #4]
 80179ba:	8b5b      	ldrh	r3, [r3, #26]
 80179bc:	f023 0303 	bic.w	r3, r3, #3
 80179c0:	b29a      	uxth	r2, r3
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80179c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80179ca:	4618      	mov	r0, r3
 80179cc:	371c      	adds	r7, #28
 80179ce:	46bd      	mov	sp, r7
 80179d0:	bd90      	pop	{r4, r7, pc}
 80179d2:	bf00      	nop
 80179d4:	08021174 	.word	0x08021174
 80179d8:	08021930 	.word	0x08021930
 80179dc:	080211c8 	.word	0x080211c8

080179e0 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80179e0:	b590      	push	{r4, r7, lr}
 80179e2:	b087      	sub	sp, #28
 80179e4:	af00      	add	r7, sp, #0
 80179e6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80179e8:	2300      	movs	r3, #0
 80179ea:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80179ec:	687b      	ldr	r3, [r7, #4]
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d106      	bne.n	8017a00 <tcp_keepalive+0x20>
 80179f2:	4b18      	ldr	r3, [pc, #96]	@ (8017a54 <tcp_keepalive+0x74>)
 80179f4:	f640 0224 	movw	r2, #2084	@ 0x824
 80179f8:	4917      	ldr	r1, [pc, #92]	@ (8017a58 <tcp_keepalive+0x78>)
 80179fa:	4818      	ldr	r0, [pc, #96]	@ (8017a5c <tcp_keepalive+0x7c>)
 80179fc:	f005 fefa 	bl	801d7f4 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8017a00:	7dfb      	ldrb	r3, [r7, #23]
 8017a02:	b29c      	uxth	r4, r3
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017a08:	3b01      	subs	r3, #1
 8017a0a:	4618      	mov	r0, r3
 8017a0c:	f7f9 f853 	bl	8010ab6 <lwip_htonl>
 8017a10:	4603      	mov	r3, r0
 8017a12:	2200      	movs	r2, #0
 8017a14:	4621      	mov	r1, r4
 8017a16:	6878      	ldr	r0, [r7, #4]
 8017a18:	f7ff fe68 	bl	80176ec <tcp_output_alloc_header>
 8017a1c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017a1e:	693b      	ldr	r3, [r7, #16]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d102      	bne.n	8017a2a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8017a24:	f04f 33ff 	mov.w	r3, #4294967295
 8017a28:	e010      	b.n	8017a4c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017a2a:	7dfb      	ldrb	r3, [r7, #23]
 8017a2c:	2200      	movs	r2, #0
 8017a2e:	6939      	ldr	r1, [r7, #16]
 8017a30:	6878      	ldr	r0, [r7, #4]
 8017a32:	f7ff fe99 	bl	8017768 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017a36:	687a      	ldr	r2, [r7, #4]
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	3304      	adds	r3, #4
 8017a3c:	6939      	ldr	r1, [r7, #16]
 8017a3e:	6878      	ldr	r0, [r7, #4]
 8017a40:	f7ff fed0 	bl	80177e4 <tcp_output_control_segment>
 8017a44:	4603      	mov	r3, r0
 8017a46:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017a4c:	4618      	mov	r0, r3
 8017a4e:	371c      	adds	r7, #28
 8017a50:	46bd      	mov	sp, r7
 8017a52:	bd90      	pop	{r4, r7, pc}
 8017a54:	08021174 	.word	0x08021174
 8017a58:	08021950 	.word	0x08021950
 8017a5c:	080211c8 	.word	0x080211c8

08017a60 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8017a60:	b590      	push	{r4, r7, lr}
 8017a62:	b08b      	sub	sp, #44	@ 0x2c
 8017a64:	af00      	add	r7, sp, #0
 8017a66:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017a68:	2300      	movs	r3, #0
 8017a6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d106      	bne.n	8017a82 <tcp_zero_window_probe+0x22>
 8017a74:	4b4c      	ldr	r3, [pc, #304]	@ (8017ba8 <tcp_zero_window_probe+0x148>)
 8017a76:	f640 024f 	movw	r2, #2127	@ 0x84f
 8017a7a:	494c      	ldr	r1, [pc, #304]	@ (8017bac <tcp_zero_window_probe+0x14c>)
 8017a7c:	484c      	ldr	r0, [pc, #304]	@ (8017bb0 <tcp_zero_window_probe+0x150>)
 8017a7e:	f005 feb9 	bl	801d7f4 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017a86:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8017a88:	6a3b      	ldr	r3, [r7, #32]
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d101      	bne.n	8017a92 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8017a8e:	2300      	movs	r3, #0
 8017a90:	e086      	b.n	8017ba0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017a98:	2bff      	cmp	r3, #255	@ 0xff
 8017a9a:	d007      	beq.n	8017aac <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017aa2:	3301      	adds	r3, #1
 8017aa4:	b2da      	uxtb	r2, r3
 8017aa6:	687b      	ldr	r3, [r7, #4]
 8017aa8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8017aac:	6a3b      	ldr	r3, [r7, #32]
 8017aae:	68db      	ldr	r3, [r3, #12]
 8017ab0:	899b      	ldrh	r3, [r3, #12]
 8017ab2:	b29b      	uxth	r3, r3
 8017ab4:	4618      	mov	r0, r3
 8017ab6:	f7f8 ffe9 	bl	8010a8c <lwip_htons>
 8017aba:	4603      	mov	r3, r0
 8017abc:	b2db      	uxtb	r3, r3
 8017abe:	f003 0301 	and.w	r3, r3, #1
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	d005      	beq.n	8017ad2 <tcp_zero_window_probe+0x72>
 8017ac6:	6a3b      	ldr	r3, [r7, #32]
 8017ac8:	891b      	ldrh	r3, [r3, #8]
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d101      	bne.n	8017ad2 <tcp_zero_window_probe+0x72>
 8017ace:	2301      	movs	r3, #1
 8017ad0:	e000      	b.n	8017ad4 <tcp_zero_window_probe+0x74>
 8017ad2:	2300      	movs	r3, #0
 8017ad4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8017ad6:	7ffb      	ldrb	r3, [r7, #31]
 8017ad8:	2b00      	cmp	r3, #0
 8017ada:	bf0c      	ite	eq
 8017adc:	2301      	moveq	r3, #1
 8017ade:	2300      	movne	r3, #0
 8017ae0:	b2db      	uxtb	r3, r3
 8017ae2:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8017ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017ae8:	b299      	uxth	r1, r3
 8017aea:	6a3b      	ldr	r3, [r7, #32]
 8017aec:	68db      	ldr	r3, [r3, #12]
 8017aee:	685b      	ldr	r3, [r3, #4]
 8017af0:	8bba      	ldrh	r2, [r7, #28]
 8017af2:	6878      	ldr	r0, [r7, #4]
 8017af4:	f7ff fdfa 	bl	80176ec <tcp_output_alloc_header>
 8017af8:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8017afa:	69bb      	ldr	r3, [r7, #24]
 8017afc:	2b00      	cmp	r3, #0
 8017afe:	d102      	bne.n	8017b06 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8017b00:	f04f 33ff 	mov.w	r3, #4294967295
 8017b04:	e04c      	b.n	8017ba0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8017b06:	69bb      	ldr	r3, [r7, #24]
 8017b08:	685b      	ldr	r3, [r3, #4]
 8017b0a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8017b0c:	7ffb      	ldrb	r3, [r7, #31]
 8017b0e:	2b00      	cmp	r3, #0
 8017b10:	d011      	beq.n	8017b36 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8017b12:	697b      	ldr	r3, [r7, #20]
 8017b14:	899b      	ldrh	r3, [r3, #12]
 8017b16:	b29b      	uxth	r3, r3
 8017b18:	b21b      	sxth	r3, r3
 8017b1a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017b1e:	b21c      	sxth	r4, r3
 8017b20:	2011      	movs	r0, #17
 8017b22:	f7f8 ffb3 	bl	8010a8c <lwip_htons>
 8017b26:	4603      	mov	r3, r0
 8017b28:	b21b      	sxth	r3, r3
 8017b2a:	4323      	orrs	r3, r4
 8017b2c:	b21b      	sxth	r3, r3
 8017b2e:	b29a      	uxth	r2, r3
 8017b30:	697b      	ldr	r3, [r7, #20]
 8017b32:	819a      	strh	r2, [r3, #12]
 8017b34:	e010      	b.n	8017b58 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8017b36:	69bb      	ldr	r3, [r7, #24]
 8017b38:	685b      	ldr	r3, [r3, #4]
 8017b3a:	3314      	adds	r3, #20
 8017b3c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8017b3e:	6a3b      	ldr	r3, [r7, #32]
 8017b40:	6858      	ldr	r0, [r3, #4]
 8017b42:	6a3b      	ldr	r3, [r7, #32]
 8017b44:	685b      	ldr	r3, [r3, #4]
 8017b46:	891a      	ldrh	r2, [r3, #8]
 8017b48:	6a3b      	ldr	r3, [r7, #32]
 8017b4a:	891b      	ldrh	r3, [r3, #8]
 8017b4c:	1ad3      	subs	r3, r2, r3
 8017b4e:	b29b      	uxth	r3, r3
 8017b50:	2201      	movs	r2, #1
 8017b52:	6939      	ldr	r1, [r7, #16]
 8017b54:	f7fa fe56 	bl	8012804 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8017b58:	6a3b      	ldr	r3, [r7, #32]
 8017b5a:	68db      	ldr	r3, [r3, #12]
 8017b5c:	685b      	ldr	r3, [r3, #4]
 8017b5e:	4618      	mov	r0, r3
 8017b60:	f7f8 ffa9 	bl	8010ab6 <lwip_htonl>
 8017b64:	4603      	mov	r3, r0
 8017b66:	3301      	adds	r3, #1
 8017b68:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017b6e:	68fb      	ldr	r3, [r7, #12]
 8017b70:	1ad3      	subs	r3, r2, r3
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	da02      	bge.n	8017b7c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	68fa      	ldr	r2, [r7, #12]
 8017b7a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017b80:	2200      	movs	r2, #0
 8017b82:	69b9      	ldr	r1, [r7, #24]
 8017b84:	6878      	ldr	r0, [r7, #4]
 8017b86:	f7ff fdef 	bl	8017768 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017b8a:	687a      	ldr	r2, [r7, #4]
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	3304      	adds	r3, #4
 8017b90:	69b9      	ldr	r1, [r7, #24]
 8017b92:	6878      	ldr	r0, [r7, #4]
 8017b94:	f7ff fe26 	bl	80177e4 <tcp_output_control_segment>
 8017b98:	4603      	mov	r3, r0
 8017b9a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017b9c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8017ba0:	4618      	mov	r0, r3
 8017ba2:	372c      	adds	r7, #44	@ 0x2c
 8017ba4:	46bd      	mov	sp, r7
 8017ba6:	bd90      	pop	{r4, r7, pc}
 8017ba8:	08021174 	.word	0x08021174
 8017bac:	0802196c 	.word	0x0802196c
 8017bb0:	080211c8 	.word	0x080211c8

08017bb4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8017bb4:	b580      	push	{r7, lr}
 8017bb6:	b082      	sub	sp, #8
 8017bb8:	af00      	add	r7, sp, #0
 8017bba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8017bbc:	f7fa ff10 	bl	80129e0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8017bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8017bec <tcpip_tcp_timer+0x38>)
 8017bc2:	681b      	ldr	r3, [r3, #0]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	d103      	bne.n	8017bd0 <tcpip_tcp_timer+0x1c>
 8017bc8:	4b09      	ldr	r3, [pc, #36]	@ (8017bf0 <tcpip_tcp_timer+0x3c>)
 8017bca:	681b      	ldr	r3, [r3, #0]
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d005      	beq.n	8017bdc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017bd0:	2200      	movs	r2, #0
 8017bd2:	4908      	ldr	r1, [pc, #32]	@ (8017bf4 <tcpip_tcp_timer+0x40>)
 8017bd4:	20fa      	movs	r0, #250	@ 0xfa
 8017bd6:	f000 f8f3 	bl	8017dc0 <sys_timeout>
 8017bda:	e003      	b.n	8017be4 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8017bdc:	4b06      	ldr	r3, [pc, #24]	@ (8017bf8 <tcpip_tcp_timer+0x44>)
 8017bde:	2200      	movs	r2, #0
 8017be0:	601a      	str	r2, [r3, #0]
  }
}
 8017be2:	bf00      	nop
 8017be4:	bf00      	nop
 8017be6:	3708      	adds	r7, #8
 8017be8:	46bd      	mov	sp, r7
 8017bea:	bd80      	pop	{r7, pc}
 8017bec:	2400cc40 	.word	0x2400cc40
 8017bf0:	2400cc44 	.word	0x2400cc44
 8017bf4:	08017bb5 	.word	0x08017bb5
 8017bf8:	2400cc8c 	.word	0x2400cc8c

08017bfc <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8017bfc:	b580      	push	{r7, lr}
 8017bfe:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8017c00:	4b0a      	ldr	r3, [pc, #40]	@ (8017c2c <tcp_timer_needed+0x30>)
 8017c02:	681b      	ldr	r3, [r3, #0]
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	d10f      	bne.n	8017c28 <tcp_timer_needed+0x2c>
 8017c08:	4b09      	ldr	r3, [pc, #36]	@ (8017c30 <tcp_timer_needed+0x34>)
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	d103      	bne.n	8017c18 <tcp_timer_needed+0x1c>
 8017c10:	4b08      	ldr	r3, [pc, #32]	@ (8017c34 <tcp_timer_needed+0x38>)
 8017c12:	681b      	ldr	r3, [r3, #0]
 8017c14:	2b00      	cmp	r3, #0
 8017c16:	d007      	beq.n	8017c28 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8017c18:	4b04      	ldr	r3, [pc, #16]	@ (8017c2c <tcp_timer_needed+0x30>)
 8017c1a:	2201      	movs	r2, #1
 8017c1c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017c1e:	2200      	movs	r2, #0
 8017c20:	4905      	ldr	r1, [pc, #20]	@ (8017c38 <tcp_timer_needed+0x3c>)
 8017c22:	20fa      	movs	r0, #250	@ 0xfa
 8017c24:	f000 f8cc 	bl	8017dc0 <sys_timeout>
  }
}
 8017c28:	bf00      	nop
 8017c2a:	bd80      	pop	{r7, pc}
 8017c2c:	2400cc8c 	.word	0x2400cc8c
 8017c30:	2400cc40 	.word	0x2400cc40
 8017c34:	2400cc44 	.word	0x2400cc44
 8017c38:	08017bb5 	.word	0x08017bb5

08017c3c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b086      	sub	sp, #24
 8017c40:	af00      	add	r7, sp, #0
 8017c42:	60f8      	str	r0, [r7, #12]
 8017c44:	60b9      	str	r1, [r7, #8]
 8017c46:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8017c48:	200a      	movs	r0, #10
 8017c4a:	f7f9 fcaf 	bl	80115ac <memp_malloc>
 8017c4e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8017c50:	693b      	ldr	r3, [r7, #16]
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d109      	bne.n	8017c6a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8017c56:	693b      	ldr	r3, [r7, #16]
 8017c58:	2b00      	cmp	r3, #0
 8017c5a:	d151      	bne.n	8017d00 <sys_timeout_abs+0xc4>
 8017c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8017d08 <sys_timeout_abs+0xcc>)
 8017c5e:	22be      	movs	r2, #190	@ 0xbe
 8017c60:	492a      	ldr	r1, [pc, #168]	@ (8017d0c <sys_timeout_abs+0xd0>)
 8017c62:	482b      	ldr	r0, [pc, #172]	@ (8017d10 <sys_timeout_abs+0xd4>)
 8017c64:	f005 fdc6 	bl	801d7f4 <iprintf>
    return;
 8017c68:	e04a      	b.n	8017d00 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8017c6a:	693b      	ldr	r3, [r7, #16]
 8017c6c:	2200      	movs	r2, #0
 8017c6e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8017c70:	693b      	ldr	r3, [r7, #16]
 8017c72:	68ba      	ldr	r2, [r7, #8]
 8017c74:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8017c76:	693b      	ldr	r3, [r7, #16]
 8017c78:	687a      	ldr	r2, [r7, #4]
 8017c7a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8017c7c:	693b      	ldr	r3, [r7, #16]
 8017c7e:	68fa      	ldr	r2, [r7, #12]
 8017c80:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8017c82:	4b24      	ldr	r3, [pc, #144]	@ (8017d14 <sys_timeout_abs+0xd8>)
 8017c84:	681b      	ldr	r3, [r3, #0]
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d103      	bne.n	8017c92 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8017c8a:	4a22      	ldr	r2, [pc, #136]	@ (8017d14 <sys_timeout_abs+0xd8>)
 8017c8c:	693b      	ldr	r3, [r7, #16]
 8017c8e:	6013      	str	r3, [r2, #0]
    return;
 8017c90:	e037      	b.n	8017d02 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8017c92:	693b      	ldr	r3, [r7, #16]
 8017c94:	685a      	ldr	r2, [r3, #4]
 8017c96:	4b1f      	ldr	r3, [pc, #124]	@ (8017d14 <sys_timeout_abs+0xd8>)
 8017c98:	681b      	ldr	r3, [r3, #0]
 8017c9a:	685b      	ldr	r3, [r3, #4]
 8017c9c:	1ad3      	subs	r3, r2, r3
 8017c9e:	0fdb      	lsrs	r3, r3, #31
 8017ca0:	f003 0301 	and.w	r3, r3, #1
 8017ca4:	b2db      	uxtb	r3, r3
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d007      	beq.n	8017cba <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8017caa:	4b1a      	ldr	r3, [pc, #104]	@ (8017d14 <sys_timeout_abs+0xd8>)
 8017cac:	681a      	ldr	r2, [r3, #0]
 8017cae:	693b      	ldr	r3, [r7, #16]
 8017cb0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8017cb2:	4a18      	ldr	r2, [pc, #96]	@ (8017d14 <sys_timeout_abs+0xd8>)
 8017cb4:	693b      	ldr	r3, [r7, #16]
 8017cb6:	6013      	str	r3, [r2, #0]
 8017cb8:	e023      	b.n	8017d02 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8017cba:	4b16      	ldr	r3, [pc, #88]	@ (8017d14 <sys_timeout_abs+0xd8>)
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	617b      	str	r3, [r7, #20]
 8017cc0:	e01a      	b.n	8017cf8 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8017cc2:	697b      	ldr	r3, [r7, #20]
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	2b00      	cmp	r3, #0
 8017cc8:	d00b      	beq.n	8017ce2 <sys_timeout_abs+0xa6>
 8017cca:	693b      	ldr	r3, [r7, #16]
 8017ccc:	685a      	ldr	r2, [r3, #4]
 8017cce:	697b      	ldr	r3, [r7, #20]
 8017cd0:	681b      	ldr	r3, [r3, #0]
 8017cd2:	685b      	ldr	r3, [r3, #4]
 8017cd4:	1ad3      	subs	r3, r2, r3
 8017cd6:	0fdb      	lsrs	r3, r3, #31
 8017cd8:	f003 0301 	and.w	r3, r3, #1
 8017cdc:	b2db      	uxtb	r3, r3
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d007      	beq.n	8017cf2 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8017ce2:	697b      	ldr	r3, [r7, #20]
 8017ce4:	681a      	ldr	r2, [r3, #0]
 8017ce6:	693b      	ldr	r3, [r7, #16]
 8017ce8:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8017cea:	697b      	ldr	r3, [r7, #20]
 8017cec:	693a      	ldr	r2, [r7, #16]
 8017cee:	601a      	str	r2, [r3, #0]
        break;
 8017cf0:	e007      	b.n	8017d02 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8017cf2:	697b      	ldr	r3, [r7, #20]
 8017cf4:	681b      	ldr	r3, [r3, #0]
 8017cf6:	617b      	str	r3, [r7, #20]
 8017cf8:	697b      	ldr	r3, [r7, #20]
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	d1e1      	bne.n	8017cc2 <sys_timeout_abs+0x86>
 8017cfe:	e000      	b.n	8017d02 <sys_timeout_abs+0xc6>
    return;
 8017d00:	bf00      	nop
      }
    }
  }
}
 8017d02:	3718      	adds	r7, #24
 8017d04:	46bd      	mov	sp, r7
 8017d06:	bd80      	pop	{r7, pc}
 8017d08:	08021990 	.word	0x08021990
 8017d0c:	080219c4 	.word	0x080219c4
 8017d10:	08021a04 	.word	0x08021a04
 8017d14:	2400cc84 	.word	0x2400cc84

08017d18 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8017d18:	b580      	push	{r7, lr}
 8017d1a:	b086      	sub	sp, #24
 8017d1c:	af00      	add	r7, sp, #0
 8017d1e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8017d24:	697b      	ldr	r3, [r7, #20]
 8017d26:	685b      	ldr	r3, [r3, #4]
 8017d28:	4798      	blx	r3

  now = sys_now();
 8017d2a:	f7f4 faf3 	bl	800c314 <sys_now>
 8017d2e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8017d30:	697b      	ldr	r3, [r7, #20]
 8017d32:	681a      	ldr	r2, [r3, #0]
 8017d34:	4b0f      	ldr	r3, [pc, #60]	@ (8017d74 <lwip_cyclic_timer+0x5c>)
 8017d36:	681b      	ldr	r3, [r3, #0]
 8017d38:	4413      	add	r3, r2
 8017d3a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8017d3c:	68fa      	ldr	r2, [r7, #12]
 8017d3e:	693b      	ldr	r3, [r7, #16]
 8017d40:	1ad3      	subs	r3, r2, r3
 8017d42:	0fdb      	lsrs	r3, r3, #31
 8017d44:	f003 0301 	and.w	r3, r3, #1
 8017d48:	b2db      	uxtb	r3, r3
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d009      	beq.n	8017d62 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8017d4e:	697b      	ldr	r3, [r7, #20]
 8017d50:	681a      	ldr	r2, [r3, #0]
 8017d52:	693b      	ldr	r3, [r7, #16]
 8017d54:	4413      	add	r3, r2
 8017d56:	687a      	ldr	r2, [r7, #4]
 8017d58:	4907      	ldr	r1, [pc, #28]	@ (8017d78 <lwip_cyclic_timer+0x60>)
 8017d5a:	4618      	mov	r0, r3
 8017d5c:	f7ff ff6e 	bl	8017c3c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8017d60:	e004      	b.n	8017d6c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8017d62:	687a      	ldr	r2, [r7, #4]
 8017d64:	4904      	ldr	r1, [pc, #16]	@ (8017d78 <lwip_cyclic_timer+0x60>)
 8017d66:	68f8      	ldr	r0, [r7, #12]
 8017d68:	f7ff ff68 	bl	8017c3c <sys_timeout_abs>
}
 8017d6c:	bf00      	nop
 8017d6e:	3718      	adds	r7, #24
 8017d70:	46bd      	mov	sp, r7
 8017d72:	bd80      	pop	{r7, pc}
 8017d74:	2400cc88 	.word	0x2400cc88
 8017d78:	08017d19 	.word	0x08017d19

08017d7c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017d7c:	b580      	push	{r7, lr}
 8017d7e:	b082      	sub	sp, #8
 8017d80:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017d82:	2301      	movs	r3, #1
 8017d84:	607b      	str	r3, [r7, #4]
 8017d86:	e00e      	b.n	8017da6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017d88:	4a0b      	ldr	r2, [pc, #44]	@ (8017db8 <sys_timeouts_init+0x3c>)
 8017d8a:	687b      	ldr	r3, [r7, #4]
 8017d8c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	00db      	lsls	r3, r3, #3
 8017d94:	4a08      	ldr	r2, [pc, #32]	@ (8017db8 <sys_timeouts_init+0x3c>)
 8017d96:	4413      	add	r3, r2
 8017d98:	461a      	mov	r2, r3
 8017d9a:	4908      	ldr	r1, [pc, #32]	@ (8017dbc <sys_timeouts_init+0x40>)
 8017d9c:	f000 f810 	bl	8017dc0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	3301      	adds	r3, #1
 8017da4:	607b      	str	r3, [r7, #4]
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	2b04      	cmp	r3, #4
 8017daa:	d9ed      	bls.n	8017d88 <sys_timeouts_init+0xc>
  }
}
 8017dac:	bf00      	nop
 8017dae:	bf00      	nop
 8017db0:	3708      	adds	r7, #8
 8017db2:	46bd      	mov	sp, r7
 8017db4:	bd80      	pop	{r7, pc}
 8017db6:	bf00      	nop
 8017db8:	08022a08 	.word	0x08022a08
 8017dbc:	08017d19 	.word	0x08017d19

08017dc0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8017dc0:	b580      	push	{r7, lr}
 8017dc2:	b086      	sub	sp, #24
 8017dc4:	af00      	add	r7, sp, #0
 8017dc6:	60f8      	str	r0, [r7, #12]
 8017dc8:	60b9      	str	r1, [r7, #8]
 8017dca:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8017dcc:	68fb      	ldr	r3, [r7, #12]
 8017dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017dd2:	d306      	bcc.n	8017de2 <sys_timeout+0x22>
 8017dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8017e00 <sys_timeout+0x40>)
 8017dd6:	f240 1229 	movw	r2, #297	@ 0x129
 8017dda:	490a      	ldr	r1, [pc, #40]	@ (8017e04 <sys_timeout+0x44>)
 8017ddc:	480a      	ldr	r0, [pc, #40]	@ (8017e08 <sys_timeout+0x48>)
 8017dde:	f005 fd09 	bl	801d7f4 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8017de2:	f7f4 fa97 	bl	800c314 <sys_now>
 8017de6:	4602      	mov	r2, r0
 8017de8:	68fb      	ldr	r3, [r7, #12]
 8017dea:	4413      	add	r3, r2
 8017dec:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8017dee:	687a      	ldr	r2, [r7, #4]
 8017df0:	68b9      	ldr	r1, [r7, #8]
 8017df2:	6978      	ldr	r0, [r7, #20]
 8017df4:	f7ff ff22 	bl	8017c3c <sys_timeout_abs>
#endif
}
 8017df8:	bf00      	nop
 8017dfa:	3718      	adds	r7, #24
 8017dfc:	46bd      	mov	sp, r7
 8017dfe:	bd80      	pop	{r7, pc}
 8017e00:	08021990 	.word	0x08021990
 8017e04:	08021a2c 	.word	0x08021a2c
 8017e08:	08021a04 	.word	0x08021a04

08017e0c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8017e0c:	b580      	push	{r7, lr}
 8017e0e:	b084      	sub	sp, #16
 8017e10:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8017e12:	f7f4 fa7f 	bl	800c314 <sys_now>
 8017e16:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8017e18:	4b17      	ldr	r3, [pc, #92]	@ (8017e78 <sys_check_timeouts+0x6c>)
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8017e1e:	68bb      	ldr	r3, [r7, #8]
 8017e20:	2b00      	cmp	r3, #0
 8017e22:	d022      	beq.n	8017e6a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8017e24:	68bb      	ldr	r3, [r7, #8]
 8017e26:	685b      	ldr	r3, [r3, #4]
 8017e28:	68fa      	ldr	r2, [r7, #12]
 8017e2a:	1ad3      	subs	r3, r2, r3
 8017e2c:	0fdb      	lsrs	r3, r3, #31
 8017e2e:	f003 0301 	and.w	r3, r3, #1
 8017e32:	b2db      	uxtb	r3, r3
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	d11a      	bne.n	8017e6e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8017e38:	68bb      	ldr	r3, [r7, #8]
 8017e3a:	681b      	ldr	r3, [r3, #0]
 8017e3c:	4a0e      	ldr	r2, [pc, #56]	@ (8017e78 <sys_check_timeouts+0x6c>)
 8017e3e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8017e40:	68bb      	ldr	r3, [r7, #8]
 8017e42:	689b      	ldr	r3, [r3, #8]
 8017e44:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8017e46:	68bb      	ldr	r3, [r7, #8]
 8017e48:	68db      	ldr	r3, [r3, #12]
 8017e4a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017e4c:	68bb      	ldr	r3, [r7, #8]
 8017e4e:	685b      	ldr	r3, [r3, #4]
 8017e50:	4a0a      	ldr	r2, [pc, #40]	@ (8017e7c <sys_check_timeouts+0x70>)
 8017e52:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8017e54:	68b9      	ldr	r1, [r7, #8]
 8017e56:	200a      	movs	r0, #10
 8017e58:	f7f9 fc1e 	bl	8011698 <memp_free>
    if (handler != NULL) {
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	2b00      	cmp	r3, #0
 8017e60:	d0da      	beq.n	8017e18 <sys_check_timeouts+0xc>
      handler(arg);
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	6838      	ldr	r0, [r7, #0]
 8017e66:	4798      	blx	r3
  do {
 8017e68:	e7d6      	b.n	8017e18 <sys_check_timeouts+0xc>
      return;
 8017e6a:	bf00      	nop
 8017e6c:	e000      	b.n	8017e70 <sys_check_timeouts+0x64>
      return;
 8017e6e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8017e70:	3710      	adds	r7, #16
 8017e72:	46bd      	mov	sp, r7
 8017e74:	bd80      	pop	{r7, pc}
 8017e76:	bf00      	nop
 8017e78:	2400cc84 	.word	0x2400cc84
 8017e7c:	2400cc88 	.word	0x2400cc88

08017e80 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8017e80:	b580      	push	{r7, lr}
 8017e82:	b082      	sub	sp, #8
 8017e84:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8017e86:	4b16      	ldr	r3, [pc, #88]	@ (8017ee0 <sys_timeouts_sleeptime+0x60>)
 8017e88:	681b      	ldr	r3, [r3, #0]
 8017e8a:	2b00      	cmp	r3, #0
 8017e8c:	d102      	bne.n	8017e94 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8017e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8017e92:	e020      	b.n	8017ed6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8017e94:	f7f4 fa3e 	bl	800c314 <sys_now>
 8017e98:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8017e9a:	4b11      	ldr	r3, [pc, #68]	@ (8017ee0 <sys_timeouts_sleeptime+0x60>)
 8017e9c:	681b      	ldr	r3, [r3, #0]
 8017e9e:	685a      	ldr	r2, [r3, #4]
 8017ea0:	687b      	ldr	r3, [r7, #4]
 8017ea2:	1ad3      	subs	r3, r2, r3
 8017ea4:	0fdb      	lsrs	r3, r3, #31
 8017ea6:	f003 0301 	and.w	r3, r3, #1
 8017eaa:	b2db      	uxtb	r3, r3
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d001      	beq.n	8017eb4 <sys_timeouts_sleeptime+0x34>
    return 0;
 8017eb0:	2300      	movs	r3, #0
 8017eb2:	e010      	b.n	8017ed6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8017eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8017ee0 <sys_timeouts_sleeptime+0x60>)
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	685a      	ldr	r2, [r3, #4]
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	1ad3      	subs	r3, r2, r3
 8017ebe:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8017ec0:	683b      	ldr	r3, [r7, #0]
 8017ec2:	2b00      	cmp	r3, #0
 8017ec4:	da06      	bge.n	8017ed4 <sys_timeouts_sleeptime+0x54>
 8017ec6:	4b07      	ldr	r3, [pc, #28]	@ (8017ee4 <sys_timeouts_sleeptime+0x64>)
 8017ec8:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8017ecc:	4906      	ldr	r1, [pc, #24]	@ (8017ee8 <sys_timeouts_sleeptime+0x68>)
 8017ece:	4807      	ldr	r0, [pc, #28]	@ (8017eec <sys_timeouts_sleeptime+0x6c>)
 8017ed0:	f005 fc90 	bl	801d7f4 <iprintf>
    return ret;
 8017ed4:	683b      	ldr	r3, [r7, #0]
  }
}
 8017ed6:	4618      	mov	r0, r3
 8017ed8:	3708      	adds	r7, #8
 8017eda:	46bd      	mov	sp, r7
 8017edc:	bd80      	pop	{r7, pc}
 8017ede:	bf00      	nop
 8017ee0:	2400cc84 	.word	0x2400cc84
 8017ee4:	08021990 	.word	0x08021990
 8017ee8:	08021a64 	.word	0x08021a64
 8017eec:	08021a04 	.word	0x08021a04

08017ef0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8017ef0:	b580      	push	{r7, lr}
 8017ef2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017ef4:	f004 ff46 	bl	801cd84 <rand>
 8017ef8:	4603      	mov	r3, r0
 8017efa:	b29b      	uxth	r3, r3
 8017efc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8017f00:	b29b      	uxth	r3, r3
 8017f02:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8017f06:	b29a      	uxth	r2, r3
 8017f08:	4b01      	ldr	r3, [pc, #4]	@ (8017f10 <udp_init+0x20>)
 8017f0a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017f0c:	bf00      	nop
 8017f0e:	bd80      	pop	{r7, pc}
 8017f10:	24000030 	.word	0x24000030

08017f14 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8017f14:	b480      	push	{r7}
 8017f16:	b083      	sub	sp, #12
 8017f18:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8017f1e:	4b17      	ldr	r3, [pc, #92]	@ (8017f7c <udp_new_port+0x68>)
 8017f20:	881b      	ldrh	r3, [r3, #0]
 8017f22:	1c5a      	adds	r2, r3, #1
 8017f24:	b291      	uxth	r1, r2
 8017f26:	4a15      	ldr	r2, [pc, #84]	@ (8017f7c <udp_new_port+0x68>)
 8017f28:	8011      	strh	r1, [r2, #0]
 8017f2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017f2e:	4293      	cmp	r3, r2
 8017f30:	d103      	bne.n	8017f3a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8017f32:	4b12      	ldr	r3, [pc, #72]	@ (8017f7c <udp_new_port+0x68>)
 8017f34:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8017f38:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f3a:	4b11      	ldr	r3, [pc, #68]	@ (8017f80 <udp_new_port+0x6c>)
 8017f3c:	681b      	ldr	r3, [r3, #0]
 8017f3e:	603b      	str	r3, [r7, #0]
 8017f40:	e011      	b.n	8017f66 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8017f42:	683b      	ldr	r3, [r7, #0]
 8017f44:	8a5a      	ldrh	r2, [r3, #18]
 8017f46:	4b0d      	ldr	r3, [pc, #52]	@ (8017f7c <udp_new_port+0x68>)
 8017f48:	881b      	ldrh	r3, [r3, #0]
 8017f4a:	429a      	cmp	r2, r3
 8017f4c:	d108      	bne.n	8017f60 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8017f4e:	88fb      	ldrh	r3, [r7, #6]
 8017f50:	3301      	adds	r3, #1
 8017f52:	80fb      	strh	r3, [r7, #6]
 8017f54:	88fb      	ldrh	r3, [r7, #6]
 8017f56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017f5a:	d3e0      	bcc.n	8017f1e <udp_new_port+0xa>
        return 0;
 8017f5c:	2300      	movs	r3, #0
 8017f5e:	e007      	b.n	8017f70 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f60:	683b      	ldr	r3, [r7, #0]
 8017f62:	68db      	ldr	r3, [r3, #12]
 8017f64:	603b      	str	r3, [r7, #0]
 8017f66:	683b      	ldr	r3, [r7, #0]
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d1ea      	bne.n	8017f42 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017f6c:	4b03      	ldr	r3, [pc, #12]	@ (8017f7c <udp_new_port+0x68>)
 8017f6e:	881b      	ldrh	r3, [r3, #0]
}
 8017f70:	4618      	mov	r0, r3
 8017f72:	370c      	adds	r7, #12
 8017f74:	46bd      	mov	sp, r7
 8017f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f7a:	4770      	bx	lr
 8017f7c:	24000030 	.word	0x24000030
 8017f80:	2400cc90 	.word	0x2400cc90

08017f84 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b084      	sub	sp, #16
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	60f8      	str	r0, [r7, #12]
 8017f8c:	60b9      	str	r1, [r7, #8]
 8017f8e:	4613      	mov	r3, r2
 8017f90:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8017f92:	68fb      	ldr	r3, [r7, #12]
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d105      	bne.n	8017fa4 <udp_input_local_match+0x20>
 8017f98:	4b27      	ldr	r3, [pc, #156]	@ (8018038 <udp_input_local_match+0xb4>)
 8017f9a:	2287      	movs	r2, #135	@ 0x87
 8017f9c:	4927      	ldr	r1, [pc, #156]	@ (801803c <udp_input_local_match+0xb8>)
 8017f9e:	4828      	ldr	r0, [pc, #160]	@ (8018040 <udp_input_local_match+0xbc>)
 8017fa0:	f005 fc28 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017fa4:	68bb      	ldr	r3, [r7, #8]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d105      	bne.n	8017fb6 <udp_input_local_match+0x32>
 8017faa:	4b23      	ldr	r3, [pc, #140]	@ (8018038 <udp_input_local_match+0xb4>)
 8017fac:	2288      	movs	r2, #136	@ 0x88
 8017fae:	4925      	ldr	r1, [pc, #148]	@ (8018044 <udp_input_local_match+0xc0>)
 8017fb0:	4823      	ldr	r0, [pc, #140]	@ (8018040 <udp_input_local_match+0xbc>)
 8017fb2:	f005 fc1f 	bl	801d7f4 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	7a1b      	ldrb	r3, [r3, #8]
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d00b      	beq.n	8017fd6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017fbe:	68fb      	ldr	r3, [r7, #12]
 8017fc0:	7a1a      	ldrb	r2, [r3, #8]
 8017fc2:	4b21      	ldr	r3, [pc, #132]	@ (8018048 <udp_input_local_match+0xc4>)
 8017fc4:	685b      	ldr	r3, [r3, #4]
 8017fc6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8017fca:	3301      	adds	r3, #1
 8017fcc:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017fce:	429a      	cmp	r2, r3
 8017fd0:	d001      	beq.n	8017fd6 <udp_input_local_match+0x52>
    return 0;
 8017fd2:	2300      	movs	r3, #0
 8017fd4:	e02b      	b.n	801802e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8017fd6:	79fb      	ldrb	r3, [r7, #7]
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d018      	beq.n	801800e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017fdc:	68fb      	ldr	r3, [r7, #12]
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	d013      	beq.n	801800a <udp_input_local_match+0x86>
 8017fe2:	68fb      	ldr	r3, [r7, #12]
 8017fe4:	681b      	ldr	r3, [r3, #0]
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	d00f      	beq.n	801800a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017fea:	4b17      	ldr	r3, [pc, #92]	@ (8018048 <udp_input_local_match+0xc4>)
 8017fec:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ff2:	d00a      	beq.n	801800a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8017ff4:	68fb      	ldr	r3, [r7, #12]
 8017ff6:	681a      	ldr	r2, [r3, #0]
 8017ff8:	4b13      	ldr	r3, [pc, #76]	@ (8018048 <udp_input_local_match+0xc4>)
 8017ffa:	695b      	ldr	r3, [r3, #20]
 8017ffc:	405a      	eors	r2, r3
 8017ffe:	68bb      	ldr	r3, [r7, #8]
 8018000:	3308      	adds	r3, #8
 8018002:	681b      	ldr	r3, [r3, #0]
 8018004:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8018006:	2b00      	cmp	r3, #0
 8018008:	d110      	bne.n	801802c <udp_input_local_match+0xa8>
          return 1;
 801800a:	2301      	movs	r3, #1
 801800c:	e00f      	b.n	801802e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801800e:	68fb      	ldr	r3, [r7, #12]
 8018010:	2b00      	cmp	r3, #0
 8018012:	d009      	beq.n	8018028 <udp_input_local_match+0xa4>
 8018014:	68fb      	ldr	r3, [r7, #12]
 8018016:	681b      	ldr	r3, [r3, #0]
 8018018:	2b00      	cmp	r3, #0
 801801a:	d005      	beq.n	8018028 <udp_input_local_match+0xa4>
 801801c:	68fb      	ldr	r3, [r7, #12]
 801801e:	681a      	ldr	r2, [r3, #0]
 8018020:	4b09      	ldr	r3, [pc, #36]	@ (8018048 <udp_input_local_match+0xc4>)
 8018022:	695b      	ldr	r3, [r3, #20]
 8018024:	429a      	cmp	r2, r3
 8018026:	d101      	bne.n	801802c <udp_input_local_match+0xa8>
        return 1;
 8018028:	2301      	movs	r3, #1
 801802a:	e000      	b.n	801802e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801802c:	2300      	movs	r3, #0
}
 801802e:	4618      	mov	r0, r3
 8018030:	3710      	adds	r7, #16
 8018032:	46bd      	mov	sp, r7
 8018034:	bd80      	pop	{r7, pc}
 8018036:	bf00      	nop
 8018038:	08021a78 	.word	0x08021a78
 801803c:	08021aa8 	.word	0x08021aa8
 8018040:	08021acc 	.word	0x08021acc
 8018044:	08021af4 	.word	0x08021af4
 8018048:	24009b14 	.word	0x24009b14

0801804c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801804c:	b590      	push	{r4, r7, lr}
 801804e:	b08d      	sub	sp, #52	@ 0x34
 8018050:	af02      	add	r7, sp, #8
 8018052:	6078      	str	r0, [r7, #4]
 8018054:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8018056:	2300      	movs	r3, #0
 8018058:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	2b00      	cmp	r3, #0
 801805e:	d105      	bne.n	801806c <udp_input+0x20>
 8018060:	4b7c      	ldr	r3, [pc, #496]	@ (8018254 <udp_input+0x208>)
 8018062:	22cf      	movs	r2, #207	@ 0xcf
 8018064:	497c      	ldr	r1, [pc, #496]	@ (8018258 <udp_input+0x20c>)
 8018066:	487d      	ldr	r0, [pc, #500]	@ (801825c <udp_input+0x210>)
 8018068:	f005 fbc4 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801806c:	683b      	ldr	r3, [r7, #0]
 801806e:	2b00      	cmp	r3, #0
 8018070:	d105      	bne.n	801807e <udp_input+0x32>
 8018072:	4b78      	ldr	r3, [pc, #480]	@ (8018254 <udp_input+0x208>)
 8018074:	22d0      	movs	r2, #208	@ 0xd0
 8018076:	497a      	ldr	r1, [pc, #488]	@ (8018260 <udp_input+0x214>)
 8018078:	4878      	ldr	r0, [pc, #480]	@ (801825c <udp_input+0x210>)
 801807a:	f005 fbbb 	bl	801d7f4 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801807e:	687b      	ldr	r3, [r7, #4]
 8018080:	895b      	ldrh	r3, [r3, #10]
 8018082:	2b07      	cmp	r3, #7
 8018084:	d803      	bhi.n	801808e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8018086:	6878      	ldr	r0, [r7, #4]
 8018088:	f7fa f9b6 	bl	80123f8 <pbuf_free>
    goto end;
 801808c:	e0de      	b.n	801824c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	685b      	ldr	r3, [r3, #4]
 8018092:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8018094:	4b73      	ldr	r3, [pc, #460]	@ (8018264 <udp_input+0x218>)
 8018096:	695b      	ldr	r3, [r3, #20]
 8018098:	4a72      	ldr	r2, [pc, #456]	@ (8018264 <udp_input+0x218>)
 801809a:	6812      	ldr	r2, [r2, #0]
 801809c:	4611      	mov	r1, r2
 801809e:	4618      	mov	r0, r3
 80180a0:	f003 fe28 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 80180a4:	4603      	mov	r3, r0
 80180a6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80180a8:	697b      	ldr	r3, [r7, #20]
 80180aa:	881b      	ldrh	r3, [r3, #0]
 80180ac:	b29b      	uxth	r3, r3
 80180ae:	4618      	mov	r0, r3
 80180b0:	f7f8 fcec 	bl	8010a8c <lwip_htons>
 80180b4:	4603      	mov	r3, r0
 80180b6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80180b8:	697b      	ldr	r3, [r7, #20]
 80180ba:	885b      	ldrh	r3, [r3, #2]
 80180bc:	b29b      	uxth	r3, r3
 80180be:	4618      	mov	r0, r3
 80180c0:	f7f8 fce4 	bl	8010a8c <lwip_htons>
 80180c4:	4603      	mov	r3, r0
 80180c6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80180c8:	2300      	movs	r3, #0
 80180ca:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 80180cc:	2300      	movs	r3, #0
 80180ce:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80180d0:	2300      	movs	r3, #0
 80180d2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80180d4:	4b64      	ldr	r3, [pc, #400]	@ (8018268 <udp_input+0x21c>)
 80180d6:	681b      	ldr	r3, [r3, #0]
 80180d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80180da:	e054      	b.n	8018186 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80180dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180de:	8a5b      	ldrh	r3, [r3, #18]
 80180e0:	89fa      	ldrh	r2, [r7, #14]
 80180e2:	429a      	cmp	r2, r3
 80180e4:	d14a      	bne.n	801817c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80180e6:	7cfb      	ldrb	r3, [r7, #19]
 80180e8:	461a      	mov	r2, r3
 80180ea:	6839      	ldr	r1, [r7, #0]
 80180ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80180ee:	f7ff ff49 	bl	8017f84 <udp_input_local_match>
 80180f2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d041      	beq.n	801817c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80180f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180fa:	7c1b      	ldrb	r3, [r3, #16]
 80180fc:	f003 0304 	and.w	r3, r3, #4
 8018100:	2b00      	cmp	r3, #0
 8018102:	d11d      	bne.n	8018140 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8018104:	69fb      	ldr	r3, [r7, #28]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d102      	bne.n	8018110 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801810c:	61fb      	str	r3, [r7, #28]
 801810e:	e017      	b.n	8018140 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8018110:	7cfb      	ldrb	r3, [r7, #19]
 8018112:	2b00      	cmp	r3, #0
 8018114:	d014      	beq.n	8018140 <udp_input+0xf4>
 8018116:	4b53      	ldr	r3, [pc, #332]	@ (8018264 <udp_input+0x218>)
 8018118:	695b      	ldr	r3, [r3, #20]
 801811a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801811e:	d10f      	bne.n	8018140 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8018120:	69fb      	ldr	r3, [r7, #28]
 8018122:	681a      	ldr	r2, [r3, #0]
 8018124:	683b      	ldr	r3, [r7, #0]
 8018126:	3304      	adds	r3, #4
 8018128:	681b      	ldr	r3, [r3, #0]
 801812a:	429a      	cmp	r2, r3
 801812c:	d008      	beq.n	8018140 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801812e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018130:	681a      	ldr	r2, [r3, #0]
 8018132:	683b      	ldr	r3, [r7, #0]
 8018134:	3304      	adds	r3, #4
 8018136:	681b      	ldr	r3, [r3, #0]
 8018138:	429a      	cmp	r2, r3
 801813a:	d101      	bne.n	8018140 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801813c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801813e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8018140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018142:	8a9b      	ldrh	r3, [r3, #20]
 8018144:	8a3a      	ldrh	r2, [r7, #16]
 8018146:	429a      	cmp	r2, r3
 8018148:	d118      	bne.n	801817c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801814a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801814c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801814e:	2b00      	cmp	r3, #0
 8018150:	d005      	beq.n	801815e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8018152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018154:	685a      	ldr	r2, [r3, #4]
 8018156:	4b43      	ldr	r3, [pc, #268]	@ (8018264 <udp_input+0x218>)
 8018158:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801815a:	429a      	cmp	r2, r3
 801815c:	d10e      	bne.n	801817c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801815e:	6a3b      	ldr	r3, [r7, #32]
 8018160:	2b00      	cmp	r3, #0
 8018162:	d014      	beq.n	801818e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8018164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018166:	68da      	ldr	r2, [r3, #12]
 8018168:	6a3b      	ldr	r3, [r7, #32]
 801816a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801816c:	4b3e      	ldr	r3, [pc, #248]	@ (8018268 <udp_input+0x21c>)
 801816e:	681a      	ldr	r2, [r3, #0]
 8018170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018172:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8018174:	4a3c      	ldr	r2, [pc, #240]	@ (8018268 <udp_input+0x21c>)
 8018176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018178:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801817a:	e008      	b.n	801818e <udp_input+0x142>
      }
    }

    prev = pcb;
 801817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801817e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8018180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018182:	68db      	ldr	r3, [r3, #12]
 8018184:	627b      	str	r3, [r7, #36]	@ 0x24
 8018186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018188:	2b00      	cmp	r3, #0
 801818a:	d1a7      	bne.n	80180dc <udp_input+0x90>
 801818c:	e000      	b.n	8018190 <udp_input+0x144>
        break;
 801818e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8018190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018192:	2b00      	cmp	r3, #0
 8018194:	d101      	bne.n	801819a <udp_input+0x14e>
    pcb = uncon_pcb;
 8018196:	69fb      	ldr	r3, [r7, #28]
 8018198:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801819a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801819c:	2b00      	cmp	r3, #0
 801819e:	d002      	beq.n	80181a6 <udp_input+0x15a>
    for_us = 1;
 80181a0:	2301      	movs	r3, #1
 80181a2:	76fb      	strb	r3, [r7, #27]
 80181a4:	e00a      	b.n	80181bc <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80181a6:	683b      	ldr	r3, [r7, #0]
 80181a8:	3304      	adds	r3, #4
 80181aa:	681a      	ldr	r2, [r3, #0]
 80181ac:	4b2d      	ldr	r3, [pc, #180]	@ (8018264 <udp_input+0x218>)
 80181ae:	695b      	ldr	r3, [r3, #20]
 80181b0:	429a      	cmp	r2, r3
 80181b2:	bf0c      	ite	eq
 80181b4:	2301      	moveq	r3, #1
 80181b6:	2300      	movne	r3, #0
 80181b8:	b2db      	uxtb	r3, r3
 80181ba:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80181bc:	7efb      	ldrb	r3, [r7, #27]
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d041      	beq.n	8018246 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80181c2:	2108      	movs	r1, #8
 80181c4:	6878      	ldr	r0, [r7, #4]
 80181c6:	f7fa f891 	bl	80122ec <pbuf_remove_header>
 80181ca:	4603      	mov	r3, r0
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	d00a      	beq.n	80181e6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80181d0:	4b20      	ldr	r3, [pc, #128]	@ (8018254 <udp_input+0x208>)
 80181d2:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80181d6:	4925      	ldr	r1, [pc, #148]	@ (801826c <udp_input+0x220>)
 80181d8:	4820      	ldr	r0, [pc, #128]	@ (801825c <udp_input+0x210>)
 80181da:	f005 fb0b 	bl	801d7f4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80181de:	6878      	ldr	r0, [r7, #4]
 80181e0:	f7fa f90a 	bl	80123f8 <pbuf_free>
      goto end;
 80181e4:	e032      	b.n	801824c <udp_input+0x200>
    }

    if (pcb != NULL) {
 80181e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181e8:	2b00      	cmp	r3, #0
 80181ea:	d012      	beq.n	8018212 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80181ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181ee:	699b      	ldr	r3, [r3, #24]
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	d00a      	beq.n	801820a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80181f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181f6:	699c      	ldr	r4, [r3, #24]
 80181f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181fa:	69d8      	ldr	r0, [r3, #28]
 80181fc:	8a3b      	ldrh	r3, [r7, #16]
 80181fe:	9300      	str	r3, [sp, #0]
 8018200:	4b1b      	ldr	r3, [pc, #108]	@ (8018270 <udp_input+0x224>)
 8018202:	687a      	ldr	r2, [r7, #4]
 8018204:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8018206:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8018208:	e021      	b.n	801824e <udp_input+0x202>
        pbuf_free(p);
 801820a:	6878      	ldr	r0, [r7, #4]
 801820c:	f7fa f8f4 	bl	80123f8 <pbuf_free>
        goto end;
 8018210:	e01c      	b.n	801824c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8018212:	7cfb      	ldrb	r3, [r7, #19]
 8018214:	2b00      	cmp	r3, #0
 8018216:	d112      	bne.n	801823e <udp_input+0x1f2>
 8018218:	4b12      	ldr	r3, [pc, #72]	@ (8018264 <udp_input+0x218>)
 801821a:	695b      	ldr	r3, [r3, #20]
 801821c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018220:	2be0      	cmp	r3, #224	@ 0xe0
 8018222:	d00c      	beq.n	801823e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8018224:	4b0f      	ldr	r3, [pc, #60]	@ (8018264 <udp_input+0x218>)
 8018226:	899b      	ldrh	r3, [r3, #12]
 8018228:	3308      	adds	r3, #8
 801822a:	b29b      	uxth	r3, r3
 801822c:	b21b      	sxth	r3, r3
 801822e:	4619      	mov	r1, r3
 8018230:	6878      	ldr	r0, [r7, #4]
 8018232:	f7fa f8ce 	bl	80123d2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8018236:	2103      	movs	r1, #3
 8018238:	6878      	ldr	r0, [r7, #4]
 801823a:	f003 fa13 	bl	801b664 <icmp_dest_unreach>
      pbuf_free(p);
 801823e:	6878      	ldr	r0, [r7, #4]
 8018240:	f7fa f8da 	bl	80123f8 <pbuf_free>
  return;
 8018244:	e003      	b.n	801824e <udp_input+0x202>
    pbuf_free(p);
 8018246:	6878      	ldr	r0, [r7, #4]
 8018248:	f7fa f8d6 	bl	80123f8 <pbuf_free>
  return;
 801824c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801824e:	372c      	adds	r7, #44	@ 0x2c
 8018250:	46bd      	mov	sp, r7
 8018252:	bd90      	pop	{r4, r7, pc}
 8018254:	08021a78 	.word	0x08021a78
 8018258:	08021b1c 	.word	0x08021b1c
 801825c:	08021acc 	.word	0x08021acc
 8018260:	08021b34 	.word	0x08021b34
 8018264:	24009b14 	.word	0x24009b14
 8018268:	2400cc90 	.word	0x2400cc90
 801826c:	08021b50 	.word	0x08021b50
 8018270:	24009b24 	.word	0x24009b24

08018274 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8018274:	b580      	push	{r7, lr}
 8018276:	b088      	sub	sp, #32
 8018278:	af02      	add	r7, sp, #8
 801827a:	60f8      	str	r0, [r7, #12]
 801827c:	60b9      	str	r1, [r7, #8]
 801827e:	607a      	str	r2, [r7, #4]
 8018280:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8018282:	68fb      	ldr	r3, [r7, #12]
 8018284:	2b00      	cmp	r3, #0
 8018286:	d109      	bne.n	801829c <udp_sendto_if+0x28>
 8018288:	4b2e      	ldr	r3, [pc, #184]	@ (8018344 <udp_sendto_if+0xd0>)
 801828a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801828e:	492e      	ldr	r1, [pc, #184]	@ (8018348 <udp_sendto_if+0xd4>)
 8018290:	482e      	ldr	r0, [pc, #184]	@ (801834c <udp_sendto_if+0xd8>)
 8018292:	f005 faaf 	bl	801d7f4 <iprintf>
 8018296:	f06f 030f 	mvn.w	r3, #15
 801829a:	e04f      	b.n	801833c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801829c:	68bb      	ldr	r3, [r7, #8]
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d109      	bne.n	80182b6 <udp_sendto_if+0x42>
 80182a2:	4b28      	ldr	r3, [pc, #160]	@ (8018344 <udp_sendto_if+0xd0>)
 80182a4:	f240 2281 	movw	r2, #641	@ 0x281
 80182a8:	4929      	ldr	r1, [pc, #164]	@ (8018350 <udp_sendto_if+0xdc>)
 80182aa:	4828      	ldr	r0, [pc, #160]	@ (801834c <udp_sendto_if+0xd8>)
 80182ac:	f005 faa2 	bl	801d7f4 <iprintf>
 80182b0:	f06f 030f 	mvn.w	r3, #15
 80182b4:	e042      	b.n	801833c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80182b6:	687b      	ldr	r3, [r7, #4]
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d109      	bne.n	80182d0 <udp_sendto_if+0x5c>
 80182bc:	4b21      	ldr	r3, [pc, #132]	@ (8018344 <udp_sendto_if+0xd0>)
 80182be:	f240 2282 	movw	r2, #642	@ 0x282
 80182c2:	4924      	ldr	r1, [pc, #144]	@ (8018354 <udp_sendto_if+0xe0>)
 80182c4:	4821      	ldr	r0, [pc, #132]	@ (801834c <udp_sendto_if+0xd8>)
 80182c6:	f005 fa95 	bl	801d7f4 <iprintf>
 80182ca:	f06f 030f 	mvn.w	r3, #15
 80182ce:	e035      	b.n	801833c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80182d0:	6a3b      	ldr	r3, [r7, #32]
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d109      	bne.n	80182ea <udp_sendto_if+0x76>
 80182d6:	4b1b      	ldr	r3, [pc, #108]	@ (8018344 <udp_sendto_if+0xd0>)
 80182d8:	f240 2283 	movw	r2, #643	@ 0x283
 80182dc:	491e      	ldr	r1, [pc, #120]	@ (8018358 <udp_sendto_if+0xe4>)
 80182de:	481b      	ldr	r0, [pc, #108]	@ (801834c <udp_sendto_if+0xd8>)
 80182e0:	f005 fa88 	bl	801d7f4 <iprintf>
 80182e4:	f06f 030f 	mvn.w	r3, #15
 80182e8:	e028      	b.n	801833c <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	2b00      	cmp	r3, #0
 80182ee:	d009      	beq.n	8018304 <udp_sendto_if+0x90>
 80182f0:	68fb      	ldr	r3, [r7, #12]
 80182f2:	681b      	ldr	r3, [r3, #0]
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d005      	beq.n	8018304 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80182f8:	68fb      	ldr	r3, [r7, #12]
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8018300:	2be0      	cmp	r3, #224	@ 0xe0
 8018302:	d103      	bne.n	801830c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8018304:	6a3b      	ldr	r3, [r7, #32]
 8018306:	3304      	adds	r3, #4
 8018308:	617b      	str	r3, [r7, #20]
 801830a:	e00b      	b.n	8018324 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801830c:	68fb      	ldr	r3, [r7, #12]
 801830e:	681a      	ldr	r2, [r3, #0]
 8018310:	6a3b      	ldr	r3, [r7, #32]
 8018312:	3304      	adds	r3, #4
 8018314:	681b      	ldr	r3, [r3, #0]
 8018316:	429a      	cmp	r2, r3
 8018318:	d002      	beq.n	8018320 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801831a:	f06f 0303 	mvn.w	r3, #3
 801831e:	e00d      	b.n	801833c <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8018320:	68fb      	ldr	r3, [r7, #12]
 8018322:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8018324:	887a      	ldrh	r2, [r7, #2]
 8018326:	697b      	ldr	r3, [r7, #20]
 8018328:	9301      	str	r3, [sp, #4]
 801832a:	6a3b      	ldr	r3, [r7, #32]
 801832c:	9300      	str	r3, [sp, #0]
 801832e:	4613      	mov	r3, r2
 8018330:	687a      	ldr	r2, [r7, #4]
 8018332:	68b9      	ldr	r1, [r7, #8]
 8018334:	68f8      	ldr	r0, [r7, #12]
 8018336:	f000 f811 	bl	801835c <udp_sendto_if_src>
 801833a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801833c:	4618      	mov	r0, r3
 801833e:	3718      	adds	r7, #24
 8018340:	46bd      	mov	sp, r7
 8018342:	bd80      	pop	{r7, pc}
 8018344:	08021a78 	.word	0x08021a78
 8018348:	08021bec 	.word	0x08021bec
 801834c:	08021acc 	.word	0x08021acc
 8018350:	08021c08 	.word	0x08021c08
 8018354:	08021c24 	.word	0x08021c24
 8018358:	08021c44 	.word	0x08021c44

0801835c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801835c:	b580      	push	{r7, lr}
 801835e:	b08c      	sub	sp, #48	@ 0x30
 8018360:	af04      	add	r7, sp, #16
 8018362:	60f8      	str	r0, [r7, #12]
 8018364:	60b9      	str	r1, [r7, #8]
 8018366:	607a      	str	r2, [r7, #4]
 8018368:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801836a:	68fb      	ldr	r3, [r7, #12]
 801836c:	2b00      	cmp	r3, #0
 801836e:	d109      	bne.n	8018384 <udp_sendto_if_src+0x28>
 8018370:	4b65      	ldr	r3, [pc, #404]	@ (8018508 <udp_sendto_if_src+0x1ac>)
 8018372:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8018376:	4965      	ldr	r1, [pc, #404]	@ (801850c <udp_sendto_if_src+0x1b0>)
 8018378:	4865      	ldr	r0, [pc, #404]	@ (8018510 <udp_sendto_if_src+0x1b4>)
 801837a:	f005 fa3b 	bl	801d7f4 <iprintf>
 801837e:	f06f 030f 	mvn.w	r3, #15
 8018382:	e0bc      	b.n	80184fe <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8018384:	68bb      	ldr	r3, [r7, #8]
 8018386:	2b00      	cmp	r3, #0
 8018388:	d109      	bne.n	801839e <udp_sendto_if_src+0x42>
 801838a:	4b5f      	ldr	r3, [pc, #380]	@ (8018508 <udp_sendto_if_src+0x1ac>)
 801838c:	f240 22d2 	movw	r2, #722	@ 0x2d2
 8018390:	4960      	ldr	r1, [pc, #384]	@ (8018514 <udp_sendto_if_src+0x1b8>)
 8018392:	485f      	ldr	r0, [pc, #380]	@ (8018510 <udp_sendto_if_src+0x1b4>)
 8018394:	f005 fa2e 	bl	801d7f4 <iprintf>
 8018398:	f06f 030f 	mvn.w	r3, #15
 801839c:	e0af      	b.n	80184fe <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d109      	bne.n	80183b8 <udp_sendto_if_src+0x5c>
 80183a4:	4b58      	ldr	r3, [pc, #352]	@ (8018508 <udp_sendto_if_src+0x1ac>)
 80183a6:	f240 22d3 	movw	r2, #723	@ 0x2d3
 80183aa:	495b      	ldr	r1, [pc, #364]	@ (8018518 <udp_sendto_if_src+0x1bc>)
 80183ac:	4858      	ldr	r0, [pc, #352]	@ (8018510 <udp_sendto_if_src+0x1b4>)
 80183ae:	f005 fa21 	bl	801d7f4 <iprintf>
 80183b2:	f06f 030f 	mvn.w	r3, #15
 80183b6:	e0a2      	b.n	80184fe <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80183b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	d109      	bne.n	80183d2 <udp_sendto_if_src+0x76>
 80183be:	4b52      	ldr	r3, [pc, #328]	@ (8018508 <udp_sendto_if_src+0x1ac>)
 80183c0:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 80183c4:	4955      	ldr	r1, [pc, #340]	@ (801851c <udp_sendto_if_src+0x1c0>)
 80183c6:	4852      	ldr	r0, [pc, #328]	@ (8018510 <udp_sendto_if_src+0x1b4>)
 80183c8:	f005 fa14 	bl	801d7f4 <iprintf>
 80183cc:	f06f 030f 	mvn.w	r3, #15
 80183d0:	e095      	b.n	80184fe <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80183d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80183d4:	2b00      	cmp	r3, #0
 80183d6:	d109      	bne.n	80183ec <udp_sendto_if_src+0x90>
 80183d8:	4b4b      	ldr	r3, [pc, #300]	@ (8018508 <udp_sendto_if_src+0x1ac>)
 80183da:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80183de:	4950      	ldr	r1, [pc, #320]	@ (8018520 <udp_sendto_if_src+0x1c4>)
 80183e0:	484b      	ldr	r0, [pc, #300]	@ (8018510 <udp_sendto_if_src+0x1b4>)
 80183e2:	f005 fa07 	bl	801d7f4 <iprintf>
 80183e6:	f06f 030f 	mvn.w	r3, #15
 80183ea:	e088      	b.n	80184fe <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80183ec:	68fb      	ldr	r3, [r7, #12]
 80183ee:	8a5b      	ldrh	r3, [r3, #18]
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	d10f      	bne.n	8018414 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80183f4:	68f9      	ldr	r1, [r7, #12]
 80183f6:	68fb      	ldr	r3, [r7, #12]
 80183f8:	8a5b      	ldrh	r3, [r3, #18]
 80183fa:	461a      	mov	r2, r3
 80183fc:	68f8      	ldr	r0, [r7, #12]
 80183fe:	f000 f893 	bl	8018528 <udp_bind>
 8018402:	4603      	mov	r3, r0
 8018404:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8018406:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801840a:	2b00      	cmp	r3, #0
 801840c:	d002      	beq.n	8018414 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801840e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8018412:	e074      	b.n	80184fe <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8018414:	68bb      	ldr	r3, [r7, #8]
 8018416:	891b      	ldrh	r3, [r3, #8]
 8018418:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801841c:	4293      	cmp	r3, r2
 801841e:	d902      	bls.n	8018426 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8018420:	f04f 33ff 	mov.w	r3, #4294967295
 8018424:	e06b      	b.n	80184fe <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8018426:	2108      	movs	r1, #8
 8018428:	68b8      	ldr	r0, [r7, #8]
 801842a:	f7f9 ff4f 	bl	80122cc <pbuf_add_header>
 801842e:	4603      	mov	r3, r0
 8018430:	2b00      	cmp	r3, #0
 8018432:	d015      	beq.n	8018460 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8018434:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018438:	2108      	movs	r1, #8
 801843a:	2022      	movs	r0, #34	@ 0x22
 801843c:	f7f9 fcf8 	bl	8011e30 <pbuf_alloc>
 8018440:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8018442:	69fb      	ldr	r3, [r7, #28]
 8018444:	2b00      	cmp	r3, #0
 8018446:	d102      	bne.n	801844e <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8018448:	f04f 33ff 	mov.w	r3, #4294967295
 801844c:	e057      	b.n	80184fe <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801844e:	68bb      	ldr	r3, [r7, #8]
 8018450:	891b      	ldrh	r3, [r3, #8]
 8018452:	2b00      	cmp	r3, #0
 8018454:	d006      	beq.n	8018464 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8018456:	68b9      	ldr	r1, [r7, #8]
 8018458:	69f8      	ldr	r0, [r7, #28]
 801845a:	f7fa f8f1 	bl	8012640 <pbuf_chain>
 801845e:	e001      	b.n	8018464 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8018460:	68bb      	ldr	r3, [r7, #8]
 8018462:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8018464:	69fb      	ldr	r3, [r7, #28]
 8018466:	895b      	ldrh	r3, [r3, #10]
 8018468:	2b07      	cmp	r3, #7
 801846a:	d806      	bhi.n	801847a <udp_sendto_if_src+0x11e>
 801846c:	4b26      	ldr	r3, [pc, #152]	@ (8018508 <udp_sendto_if_src+0x1ac>)
 801846e:	f240 320d 	movw	r2, #781	@ 0x30d
 8018472:	492c      	ldr	r1, [pc, #176]	@ (8018524 <udp_sendto_if_src+0x1c8>)
 8018474:	4826      	ldr	r0, [pc, #152]	@ (8018510 <udp_sendto_if_src+0x1b4>)
 8018476:	f005 f9bd 	bl	801d7f4 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801847a:	69fb      	ldr	r3, [r7, #28]
 801847c:	685b      	ldr	r3, [r3, #4]
 801847e:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8018480:	68fb      	ldr	r3, [r7, #12]
 8018482:	8a5b      	ldrh	r3, [r3, #18]
 8018484:	4618      	mov	r0, r3
 8018486:	f7f8 fb01 	bl	8010a8c <lwip_htons>
 801848a:	4603      	mov	r3, r0
 801848c:	461a      	mov	r2, r3
 801848e:	697b      	ldr	r3, [r7, #20]
 8018490:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8018492:	887b      	ldrh	r3, [r7, #2]
 8018494:	4618      	mov	r0, r3
 8018496:	f7f8 faf9 	bl	8010a8c <lwip_htons>
 801849a:	4603      	mov	r3, r0
 801849c:	461a      	mov	r2, r3
 801849e:	697b      	ldr	r3, [r7, #20]
 80184a0:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80184a2:	697b      	ldr	r3, [r7, #20]
 80184a4:	2200      	movs	r2, #0
 80184a6:	719a      	strb	r2, [r3, #6]
 80184a8:	2200      	movs	r2, #0
 80184aa:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80184ac:	69fb      	ldr	r3, [r7, #28]
 80184ae:	891b      	ldrh	r3, [r3, #8]
 80184b0:	4618      	mov	r0, r3
 80184b2:	f7f8 faeb 	bl	8010a8c <lwip_htons>
 80184b6:	4603      	mov	r3, r0
 80184b8:	461a      	mov	r2, r3
 80184ba:	697b      	ldr	r3, [r7, #20]
 80184bc:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80184be:	2311      	movs	r3, #17
 80184c0:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80184c2:	68fb      	ldr	r3, [r7, #12]
 80184c4:	7adb      	ldrb	r3, [r3, #11]
 80184c6:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80184c8:	68fb      	ldr	r3, [r7, #12]
 80184ca:	7a9b      	ldrb	r3, [r3, #10]
 80184cc:	7cb9      	ldrb	r1, [r7, #18]
 80184ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80184d0:	9202      	str	r2, [sp, #8]
 80184d2:	7cfa      	ldrb	r2, [r7, #19]
 80184d4:	9201      	str	r2, [sp, #4]
 80184d6:	9300      	str	r3, [sp, #0]
 80184d8:	460b      	mov	r3, r1
 80184da:	687a      	ldr	r2, [r7, #4]
 80184dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80184de:	69f8      	ldr	r0, [r7, #28]
 80184e0:	f003 fb5a 	bl	801bb98 <ip4_output_if_src>
 80184e4:	4603      	mov	r3, r0
 80184e6:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80184e8:	69fa      	ldr	r2, [r7, #28]
 80184ea:	68bb      	ldr	r3, [r7, #8]
 80184ec:	429a      	cmp	r2, r3
 80184ee:	d004      	beq.n	80184fa <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80184f0:	69f8      	ldr	r0, [r7, #28]
 80184f2:	f7f9 ff81 	bl	80123f8 <pbuf_free>
    q = NULL;
 80184f6:	2300      	movs	r3, #0
 80184f8:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80184fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80184fe:	4618      	mov	r0, r3
 8018500:	3720      	adds	r7, #32
 8018502:	46bd      	mov	sp, r7
 8018504:	bd80      	pop	{r7, pc}
 8018506:	bf00      	nop
 8018508:	08021a78 	.word	0x08021a78
 801850c:	08021c64 	.word	0x08021c64
 8018510:	08021acc 	.word	0x08021acc
 8018514:	08021c84 	.word	0x08021c84
 8018518:	08021ca4 	.word	0x08021ca4
 801851c:	08021cc8 	.word	0x08021cc8
 8018520:	08021cec 	.word	0x08021cec
 8018524:	08021d10 	.word	0x08021d10

08018528 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8018528:	b580      	push	{r7, lr}
 801852a:	b086      	sub	sp, #24
 801852c:	af00      	add	r7, sp, #0
 801852e:	60f8      	str	r0, [r7, #12]
 8018530:	60b9      	str	r1, [r7, #8]
 8018532:	4613      	mov	r3, r2
 8018534:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8018536:	68bb      	ldr	r3, [r7, #8]
 8018538:	2b00      	cmp	r3, #0
 801853a:	d101      	bne.n	8018540 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801853c:	4b39      	ldr	r3, [pc, #228]	@ (8018624 <udp_bind+0xfc>)
 801853e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8018540:	68fb      	ldr	r3, [r7, #12]
 8018542:	2b00      	cmp	r3, #0
 8018544:	d109      	bne.n	801855a <udp_bind+0x32>
 8018546:	4b38      	ldr	r3, [pc, #224]	@ (8018628 <udp_bind+0x100>)
 8018548:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801854c:	4937      	ldr	r1, [pc, #220]	@ (801862c <udp_bind+0x104>)
 801854e:	4838      	ldr	r0, [pc, #224]	@ (8018630 <udp_bind+0x108>)
 8018550:	f005 f950 	bl	801d7f4 <iprintf>
 8018554:	f06f 030f 	mvn.w	r3, #15
 8018558:	e060      	b.n	801861c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801855a:	2300      	movs	r3, #0
 801855c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801855e:	4b35      	ldr	r3, [pc, #212]	@ (8018634 <udp_bind+0x10c>)
 8018560:	681b      	ldr	r3, [r3, #0]
 8018562:	617b      	str	r3, [r7, #20]
 8018564:	e009      	b.n	801857a <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8018566:	68fa      	ldr	r2, [r7, #12]
 8018568:	697b      	ldr	r3, [r7, #20]
 801856a:	429a      	cmp	r2, r3
 801856c:	d102      	bne.n	8018574 <udp_bind+0x4c>
      rebind = 1;
 801856e:	2301      	movs	r3, #1
 8018570:	74fb      	strb	r3, [r7, #19]
      break;
 8018572:	e005      	b.n	8018580 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018574:	697b      	ldr	r3, [r7, #20]
 8018576:	68db      	ldr	r3, [r3, #12]
 8018578:	617b      	str	r3, [r7, #20]
 801857a:	697b      	ldr	r3, [r7, #20]
 801857c:	2b00      	cmp	r3, #0
 801857e:	d1f2      	bne.n	8018566 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8018580:	88fb      	ldrh	r3, [r7, #6]
 8018582:	2b00      	cmp	r3, #0
 8018584:	d109      	bne.n	801859a <udp_bind+0x72>
    port = udp_new_port();
 8018586:	f7ff fcc5 	bl	8017f14 <udp_new_port>
 801858a:	4603      	mov	r3, r0
 801858c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801858e:	88fb      	ldrh	r3, [r7, #6]
 8018590:	2b00      	cmp	r3, #0
 8018592:	d12c      	bne.n	80185ee <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8018594:	f06f 0307 	mvn.w	r3, #7
 8018598:	e040      	b.n	801861c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801859a:	4b26      	ldr	r3, [pc, #152]	@ (8018634 <udp_bind+0x10c>)
 801859c:	681b      	ldr	r3, [r3, #0]
 801859e:	617b      	str	r3, [r7, #20]
 80185a0:	e022      	b.n	80185e8 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80185a2:	68fa      	ldr	r2, [r7, #12]
 80185a4:	697b      	ldr	r3, [r7, #20]
 80185a6:	429a      	cmp	r2, r3
 80185a8:	d01b      	beq.n	80185e2 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80185aa:	697b      	ldr	r3, [r7, #20]
 80185ac:	8a5b      	ldrh	r3, [r3, #18]
 80185ae:	88fa      	ldrh	r2, [r7, #6]
 80185b0:	429a      	cmp	r2, r3
 80185b2:	d116      	bne.n	80185e2 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80185b4:	697b      	ldr	r3, [r7, #20]
 80185b6:	681a      	ldr	r2, [r3, #0]
 80185b8:	68bb      	ldr	r3, [r7, #8]
 80185ba:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80185bc:	429a      	cmp	r2, r3
 80185be:	d00d      	beq.n	80185dc <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80185c0:	68bb      	ldr	r3, [r7, #8]
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d00a      	beq.n	80185dc <udp_bind+0xb4>
 80185c6:	68bb      	ldr	r3, [r7, #8]
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d006      	beq.n	80185dc <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80185ce:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d003      	beq.n	80185dc <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80185d4:	697b      	ldr	r3, [r7, #20]
 80185d6:	681b      	ldr	r3, [r3, #0]
 80185d8:	2b00      	cmp	r3, #0
 80185da:	d102      	bne.n	80185e2 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80185dc:	f06f 0307 	mvn.w	r3, #7
 80185e0:	e01c      	b.n	801861c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80185e2:	697b      	ldr	r3, [r7, #20]
 80185e4:	68db      	ldr	r3, [r3, #12]
 80185e6:	617b      	str	r3, [r7, #20]
 80185e8:	697b      	ldr	r3, [r7, #20]
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	d1d9      	bne.n	80185a2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80185ee:	68bb      	ldr	r3, [r7, #8]
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	d002      	beq.n	80185fa <udp_bind+0xd2>
 80185f4:	68bb      	ldr	r3, [r7, #8]
 80185f6:	681b      	ldr	r3, [r3, #0]
 80185f8:	e000      	b.n	80185fc <udp_bind+0xd4>
 80185fa:	2300      	movs	r3, #0
 80185fc:	68fa      	ldr	r2, [r7, #12]
 80185fe:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	88fa      	ldrh	r2, [r7, #6]
 8018604:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8018606:	7cfb      	ldrb	r3, [r7, #19]
 8018608:	2b00      	cmp	r3, #0
 801860a:	d106      	bne.n	801861a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801860c:	4b09      	ldr	r3, [pc, #36]	@ (8018634 <udp_bind+0x10c>)
 801860e:	681a      	ldr	r2, [r3, #0]
 8018610:	68fb      	ldr	r3, [r7, #12]
 8018612:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8018614:	4a07      	ldr	r2, [pc, #28]	@ (8018634 <udp_bind+0x10c>)
 8018616:	68fb      	ldr	r3, [r7, #12]
 8018618:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801861a:	2300      	movs	r3, #0
}
 801861c:	4618      	mov	r0, r3
 801861e:	3718      	adds	r7, #24
 8018620:	46bd      	mov	sp, r7
 8018622:	bd80      	pop	{r7, pc}
 8018624:	08022a30 	.word	0x08022a30
 8018628:	08021a78 	.word	0x08021a78
 801862c:	08021d40 	.word	0x08021d40
 8018630:	08021acc 	.word	0x08021acc
 8018634:	2400cc90 	.word	0x2400cc90

08018638 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8018638:	b580      	push	{r7, lr}
 801863a:	b086      	sub	sp, #24
 801863c:	af00      	add	r7, sp, #0
 801863e:	60f8      	str	r0, [r7, #12]
 8018640:	60b9      	str	r1, [r7, #8]
 8018642:	4613      	mov	r3, r2
 8018644:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8018646:	68fb      	ldr	r3, [r7, #12]
 8018648:	2b00      	cmp	r3, #0
 801864a:	d109      	bne.n	8018660 <udp_connect+0x28>
 801864c:	4b2c      	ldr	r3, [pc, #176]	@ (8018700 <udp_connect+0xc8>)
 801864e:	f240 4235 	movw	r2, #1077	@ 0x435
 8018652:	492c      	ldr	r1, [pc, #176]	@ (8018704 <udp_connect+0xcc>)
 8018654:	482c      	ldr	r0, [pc, #176]	@ (8018708 <udp_connect+0xd0>)
 8018656:	f005 f8cd 	bl	801d7f4 <iprintf>
 801865a:	f06f 030f 	mvn.w	r3, #15
 801865e:	e04b      	b.n	80186f8 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8018660:	68bb      	ldr	r3, [r7, #8]
 8018662:	2b00      	cmp	r3, #0
 8018664:	d109      	bne.n	801867a <udp_connect+0x42>
 8018666:	4b26      	ldr	r3, [pc, #152]	@ (8018700 <udp_connect+0xc8>)
 8018668:	f240 4236 	movw	r2, #1078	@ 0x436
 801866c:	4927      	ldr	r1, [pc, #156]	@ (801870c <udp_connect+0xd4>)
 801866e:	4826      	ldr	r0, [pc, #152]	@ (8018708 <udp_connect+0xd0>)
 8018670:	f005 f8c0 	bl	801d7f4 <iprintf>
 8018674:	f06f 030f 	mvn.w	r3, #15
 8018678:	e03e      	b.n	80186f8 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801867a:	68fb      	ldr	r3, [r7, #12]
 801867c:	8a5b      	ldrh	r3, [r3, #18]
 801867e:	2b00      	cmp	r3, #0
 8018680:	d10f      	bne.n	80186a2 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8018682:	68f9      	ldr	r1, [r7, #12]
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	8a5b      	ldrh	r3, [r3, #18]
 8018688:	461a      	mov	r2, r3
 801868a:	68f8      	ldr	r0, [r7, #12]
 801868c:	f7ff ff4c 	bl	8018528 <udp_bind>
 8018690:	4603      	mov	r3, r0
 8018692:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8018694:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018698:	2b00      	cmp	r3, #0
 801869a:	d002      	beq.n	80186a2 <udp_connect+0x6a>
      return err;
 801869c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80186a0:	e02a      	b.n	80186f8 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80186a2:	68bb      	ldr	r3, [r7, #8]
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	d002      	beq.n	80186ae <udp_connect+0x76>
 80186a8:	68bb      	ldr	r3, [r7, #8]
 80186aa:	681b      	ldr	r3, [r3, #0]
 80186ac:	e000      	b.n	80186b0 <udp_connect+0x78>
 80186ae:	2300      	movs	r3, #0
 80186b0:	68fa      	ldr	r2, [r7, #12]
 80186b2:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 80186b4:	68fb      	ldr	r3, [r7, #12]
 80186b6:	88fa      	ldrh	r2, [r7, #6]
 80186b8:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80186ba:	68fb      	ldr	r3, [r7, #12]
 80186bc:	7c1b      	ldrb	r3, [r3, #16]
 80186be:	f043 0304 	orr.w	r3, r3, #4
 80186c2:	b2da      	uxtb	r2, r3
 80186c4:	68fb      	ldr	r3, [r7, #12]
 80186c6:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80186c8:	4b11      	ldr	r3, [pc, #68]	@ (8018710 <udp_connect+0xd8>)
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	617b      	str	r3, [r7, #20]
 80186ce:	e008      	b.n	80186e2 <udp_connect+0xaa>
    if (pcb == ipcb) {
 80186d0:	68fa      	ldr	r2, [r7, #12]
 80186d2:	697b      	ldr	r3, [r7, #20]
 80186d4:	429a      	cmp	r2, r3
 80186d6:	d101      	bne.n	80186dc <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 80186d8:	2300      	movs	r3, #0
 80186da:	e00d      	b.n	80186f8 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80186dc:	697b      	ldr	r3, [r7, #20]
 80186de:	68db      	ldr	r3, [r3, #12]
 80186e0:	617b      	str	r3, [r7, #20]
 80186e2:	697b      	ldr	r3, [r7, #20]
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d1f3      	bne.n	80186d0 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80186e8:	4b09      	ldr	r3, [pc, #36]	@ (8018710 <udp_connect+0xd8>)
 80186ea:	681a      	ldr	r2, [r3, #0]
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80186f0:	4a07      	ldr	r2, [pc, #28]	@ (8018710 <udp_connect+0xd8>)
 80186f2:	68fb      	ldr	r3, [r7, #12]
 80186f4:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80186f6:	2300      	movs	r3, #0
}
 80186f8:	4618      	mov	r0, r3
 80186fa:	3718      	adds	r7, #24
 80186fc:	46bd      	mov	sp, r7
 80186fe:	bd80      	pop	{r7, pc}
 8018700:	08021a78 	.word	0x08021a78
 8018704:	08021d58 	.word	0x08021d58
 8018708:	08021acc 	.word	0x08021acc
 801870c:	08021d74 	.word	0x08021d74
 8018710:	2400cc90 	.word	0x2400cc90

08018714 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8018714:	b580      	push	{r7, lr}
 8018716:	b084      	sub	sp, #16
 8018718:	af00      	add	r7, sp, #0
 801871a:	60f8      	str	r0, [r7, #12]
 801871c:	60b9      	str	r1, [r7, #8]
 801871e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8018720:	68fb      	ldr	r3, [r7, #12]
 8018722:	2b00      	cmp	r3, #0
 8018724:	d107      	bne.n	8018736 <udp_recv+0x22>
 8018726:	4b08      	ldr	r3, [pc, #32]	@ (8018748 <udp_recv+0x34>)
 8018728:	f240 428a 	movw	r2, #1162	@ 0x48a
 801872c:	4907      	ldr	r1, [pc, #28]	@ (801874c <udp_recv+0x38>)
 801872e:	4808      	ldr	r0, [pc, #32]	@ (8018750 <udp_recv+0x3c>)
 8018730:	f005 f860 	bl	801d7f4 <iprintf>
 8018734:	e005      	b.n	8018742 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8018736:	68fb      	ldr	r3, [r7, #12]
 8018738:	68ba      	ldr	r2, [r7, #8]
 801873a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801873c:	68fb      	ldr	r3, [r7, #12]
 801873e:	687a      	ldr	r2, [r7, #4]
 8018740:	61da      	str	r2, [r3, #28]
}
 8018742:	3710      	adds	r7, #16
 8018744:	46bd      	mov	sp, r7
 8018746:	bd80      	pop	{r7, pc}
 8018748:	08021a78 	.word	0x08021a78
 801874c:	08021dac 	.word	0x08021dac
 8018750:	08021acc 	.word	0x08021acc

08018754 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8018754:	b580      	push	{r7, lr}
 8018756:	b084      	sub	sp, #16
 8018758:	af00      	add	r7, sp, #0
 801875a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	2b00      	cmp	r3, #0
 8018760:	d107      	bne.n	8018772 <udp_remove+0x1e>
 8018762:	4b19      	ldr	r3, [pc, #100]	@ (80187c8 <udp_remove+0x74>)
 8018764:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8018768:	4918      	ldr	r1, [pc, #96]	@ (80187cc <udp_remove+0x78>)
 801876a:	4819      	ldr	r0, [pc, #100]	@ (80187d0 <udp_remove+0x7c>)
 801876c:	f005 f842 	bl	801d7f4 <iprintf>
 8018770:	e026      	b.n	80187c0 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8018772:	4b18      	ldr	r3, [pc, #96]	@ (80187d4 <udp_remove+0x80>)
 8018774:	681b      	ldr	r3, [r3, #0]
 8018776:	687a      	ldr	r2, [r7, #4]
 8018778:	429a      	cmp	r2, r3
 801877a:	d105      	bne.n	8018788 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801877c:	4b15      	ldr	r3, [pc, #84]	@ (80187d4 <udp_remove+0x80>)
 801877e:	681b      	ldr	r3, [r3, #0]
 8018780:	68db      	ldr	r3, [r3, #12]
 8018782:	4a14      	ldr	r2, [pc, #80]	@ (80187d4 <udp_remove+0x80>)
 8018784:	6013      	str	r3, [r2, #0]
 8018786:	e017      	b.n	80187b8 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018788:	4b12      	ldr	r3, [pc, #72]	@ (80187d4 <udp_remove+0x80>)
 801878a:	681b      	ldr	r3, [r3, #0]
 801878c:	60fb      	str	r3, [r7, #12]
 801878e:	e010      	b.n	80187b2 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8018790:	68fb      	ldr	r3, [r7, #12]
 8018792:	68db      	ldr	r3, [r3, #12]
 8018794:	2b00      	cmp	r3, #0
 8018796:	d009      	beq.n	80187ac <udp_remove+0x58>
 8018798:	68fb      	ldr	r3, [r7, #12]
 801879a:	68db      	ldr	r3, [r3, #12]
 801879c:	687a      	ldr	r2, [r7, #4]
 801879e:	429a      	cmp	r2, r3
 80187a0:	d104      	bne.n	80187ac <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	68da      	ldr	r2, [r3, #12]
 80187a6:	68fb      	ldr	r3, [r7, #12]
 80187a8:	60da      	str	r2, [r3, #12]
        break;
 80187aa:	e005      	b.n	80187b8 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80187ac:	68fb      	ldr	r3, [r7, #12]
 80187ae:	68db      	ldr	r3, [r3, #12]
 80187b0:	60fb      	str	r3, [r7, #12]
 80187b2:	68fb      	ldr	r3, [r7, #12]
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d1eb      	bne.n	8018790 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80187b8:	6879      	ldr	r1, [r7, #4]
 80187ba:	2000      	movs	r0, #0
 80187bc:	f7f8 ff6c 	bl	8011698 <memp_free>
}
 80187c0:	3710      	adds	r7, #16
 80187c2:	46bd      	mov	sp, r7
 80187c4:	bd80      	pop	{r7, pc}
 80187c6:	bf00      	nop
 80187c8:	08021a78 	.word	0x08021a78
 80187cc:	08021dc4 	.word	0x08021dc4
 80187d0:	08021acc 	.word	0x08021acc
 80187d4:	2400cc90 	.word	0x2400cc90

080187d8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80187d8:	b580      	push	{r7, lr}
 80187da:	b082      	sub	sp, #8
 80187dc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80187de:	2000      	movs	r0, #0
 80187e0:	f7f8 fee4 	bl	80115ac <memp_malloc>
 80187e4:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80187e6:	687b      	ldr	r3, [r7, #4]
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d007      	beq.n	80187fc <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80187ec:	2220      	movs	r2, #32
 80187ee:	2100      	movs	r1, #0
 80187f0:	6878      	ldr	r0, [r7, #4]
 80187f2:	f005 f957 	bl	801daa4 <memset>
    pcb->ttl = UDP_TTL;
 80187f6:	687b      	ldr	r3, [r7, #4]
 80187f8:	22ff      	movs	r2, #255	@ 0xff
 80187fa:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80187fc:	687b      	ldr	r3, [r7, #4]
}
 80187fe:	4618      	mov	r0, r3
 8018800:	3708      	adds	r7, #8
 8018802:	46bd      	mov	sp, r7
 8018804:	bd80      	pop	{r7, pc}
	...

08018808 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018808:	b480      	push	{r7}
 801880a:	b085      	sub	sp, #20
 801880c:	af00      	add	r7, sp, #0
 801880e:	6078      	str	r0, [r7, #4]
 8018810:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8018812:	687b      	ldr	r3, [r7, #4]
 8018814:	2b00      	cmp	r3, #0
 8018816:	d01e      	beq.n	8018856 <udp_netif_ip_addr_changed+0x4e>
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	681b      	ldr	r3, [r3, #0]
 801881c:	2b00      	cmp	r3, #0
 801881e:	d01a      	beq.n	8018856 <udp_netif_ip_addr_changed+0x4e>
 8018820:	683b      	ldr	r3, [r7, #0]
 8018822:	2b00      	cmp	r3, #0
 8018824:	d017      	beq.n	8018856 <udp_netif_ip_addr_changed+0x4e>
 8018826:	683b      	ldr	r3, [r7, #0]
 8018828:	681b      	ldr	r3, [r3, #0]
 801882a:	2b00      	cmp	r3, #0
 801882c:	d013      	beq.n	8018856 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801882e:	4b0d      	ldr	r3, [pc, #52]	@ (8018864 <udp_netif_ip_addr_changed+0x5c>)
 8018830:	681b      	ldr	r3, [r3, #0]
 8018832:	60fb      	str	r3, [r7, #12]
 8018834:	e00c      	b.n	8018850 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8018836:	68fb      	ldr	r3, [r7, #12]
 8018838:	681a      	ldr	r2, [r3, #0]
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	681b      	ldr	r3, [r3, #0]
 801883e:	429a      	cmp	r2, r3
 8018840:	d103      	bne.n	801884a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8018842:	683b      	ldr	r3, [r7, #0]
 8018844:	681a      	ldr	r2, [r3, #0]
 8018846:	68fb      	ldr	r3, [r7, #12]
 8018848:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801884a:	68fb      	ldr	r3, [r7, #12]
 801884c:	68db      	ldr	r3, [r3, #12]
 801884e:	60fb      	str	r3, [r7, #12]
 8018850:	68fb      	ldr	r3, [r7, #12]
 8018852:	2b00      	cmp	r3, #0
 8018854:	d1ef      	bne.n	8018836 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8018856:	bf00      	nop
 8018858:	3714      	adds	r7, #20
 801885a:	46bd      	mov	sp, r7
 801885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018860:	4770      	bx	lr
 8018862:	bf00      	nop
 8018864:	2400cc90 	.word	0x2400cc90

08018868 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 8018868:	b580      	push	{r7, lr}
 801886a:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 801886c:	4b20      	ldr	r3, [pc, #128]	@ (80188f0 <dhcp_inc_pcb_refcount+0x88>)
 801886e:	781b      	ldrb	r3, [r3, #0]
 8018870:	2b00      	cmp	r3, #0
 8018872:	d133      	bne.n	80188dc <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8018874:	4b1f      	ldr	r3, [pc, #124]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 8018876:	681b      	ldr	r3, [r3, #0]
 8018878:	2b00      	cmp	r3, #0
 801887a:	d005      	beq.n	8018888 <dhcp_inc_pcb_refcount+0x20>
 801887c:	4b1e      	ldr	r3, [pc, #120]	@ (80188f8 <dhcp_inc_pcb_refcount+0x90>)
 801887e:	22e5      	movs	r2, #229	@ 0xe5
 8018880:	491e      	ldr	r1, [pc, #120]	@ (80188fc <dhcp_inc_pcb_refcount+0x94>)
 8018882:	481f      	ldr	r0, [pc, #124]	@ (8018900 <dhcp_inc_pcb_refcount+0x98>)
 8018884:	f004 ffb6 	bl	801d7f4 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 8018888:	f7ff ffa6 	bl	80187d8 <udp_new>
 801888c:	4603      	mov	r3, r0
 801888e:	4a19      	ldr	r2, [pc, #100]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 8018890:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 8018892:	4b18      	ldr	r3, [pc, #96]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 8018894:	681b      	ldr	r3, [r3, #0]
 8018896:	2b00      	cmp	r3, #0
 8018898:	d102      	bne.n	80188a0 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 801889a:	f04f 33ff 	mov.w	r3, #4294967295
 801889e:	e024      	b.n	80188ea <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 80188a0:	4b14      	ldr	r3, [pc, #80]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 80188a2:	681b      	ldr	r3, [r3, #0]
 80188a4:	7a5a      	ldrb	r2, [r3, #9]
 80188a6:	4b13      	ldr	r3, [pc, #76]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 80188a8:	681b      	ldr	r3, [r3, #0]
 80188aa:	f042 0220 	orr.w	r2, r2, #32
 80188ae:	b2d2      	uxtb	r2, r2
 80188b0:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 80188b2:	4b10      	ldr	r3, [pc, #64]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 80188b4:	681b      	ldr	r3, [r3, #0]
 80188b6:	2244      	movs	r2, #68	@ 0x44
 80188b8:	4912      	ldr	r1, [pc, #72]	@ (8018904 <dhcp_inc_pcb_refcount+0x9c>)
 80188ba:	4618      	mov	r0, r3
 80188bc:	f7ff fe34 	bl	8018528 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 80188c0:	4b0c      	ldr	r3, [pc, #48]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 80188c2:	681b      	ldr	r3, [r3, #0]
 80188c4:	2243      	movs	r2, #67	@ 0x43
 80188c6:	490f      	ldr	r1, [pc, #60]	@ (8018904 <dhcp_inc_pcb_refcount+0x9c>)
 80188c8:	4618      	mov	r0, r3
 80188ca:	f7ff feb5 	bl	8018638 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 80188ce:	4b09      	ldr	r3, [pc, #36]	@ (80188f4 <dhcp_inc_pcb_refcount+0x8c>)
 80188d0:	681b      	ldr	r3, [r3, #0]
 80188d2:	2200      	movs	r2, #0
 80188d4:	490c      	ldr	r1, [pc, #48]	@ (8018908 <dhcp_inc_pcb_refcount+0xa0>)
 80188d6:	4618      	mov	r0, r3
 80188d8:	f7ff ff1c 	bl	8018714 <udp_recv>
  }

  dhcp_pcb_refcount++;
 80188dc:	4b04      	ldr	r3, [pc, #16]	@ (80188f0 <dhcp_inc_pcb_refcount+0x88>)
 80188de:	781b      	ldrb	r3, [r3, #0]
 80188e0:	3301      	adds	r3, #1
 80188e2:	b2da      	uxtb	r2, r3
 80188e4:	4b02      	ldr	r3, [pc, #8]	@ (80188f0 <dhcp_inc_pcb_refcount+0x88>)
 80188e6:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 80188e8:	2300      	movs	r3, #0
}
 80188ea:	4618      	mov	r0, r3
 80188ec:	bd80      	pop	{r7, pc}
 80188ee:	bf00      	nop
 80188f0:	2400ccc0 	.word	0x2400ccc0
 80188f4:	2400ccbc 	.word	0x2400ccbc
 80188f8:	08021ddc 	.word	0x08021ddc
 80188fc:	08021e14 	.word	0x08021e14
 8018900:	08021e3c 	.word	0x08021e3c
 8018904:	08022a30 	.word	0x08022a30
 8018908:	0801a195 	.word	0x0801a195

0801890c <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 801890c:	b580      	push	{r7, lr}
 801890e:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8018910:	4b0e      	ldr	r3, [pc, #56]	@ (801894c <dhcp_dec_pcb_refcount+0x40>)
 8018912:	781b      	ldrb	r3, [r3, #0]
 8018914:	2b00      	cmp	r3, #0
 8018916:	d105      	bne.n	8018924 <dhcp_dec_pcb_refcount+0x18>
 8018918:	4b0d      	ldr	r3, [pc, #52]	@ (8018950 <dhcp_dec_pcb_refcount+0x44>)
 801891a:	22ff      	movs	r2, #255	@ 0xff
 801891c:	490d      	ldr	r1, [pc, #52]	@ (8018954 <dhcp_dec_pcb_refcount+0x48>)
 801891e:	480e      	ldr	r0, [pc, #56]	@ (8018958 <dhcp_dec_pcb_refcount+0x4c>)
 8018920:	f004 ff68 	bl	801d7f4 <iprintf>
  dhcp_pcb_refcount--;
 8018924:	4b09      	ldr	r3, [pc, #36]	@ (801894c <dhcp_dec_pcb_refcount+0x40>)
 8018926:	781b      	ldrb	r3, [r3, #0]
 8018928:	3b01      	subs	r3, #1
 801892a:	b2da      	uxtb	r2, r3
 801892c:	4b07      	ldr	r3, [pc, #28]	@ (801894c <dhcp_dec_pcb_refcount+0x40>)
 801892e:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8018930:	4b06      	ldr	r3, [pc, #24]	@ (801894c <dhcp_dec_pcb_refcount+0x40>)
 8018932:	781b      	ldrb	r3, [r3, #0]
 8018934:	2b00      	cmp	r3, #0
 8018936:	d107      	bne.n	8018948 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 8018938:	4b08      	ldr	r3, [pc, #32]	@ (801895c <dhcp_dec_pcb_refcount+0x50>)
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	4618      	mov	r0, r3
 801893e:	f7ff ff09 	bl	8018754 <udp_remove>
    dhcp_pcb = NULL;
 8018942:	4b06      	ldr	r3, [pc, #24]	@ (801895c <dhcp_dec_pcb_refcount+0x50>)
 8018944:	2200      	movs	r2, #0
 8018946:	601a      	str	r2, [r3, #0]
  }
}
 8018948:	bf00      	nop
 801894a:	bd80      	pop	{r7, pc}
 801894c:	2400ccc0 	.word	0x2400ccc0
 8018950:	08021ddc 	.word	0x08021ddc
 8018954:	08021e64 	.word	0x08021e64
 8018958:	08021e3c 	.word	0x08021e3c
 801895c:	2400ccbc 	.word	0x2400ccbc

08018960 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 8018960:	b580      	push	{r7, lr}
 8018962:	b084      	sub	sp, #16
 8018964:	af00      	add	r7, sp, #0
 8018966:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018968:	687b      	ldr	r3, [r7, #4]
 801896a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801896c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801896e:	210c      	movs	r1, #12
 8018970:	68f8      	ldr	r0, [r7, #12]
 8018972:	f001 f851 	bl	8019a18 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8018976:	4b06      	ldr	r3, [pc, #24]	@ (8018990 <dhcp_handle_nak+0x30>)
 8018978:	4a05      	ldr	r2, [pc, #20]	@ (8018990 <dhcp_handle_nak+0x30>)
 801897a:	4905      	ldr	r1, [pc, #20]	@ (8018990 <dhcp_handle_nak+0x30>)
 801897c:	6878      	ldr	r0, [r7, #4]
 801897e:	f7f9 f82d 	bl	80119dc <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 8018982:	6878      	ldr	r0, [r7, #4]
 8018984:	f000 fc4a 	bl	801921c <dhcp_discover>
}
 8018988:	bf00      	nop
 801898a:	3710      	adds	r7, #16
 801898c:	46bd      	mov	sp, r7
 801898e:	bd80      	pop	{r7, pc}
 8018990:	08022a30 	.word	0x08022a30

08018994 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b084      	sub	sp, #16
 8018998:	af00      	add	r7, sp, #0
 801899a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80189a0:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 80189a2:	2108      	movs	r1, #8
 80189a4:	68f8      	ldr	r0, [r7, #12]
 80189a6:	f001 f837 	bl	8019a18 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 80189aa:	68fb      	ldr	r3, [r7, #12]
 80189ac:	331c      	adds	r3, #28
 80189ae:	2200      	movs	r2, #0
 80189b0:	4619      	mov	r1, r3
 80189b2:	6878      	ldr	r0, [r7, #4]
 80189b4:	f002 fb38 	bl	801b028 <etharp_query>
 80189b8:	4603      	mov	r3, r0
 80189ba:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 80189bc:	68fb      	ldr	r3, [r7, #12]
 80189be:	799b      	ldrb	r3, [r3, #6]
 80189c0:	2bff      	cmp	r3, #255	@ 0xff
 80189c2:	d005      	beq.n	80189d0 <dhcp_check+0x3c>
    dhcp->tries++;
 80189c4:	68fb      	ldr	r3, [r7, #12]
 80189c6:	799b      	ldrb	r3, [r3, #6]
 80189c8:	3301      	adds	r3, #1
 80189ca:	b2da      	uxtb	r2, r3
 80189cc:	68fb      	ldr	r3, [r7, #12]
 80189ce:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 80189d0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80189d4:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80189d6:	893b      	ldrh	r3, [r7, #8]
 80189d8:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 80189dc:	4a06      	ldr	r2, [pc, #24]	@ (80189f8 <dhcp_check+0x64>)
 80189de:	fb82 1203 	smull	r1, r2, r2, r3
 80189e2:	1152      	asrs	r2, r2, #5
 80189e4:	17db      	asrs	r3, r3, #31
 80189e6:	1ad3      	subs	r3, r2, r3
 80189e8:	b29a      	uxth	r2, r3
 80189ea:	68fb      	ldr	r3, [r7, #12]
 80189ec:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 80189ee:	bf00      	nop
 80189f0:	3710      	adds	r7, #16
 80189f2:	46bd      	mov	sp, r7
 80189f4:	bd80      	pop	{r7, pc}
 80189f6:	bf00      	nop
 80189f8:	10624dd3 	.word	0x10624dd3

080189fc <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 80189fc:	b580      	push	{r7, lr}
 80189fe:	b084      	sub	sp, #16
 8018a00:	af00      	add	r7, sp, #0
 8018a02:	6078      	str	r0, [r7, #4]
 8018a04:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018a06:	687b      	ldr	r3, [r7, #4]
 8018a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a0a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8018a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8018a40 <dhcp_handle_offer+0x44>)
 8018a0e:	789b      	ldrb	r3, [r3, #2]
 8018a10:	2b00      	cmp	r3, #0
 8018a12:	d011      	beq.n	8018a38 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 8018a14:	68fb      	ldr	r3, [r7, #12]
 8018a16:	2200      	movs	r2, #0
 8018a18:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8018a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8018a44 <dhcp_handle_offer+0x48>)
 8018a1c:	689b      	ldr	r3, [r3, #8]
 8018a1e:	4618      	mov	r0, r3
 8018a20:	f7f8 f849 	bl	8010ab6 <lwip_htonl>
 8018a24:	4602      	mov	r2, r0
 8018a26:	68fb      	ldr	r3, [r7, #12]
 8018a28:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8018a2a:	683b      	ldr	r3, [r7, #0]
 8018a2c:	691a      	ldr	r2, [r3, #16]
 8018a2e:	68fb      	ldr	r3, [r7, #12]
 8018a30:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 8018a32:	6878      	ldr	r0, [r7, #4]
 8018a34:	f000 f808 	bl	8018a48 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 8018a38:	bf00      	nop
 8018a3a:	3710      	adds	r7, #16
 8018a3c:	46bd      	mov	sp, r7
 8018a3e:	bd80      	pop	{r7, pc}
 8018a40:	2400ccb4 	.word	0x2400ccb4
 8018a44:	2400cc94 	.word	0x2400cc94

08018a48 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8018a48:	b5b0      	push	{r4, r5, r7, lr}
 8018a4a:	b08a      	sub	sp, #40	@ 0x28
 8018a4c:	af02      	add	r7, sp, #8
 8018a4e:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	2b00      	cmp	r3, #0
 8018a54:	d109      	bne.n	8018a6a <dhcp_select+0x22>
 8018a56:	4b71      	ldr	r3, [pc, #452]	@ (8018c1c <dhcp_select+0x1d4>)
 8018a58:	f240 1277 	movw	r2, #375	@ 0x177
 8018a5c:	4970      	ldr	r1, [pc, #448]	@ (8018c20 <dhcp_select+0x1d8>)
 8018a5e:	4871      	ldr	r0, [pc, #452]	@ (8018c24 <dhcp_select+0x1dc>)
 8018a60:	f004 fec8 	bl	801d7f4 <iprintf>
 8018a64:	f06f 030f 	mvn.w	r3, #15
 8018a68:	e0d3      	b.n	8018c12 <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a6e:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8018a70:	69bb      	ldr	r3, [r7, #24]
 8018a72:	2b00      	cmp	r3, #0
 8018a74:	d109      	bne.n	8018a8a <dhcp_select+0x42>
 8018a76:	4b69      	ldr	r3, [pc, #420]	@ (8018c1c <dhcp_select+0x1d4>)
 8018a78:	f240 1279 	movw	r2, #377	@ 0x179
 8018a7c:	496a      	ldr	r1, [pc, #424]	@ (8018c28 <dhcp_select+0x1e0>)
 8018a7e:	4869      	ldr	r0, [pc, #420]	@ (8018c24 <dhcp_select+0x1dc>)
 8018a80:	f004 feb8 	bl	801d7f4 <iprintf>
 8018a84:	f06f 0305 	mvn.w	r3, #5
 8018a88:	e0c3      	b.n	8018c12 <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8018a8a:	2101      	movs	r1, #1
 8018a8c:	69b8      	ldr	r0, [r7, #24]
 8018a8e:	f000 ffc3 	bl	8019a18 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8018a92:	f107 030c 	add.w	r3, r7, #12
 8018a96:	2203      	movs	r2, #3
 8018a98:	69b9      	ldr	r1, [r7, #24]
 8018a9a:	6878      	ldr	r0, [r7, #4]
 8018a9c:	f001 fc48 	bl	801a330 <dhcp_create_msg>
 8018aa0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8018aa2:	697b      	ldr	r3, [r7, #20]
 8018aa4:	2b00      	cmp	r3, #0
 8018aa6:	f000 8085 	beq.w	8018bb4 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018aaa:	697b      	ldr	r3, [r7, #20]
 8018aac:	685b      	ldr	r3, [r3, #4]
 8018aae:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8018ab0:	89b8      	ldrh	r0, [r7, #12]
 8018ab2:	693b      	ldr	r3, [r7, #16]
 8018ab4:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018ab8:	2302      	movs	r3, #2
 8018aba:	2239      	movs	r2, #57	@ 0x39
 8018abc:	f000 ffc6 	bl	8019a4c <dhcp_option>
 8018ac0:	4603      	mov	r3, r0
 8018ac2:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8018ac4:	89b8      	ldrh	r0, [r7, #12]
 8018ac6:	693b      	ldr	r3, [r7, #16]
 8018ac8:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018ad0:	461a      	mov	r2, r3
 8018ad2:	f001 f815 	bl	8019b00 <dhcp_option_short>
 8018ad6:	4603      	mov	r3, r0
 8018ad8:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8018ada:	89b8      	ldrh	r0, [r7, #12]
 8018adc:	693b      	ldr	r3, [r7, #16]
 8018ade:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018ae2:	2304      	movs	r3, #4
 8018ae4:	2232      	movs	r2, #50	@ 0x32
 8018ae6:	f000 ffb1 	bl	8019a4c <dhcp_option>
 8018aea:	4603      	mov	r3, r0
 8018aec:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8018aee:	89bc      	ldrh	r4, [r7, #12]
 8018af0:	693b      	ldr	r3, [r7, #16]
 8018af2:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8018af6:	69bb      	ldr	r3, [r7, #24]
 8018af8:	69db      	ldr	r3, [r3, #28]
 8018afa:	4618      	mov	r0, r3
 8018afc:	f7f7 ffdb 	bl	8010ab6 <lwip_htonl>
 8018b00:	4603      	mov	r3, r0
 8018b02:	461a      	mov	r2, r3
 8018b04:	4629      	mov	r1, r5
 8018b06:	4620      	mov	r0, r4
 8018b08:	f001 f82c 	bl	8019b64 <dhcp_option_long>
 8018b0c:	4603      	mov	r3, r0
 8018b0e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8018b10:	89b8      	ldrh	r0, [r7, #12]
 8018b12:	693b      	ldr	r3, [r7, #16]
 8018b14:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018b18:	2304      	movs	r3, #4
 8018b1a:	2236      	movs	r2, #54	@ 0x36
 8018b1c:	f000 ff96 	bl	8019a4c <dhcp_option>
 8018b20:	4603      	mov	r3, r0
 8018b22:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8018b24:	89bc      	ldrh	r4, [r7, #12]
 8018b26:	693b      	ldr	r3, [r7, #16]
 8018b28:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8018b2c:	69bb      	ldr	r3, [r7, #24]
 8018b2e:	699b      	ldr	r3, [r3, #24]
 8018b30:	4618      	mov	r0, r3
 8018b32:	f7f7 ffc0 	bl	8010ab6 <lwip_htonl>
 8018b36:	4603      	mov	r3, r0
 8018b38:	461a      	mov	r2, r3
 8018b3a:	4629      	mov	r1, r5
 8018b3c:	4620      	mov	r0, r4
 8018b3e:	f001 f811 	bl	8019b64 <dhcp_option_long>
 8018b42:	4603      	mov	r3, r0
 8018b44:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8018b46:	89b8      	ldrh	r0, [r7, #12]
 8018b48:	693b      	ldr	r3, [r7, #16]
 8018b4a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018b4e:	2303      	movs	r3, #3
 8018b50:	2237      	movs	r2, #55	@ 0x37
 8018b52:	f000 ff7b 	bl	8019a4c <dhcp_option>
 8018b56:	4603      	mov	r3, r0
 8018b58:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018b5a:	2300      	movs	r3, #0
 8018b5c:	77bb      	strb	r3, [r7, #30]
 8018b5e:	e00e      	b.n	8018b7e <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8018b60:	89b8      	ldrh	r0, [r7, #12]
 8018b62:	693b      	ldr	r3, [r7, #16]
 8018b64:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018b68:	7fbb      	ldrb	r3, [r7, #30]
 8018b6a:	4a30      	ldr	r2, [pc, #192]	@ (8018c2c <dhcp_select+0x1e4>)
 8018b6c:	5cd3      	ldrb	r3, [r2, r3]
 8018b6e:	461a      	mov	r2, r3
 8018b70:	f000 ffa0 	bl	8019ab4 <dhcp_option_byte>
 8018b74:	4603      	mov	r3, r0
 8018b76:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018b78:	7fbb      	ldrb	r3, [r7, #30]
 8018b7a:	3301      	adds	r3, #1
 8018b7c:	77bb      	strb	r3, [r7, #30]
 8018b7e:	7fbb      	ldrb	r3, [r7, #30]
 8018b80:	2b02      	cmp	r3, #2
 8018b82:	d9ed      	bls.n	8018b60 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018b84:	89b8      	ldrh	r0, [r7, #12]
 8018b86:	693b      	ldr	r3, [r7, #16]
 8018b88:	33f0      	adds	r3, #240	@ 0xf0
 8018b8a:	697a      	ldr	r2, [r7, #20]
 8018b8c:	4619      	mov	r1, r3
 8018b8e:	f001 fca5 	bl	801a4dc <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8018b92:	4b27      	ldr	r3, [pc, #156]	@ (8018c30 <dhcp_select+0x1e8>)
 8018b94:	6818      	ldr	r0, [r3, #0]
 8018b96:	4b27      	ldr	r3, [pc, #156]	@ (8018c34 <dhcp_select+0x1ec>)
 8018b98:	9301      	str	r3, [sp, #4]
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	9300      	str	r3, [sp, #0]
 8018b9e:	2343      	movs	r3, #67	@ 0x43
 8018ba0:	4a25      	ldr	r2, [pc, #148]	@ (8018c38 <dhcp_select+0x1f0>)
 8018ba2:	6979      	ldr	r1, [r7, #20]
 8018ba4:	f7ff fbda 	bl	801835c <udp_sendto_if_src>
 8018ba8:	4603      	mov	r3, r0
 8018baa:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8018bac:	6978      	ldr	r0, [r7, #20]
 8018bae:	f7f9 fc23 	bl	80123f8 <pbuf_free>
 8018bb2:	e001      	b.n	8018bb8 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8018bb4:	23ff      	movs	r3, #255	@ 0xff
 8018bb6:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8018bb8:	69bb      	ldr	r3, [r7, #24]
 8018bba:	799b      	ldrb	r3, [r3, #6]
 8018bbc:	2bff      	cmp	r3, #255	@ 0xff
 8018bbe:	d005      	beq.n	8018bcc <dhcp_select+0x184>
    dhcp->tries++;
 8018bc0:	69bb      	ldr	r3, [r7, #24]
 8018bc2:	799b      	ldrb	r3, [r3, #6]
 8018bc4:	3301      	adds	r3, #1
 8018bc6:	b2da      	uxtb	r2, r3
 8018bc8:	69bb      	ldr	r3, [r7, #24]
 8018bca:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8018bcc:	69bb      	ldr	r3, [r7, #24]
 8018bce:	799b      	ldrb	r3, [r3, #6]
 8018bd0:	2b05      	cmp	r3, #5
 8018bd2:	d80d      	bhi.n	8018bf0 <dhcp_select+0x1a8>
 8018bd4:	69bb      	ldr	r3, [r7, #24]
 8018bd6:	799b      	ldrb	r3, [r3, #6]
 8018bd8:	461a      	mov	r2, r3
 8018bda:	2301      	movs	r3, #1
 8018bdc:	4093      	lsls	r3, r2
 8018bde:	b29b      	uxth	r3, r3
 8018be0:	461a      	mov	r2, r3
 8018be2:	0152      	lsls	r2, r2, #5
 8018be4:	1ad2      	subs	r2, r2, r3
 8018be6:	0092      	lsls	r2, r2, #2
 8018be8:	4413      	add	r3, r2
 8018bea:	00db      	lsls	r3, r3, #3
 8018bec:	b29b      	uxth	r3, r3
 8018bee:	e001      	b.n	8018bf4 <dhcp_select+0x1ac>
 8018bf0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8018bf4:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018bf6:	89fb      	ldrh	r3, [r7, #14]
 8018bf8:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8018bfc:	4a0f      	ldr	r2, [pc, #60]	@ (8018c3c <dhcp_select+0x1f4>)
 8018bfe:	fb82 1203 	smull	r1, r2, r2, r3
 8018c02:	1152      	asrs	r2, r2, #5
 8018c04:	17db      	asrs	r3, r3, #31
 8018c06:	1ad3      	subs	r3, r2, r3
 8018c08:	b29a      	uxth	r2, r3
 8018c0a:	69bb      	ldr	r3, [r7, #24]
 8018c0c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018c0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018c12:	4618      	mov	r0, r3
 8018c14:	3720      	adds	r7, #32
 8018c16:	46bd      	mov	sp, r7
 8018c18:	bdb0      	pop	{r4, r5, r7, pc}
 8018c1a:	bf00      	nop
 8018c1c:	08021ddc 	.word	0x08021ddc
 8018c20:	08021e88 	.word	0x08021e88
 8018c24:	08021e3c 	.word	0x08021e3c
 8018c28:	08021ea4 	.word	0x08021ea4
 8018c2c:	24000034 	.word	0x24000034
 8018c30:	2400ccbc 	.word	0x2400ccbc
 8018c34:	08022a30 	.word	0x08022a30
 8018c38:	08022a34 	.word	0x08022a34
 8018c3c:	10624dd3 	.word	0x10624dd3

08018c40 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8018c40:	b580      	push	{r7, lr}
 8018c42:	b082      	sub	sp, #8
 8018c44:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 8018c46:	4b27      	ldr	r3, [pc, #156]	@ (8018ce4 <dhcp_coarse_tmr+0xa4>)
 8018c48:	681b      	ldr	r3, [r3, #0]
 8018c4a:	607b      	str	r3, [r7, #4]
 8018c4c:	e042      	b.n	8018cd4 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8018c4e:	687b      	ldr	r3, [r7, #4]
 8018c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c52:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8018c54:	683b      	ldr	r3, [r7, #0]
 8018c56:	2b00      	cmp	r3, #0
 8018c58:	d039      	beq.n	8018cce <dhcp_coarse_tmr+0x8e>
 8018c5a:	683b      	ldr	r3, [r7, #0]
 8018c5c:	795b      	ldrb	r3, [r3, #5]
 8018c5e:	2b00      	cmp	r3, #0
 8018c60:	d035      	beq.n	8018cce <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8018c62:	683b      	ldr	r3, [r7, #0]
 8018c64:	8a9b      	ldrh	r3, [r3, #20]
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	d012      	beq.n	8018c90 <dhcp_coarse_tmr+0x50>
 8018c6a:	683b      	ldr	r3, [r7, #0]
 8018c6c:	8a5b      	ldrh	r3, [r3, #18]
 8018c6e:	3301      	adds	r3, #1
 8018c70:	b29a      	uxth	r2, r3
 8018c72:	683b      	ldr	r3, [r7, #0]
 8018c74:	825a      	strh	r2, [r3, #18]
 8018c76:	683b      	ldr	r3, [r7, #0]
 8018c78:	8a5a      	ldrh	r2, [r3, #18]
 8018c7a:	683b      	ldr	r3, [r7, #0]
 8018c7c:	8a9b      	ldrh	r3, [r3, #20]
 8018c7e:	429a      	cmp	r2, r3
 8018c80:	d106      	bne.n	8018c90 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 8018c82:	6878      	ldr	r0, [r7, #4]
 8018c84:	f000 fe2e 	bl	80198e4 <dhcp_release_and_stop>
        dhcp_start(netif);
 8018c88:	6878      	ldr	r0, [r7, #4]
 8018c8a:	f000 f96b 	bl	8018f64 <dhcp_start>
 8018c8e:	e01e      	b.n	8018cce <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8018c90:	683b      	ldr	r3, [r7, #0]
 8018c92:	8a1b      	ldrh	r3, [r3, #16]
 8018c94:	2b00      	cmp	r3, #0
 8018c96:	d00b      	beq.n	8018cb0 <dhcp_coarse_tmr+0x70>
 8018c98:	683b      	ldr	r3, [r7, #0]
 8018c9a:	8a1b      	ldrh	r3, [r3, #16]
 8018c9c:	1e5a      	subs	r2, r3, #1
 8018c9e:	b291      	uxth	r1, r2
 8018ca0:	683a      	ldr	r2, [r7, #0]
 8018ca2:	8211      	strh	r1, [r2, #16]
 8018ca4:	2b01      	cmp	r3, #1
 8018ca6:	d103      	bne.n	8018cb0 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8018ca8:	6878      	ldr	r0, [r7, #4]
 8018caa:	f000 f8c7 	bl	8018e3c <dhcp_t2_timeout>
 8018cae:	e00e      	b.n	8018cce <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8018cb0:	683b      	ldr	r3, [r7, #0]
 8018cb2:	89db      	ldrh	r3, [r3, #14]
 8018cb4:	2b00      	cmp	r3, #0
 8018cb6:	d00a      	beq.n	8018cce <dhcp_coarse_tmr+0x8e>
 8018cb8:	683b      	ldr	r3, [r7, #0]
 8018cba:	89db      	ldrh	r3, [r3, #14]
 8018cbc:	1e5a      	subs	r2, r3, #1
 8018cbe:	b291      	uxth	r1, r2
 8018cc0:	683a      	ldr	r2, [r7, #0]
 8018cc2:	81d1      	strh	r1, [r2, #14]
 8018cc4:	2b01      	cmp	r3, #1
 8018cc6:	d102      	bne.n	8018cce <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8018cc8:	6878      	ldr	r0, [r7, #4]
 8018cca:	f000 f888 	bl	8018dde <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8018cce:	687b      	ldr	r3, [r7, #4]
 8018cd0:	681b      	ldr	r3, [r3, #0]
 8018cd2:	607b      	str	r3, [r7, #4]
 8018cd4:	687b      	ldr	r3, [r7, #4]
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	d1b9      	bne.n	8018c4e <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8018cda:	bf00      	nop
 8018cdc:	bf00      	nop
 8018cde:	3708      	adds	r7, #8
 8018ce0:	46bd      	mov	sp, r7
 8018ce2:	bd80      	pop	{r7, pc}
 8018ce4:	2400cc28 	.word	0x2400cc28

08018ce8 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8018ce8:	b580      	push	{r7, lr}
 8018cea:	b082      	sub	sp, #8
 8018cec:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8018cee:	4b16      	ldr	r3, [pc, #88]	@ (8018d48 <dhcp_fine_tmr+0x60>)
 8018cf0:	681b      	ldr	r3, [r3, #0]
 8018cf2:	607b      	str	r3, [r7, #4]
 8018cf4:	e020      	b.n	8018d38 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018cfa:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8018cfc:	683b      	ldr	r3, [r7, #0]
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	d017      	beq.n	8018d32 <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 8018d02:	683b      	ldr	r3, [r7, #0]
 8018d04:	891b      	ldrh	r3, [r3, #8]
 8018d06:	2b01      	cmp	r3, #1
 8018d08:	d906      	bls.n	8018d18 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8018d0a:	683b      	ldr	r3, [r7, #0]
 8018d0c:	891b      	ldrh	r3, [r3, #8]
 8018d0e:	3b01      	subs	r3, #1
 8018d10:	b29a      	uxth	r2, r3
 8018d12:	683b      	ldr	r3, [r7, #0]
 8018d14:	811a      	strh	r2, [r3, #8]
 8018d16:	e00c      	b.n	8018d32 <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8018d18:	683b      	ldr	r3, [r7, #0]
 8018d1a:	891b      	ldrh	r3, [r3, #8]
 8018d1c:	2b01      	cmp	r3, #1
 8018d1e:	d108      	bne.n	8018d32 <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8018d20:	683b      	ldr	r3, [r7, #0]
 8018d22:	891b      	ldrh	r3, [r3, #8]
 8018d24:	3b01      	subs	r3, #1
 8018d26:	b29a      	uxth	r2, r3
 8018d28:	683b      	ldr	r3, [r7, #0]
 8018d2a:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8018d2c:	6878      	ldr	r0, [r7, #4]
 8018d2e:	f000 f80d 	bl	8018d4c <dhcp_timeout>
  NETIF_FOREACH(netif) {
 8018d32:	687b      	ldr	r3, [r7, #4]
 8018d34:	681b      	ldr	r3, [r3, #0]
 8018d36:	607b      	str	r3, [r7, #4]
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	2b00      	cmp	r3, #0
 8018d3c:	d1db      	bne.n	8018cf6 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 8018d3e:	bf00      	nop
 8018d40:	bf00      	nop
 8018d42:	3708      	adds	r7, #8
 8018d44:	46bd      	mov	sp, r7
 8018d46:	bd80      	pop	{r7, pc}
 8018d48:	2400cc28 	.word	0x2400cc28

08018d4c <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b084      	sub	sp, #16
 8018d50:	af00      	add	r7, sp, #0
 8018d52:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018d54:	687b      	ldr	r3, [r7, #4]
 8018d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d58:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8018d5a:	68fb      	ldr	r3, [r7, #12]
 8018d5c:	795b      	ldrb	r3, [r3, #5]
 8018d5e:	2b0c      	cmp	r3, #12
 8018d60:	d003      	beq.n	8018d6a <dhcp_timeout+0x1e>
 8018d62:	68fb      	ldr	r3, [r7, #12]
 8018d64:	795b      	ldrb	r3, [r3, #5]
 8018d66:	2b06      	cmp	r3, #6
 8018d68:	d103      	bne.n	8018d72 <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 8018d6a:	6878      	ldr	r0, [r7, #4]
 8018d6c:	f000 fa56 	bl	801921c <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 8018d70:	e031      	b.n	8018dd6 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8018d72:	68fb      	ldr	r3, [r7, #12]
 8018d74:	795b      	ldrb	r3, [r3, #5]
 8018d76:	2b01      	cmp	r3, #1
 8018d78:	d10e      	bne.n	8018d98 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8018d7a:	68fb      	ldr	r3, [r7, #12]
 8018d7c:	799b      	ldrb	r3, [r3, #6]
 8018d7e:	2b05      	cmp	r3, #5
 8018d80:	d803      	bhi.n	8018d8a <dhcp_timeout+0x3e>
      dhcp_select(netif);
 8018d82:	6878      	ldr	r0, [r7, #4]
 8018d84:	f7ff fe60 	bl	8018a48 <dhcp_select>
}
 8018d88:	e025      	b.n	8018dd6 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 8018d8a:	6878      	ldr	r0, [r7, #4]
 8018d8c:	f000 fdaa 	bl	80198e4 <dhcp_release_and_stop>
      dhcp_start(netif);
 8018d90:	6878      	ldr	r0, [r7, #4]
 8018d92:	f000 f8e7 	bl	8018f64 <dhcp_start>
}
 8018d96:	e01e      	b.n	8018dd6 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8018d98:	68fb      	ldr	r3, [r7, #12]
 8018d9a:	795b      	ldrb	r3, [r3, #5]
 8018d9c:	2b08      	cmp	r3, #8
 8018d9e:	d10b      	bne.n	8018db8 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 8018da0:	68fb      	ldr	r3, [r7, #12]
 8018da2:	799b      	ldrb	r3, [r3, #6]
 8018da4:	2b01      	cmp	r3, #1
 8018da6:	d803      	bhi.n	8018db0 <dhcp_timeout+0x64>
      dhcp_check(netif);
 8018da8:	6878      	ldr	r0, [r7, #4]
 8018daa:	f7ff fdf3 	bl	8018994 <dhcp_check>
}
 8018dae:	e012      	b.n	8018dd6 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 8018db0:	6878      	ldr	r0, [r7, #4]
 8018db2:	f000 fad5 	bl	8019360 <dhcp_bind>
}
 8018db6:	e00e      	b.n	8018dd6 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8018db8:	68fb      	ldr	r3, [r7, #12]
 8018dba:	795b      	ldrb	r3, [r3, #5]
 8018dbc:	2b03      	cmp	r3, #3
 8018dbe:	d10a      	bne.n	8018dd6 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 8018dc0:	68fb      	ldr	r3, [r7, #12]
 8018dc2:	799b      	ldrb	r3, [r3, #6]
 8018dc4:	2b01      	cmp	r3, #1
 8018dc6:	d803      	bhi.n	8018dd0 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 8018dc8:	6878      	ldr	r0, [r7, #4]
 8018dca:	f000 fcd7 	bl	801977c <dhcp_reboot>
}
 8018dce:	e002      	b.n	8018dd6 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 8018dd0:	6878      	ldr	r0, [r7, #4]
 8018dd2:	f000 fa23 	bl	801921c <dhcp_discover>
}
 8018dd6:	bf00      	nop
 8018dd8:	3710      	adds	r7, #16
 8018dda:	46bd      	mov	sp, r7
 8018ddc:	bd80      	pop	{r7, pc}

08018dde <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8018dde:	b580      	push	{r7, lr}
 8018de0:	b084      	sub	sp, #16
 8018de2:	af00      	add	r7, sp, #0
 8018de4:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018de6:	687b      	ldr	r3, [r7, #4]
 8018de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018dea:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018dec:	68fb      	ldr	r3, [r7, #12]
 8018dee:	795b      	ldrb	r3, [r3, #5]
 8018df0:	2b01      	cmp	r3, #1
 8018df2:	d007      	beq.n	8018e04 <dhcp_t1_timeout+0x26>
 8018df4:	68fb      	ldr	r3, [r7, #12]
 8018df6:	795b      	ldrb	r3, [r3, #5]
 8018df8:	2b0a      	cmp	r3, #10
 8018dfa:	d003      	beq.n	8018e04 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8018dfc:	68fb      	ldr	r3, [r7, #12]
 8018dfe:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018e00:	2b05      	cmp	r3, #5
 8018e02:	d117      	bne.n	8018e34 <dhcp_t1_timeout+0x56>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 8018e04:	6878      	ldr	r0, [r7, #4]
 8018e06:	f000 fb85 	bl	8019514 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8018e0a:	68fb      	ldr	r3, [r7, #12]
 8018e0c:	899b      	ldrh	r3, [r3, #12]
 8018e0e:	461a      	mov	r2, r3
 8018e10:	68fb      	ldr	r3, [r7, #12]
 8018e12:	8a5b      	ldrh	r3, [r3, #18]
 8018e14:	1ad3      	subs	r3, r2, r3
 8018e16:	2b01      	cmp	r3, #1
 8018e18:	dd0c      	ble.n	8018e34 <dhcp_t1_timeout+0x56>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8018e1a:	68fb      	ldr	r3, [r7, #12]
 8018e1c:	899b      	ldrh	r3, [r3, #12]
 8018e1e:	461a      	mov	r2, r3
 8018e20:	68fb      	ldr	r3, [r7, #12]
 8018e22:	8a5b      	ldrh	r3, [r3, #18]
 8018e24:	1ad3      	subs	r3, r2, r3
 8018e26:	2b00      	cmp	r3, #0
 8018e28:	da00      	bge.n	8018e2c <dhcp_t1_timeout+0x4e>
 8018e2a:	3301      	adds	r3, #1
 8018e2c:	105b      	asrs	r3, r3, #1
 8018e2e:	b29a      	uxth	r2, r3
 8018e30:	68fb      	ldr	r3, [r7, #12]
 8018e32:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8018e34:	bf00      	nop
 8018e36:	3710      	adds	r7, #16
 8018e38:	46bd      	mov	sp, r7
 8018e3a:	bd80      	pop	{r7, pc}

08018e3c <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8018e3c:	b580      	push	{r7, lr}
 8018e3e:	b084      	sub	sp, #16
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018e44:	687b      	ldr	r3, [r7, #4]
 8018e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e48:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018e4a:	68fb      	ldr	r3, [r7, #12]
 8018e4c:	795b      	ldrb	r3, [r3, #5]
 8018e4e:	2b01      	cmp	r3, #1
 8018e50:	d00b      	beq.n	8018e6a <dhcp_t2_timeout+0x2e>
 8018e52:	68fb      	ldr	r3, [r7, #12]
 8018e54:	795b      	ldrb	r3, [r3, #5]
 8018e56:	2b0a      	cmp	r3, #10
 8018e58:	d007      	beq.n	8018e6a <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8018e5a:	68fb      	ldr	r3, [r7, #12]
 8018e5c:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018e5e:	2b05      	cmp	r3, #5
 8018e60:	d003      	beq.n	8018e6a <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8018e62:	68fb      	ldr	r3, [r7, #12]
 8018e64:	795b      	ldrb	r3, [r3, #5]
 8018e66:	2b04      	cmp	r3, #4
 8018e68:	d117      	bne.n	8018e9a <dhcp_t2_timeout+0x5e>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8018e6a:	6878      	ldr	r0, [r7, #4]
 8018e6c:	f000 fbec 	bl	8019648 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	8a9b      	ldrh	r3, [r3, #20]
 8018e74:	461a      	mov	r2, r3
 8018e76:	68fb      	ldr	r3, [r7, #12]
 8018e78:	8a5b      	ldrh	r3, [r3, #18]
 8018e7a:	1ad3      	subs	r3, r2, r3
 8018e7c:	2b01      	cmp	r3, #1
 8018e7e:	dd0c      	ble.n	8018e9a <dhcp_t2_timeout+0x5e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8018e80:	68fb      	ldr	r3, [r7, #12]
 8018e82:	8a9b      	ldrh	r3, [r3, #20]
 8018e84:	461a      	mov	r2, r3
 8018e86:	68fb      	ldr	r3, [r7, #12]
 8018e88:	8a5b      	ldrh	r3, [r3, #18]
 8018e8a:	1ad3      	subs	r3, r2, r3
 8018e8c:	2b00      	cmp	r3, #0
 8018e8e:	da00      	bge.n	8018e92 <dhcp_t2_timeout+0x56>
 8018e90:	3301      	adds	r3, #1
 8018e92:	105b      	asrs	r3, r3, #1
 8018e94:	b29a      	uxth	r2, r3
 8018e96:	68fb      	ldr	r3, [r7, #12]
 8018e98:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8018e9a:	bf00      	nop
 8018e9c:	3710      	adds	r7, #16
 8018e9e:	46bd      	mov	sp, r7
 8018ea0:	bd80      	pop	{r7, pc}
	...

08018ea4 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8018ea4:	b580      	push	{r7, lr}
 8018ea6:	b084      	sub	sp, #16
 8018ea8:	af00      	add	r7, sp, #0
 8018eaa:	6078      	str	r0, [r7, #4]
 8018eac:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018eae:	687b      	ldr	r3, [r7, #4]
 8018eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018eb2:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8018eb4:	68fb      	ldr	r3, [r7, #12]
 8018eb6:	2200      	movs	r2, #0
 8018eb8:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8018eba:	68fb      	ldr	r3, [r7, #12]
 8018ebc:	2200      	movs	r2, #0
 8018ebe:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8018ec0:	4b26      	ldr	r3, [pc, #152]	@ (8018f5c <dhcp_handle_ack+0xb8>)
 8018ec2:	78db      	ldrb	r3, [r3, #3]
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d003      	beq.n	8018ed0 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 8018ec8:	4b25      	ldr	r3, [pc, #148]	@ (8018f60 <dhcp_handle_ack+0xbc>)
 8018eca:	68da      	ldr	r2, [r3, #12]
 8018ecc:	68fb      	ldr	r3, [r7, #12]
 8018ece:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8018ed0:	4b22      	ldr	r3, [pc, #136]	@ (8018f5c <dhcp_handle_ack+0xb8>)
 8018ed2:	791b      	ldrb	r3, [r3, #4]
 8018ed4:	2b00      	cmp	r3, #0
 8018ed6:	d004      	beq.n	8018ee2 <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 8018ed8:	4b21      	ldr	r3, [pc, #132]	@ (8018f60 <dhcp_handle_ack+0xbc>)
 8018eda:	691a      	ldr	r2, [r3, #16]
 8018edc:	68fb      	ldr	r3, [r7, #12]
 8018ede:	62da      	str	r2, [r3, #44]	@ 0x2c
 8018ee0:	e004      	b.n	8018eec <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8018ee2:	68fb      	ldr	r3, [r7, #12]
 8018ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018ee6:	085a      	lsrs	r2, r3, #1
 8018ee8:	68fb      	ldr	r3, [r7, #12]
 8018eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8018eec:	4b1b      	ldr	r3, [pc, #108]	@ (8018f5c <dhcp_handle_ack+0xb8>)
 8018eee:	795b      	ldrb	r3, [r3, #5]
 8018ef0:	2b00      	cmp	r3, #0
 8018ef2:	d004      	beq.n	8018efe <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8018ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8018f60 <dhcp_handle_ack+0xbc>)
 8018ef6:	695a      	ldr	r2, [r3, #20]
 8018ef8:	68fb      	ldr	r3, [r7, #12]
 8018efa:	631a      	str	r2, [r3, #48]	@ 0x30
 8018efc:	e007      	b.n	8018f0e <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8018efe:	68fb      	ldr	r3, [r7, #12]
 8018f00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018f02:	4613      	mov	r3, r2
 8018f04:	00db      	lsls	r3, r3, #3
 8018f06:	1a9b      	subs	r3, r3, r2
 8018f08:	08da      	lsrs	r2, r3, #3
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8018f0e:	683b      	ldr	r3, [r7, #0]
 8018f10:	691a      	ldr	r2, [r3, #16]
 8018f12:	68fb      	ldr	r3, [r7, #12]
 8018f14:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8018f16:	4b11      	ldr	r3, [pc, #68]	@ (8018f5c <dhcp_handle_ack+0xb8>)
 8018f18:	799b      	ldrb	r3, [r3, #6]
 8018f1a:	2b00      	cmp	r3, #0
 8018f1c:	d00b      	beq.n	8018f36 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8018f1e:	4b10      	ldr	r3, [pc, #64]	@ (8018f60 <dhcp_handle_ack+0xbc>)
 8018f20:	699b      	ldr	r3, [r3, #24]
 8018f22:	4618      	mov	r0, r3
 8018f24:	f7f7 fdc7 	bl	8010ab6 <lwip_htonl>
 8018f28:	4602      	mov	r2, r0
 8018f2a:	68fb      	ldr	r3, [r7, #12]
 8018f2c:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8018f2e:	68fb      	ldr	r3, [r7, #12]
 8018f30:	2201      	movs	r2, #1
 8018f32:	71da      	strb	r2, [r3, #7]
 8018f34:	e002      	b.n	8018f3c <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 8018f36:	68fb      	ldr	r3, [r7, #12]
 8018f38:	2200      	movs	r2, #0
 8018f3a:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8018f3c:	4b07      	ldr	r3, [pc, #28]	@ (8018f5c <dhcp_handle_ack+0xb8>)
 8018f3e:	79db      	ldrb	r3, [r3, #7]
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d007      	beq.n	8018f54 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8018f44:	4b06      	ldr	r3, [pc, #24]	@ (8018f60 <dhcp_handle_ack+0xbc>)
 8018f46:	69db      	ldr	r3, [r3, #28]
 8018f48:	4618      	mov	r0, r3
 8018f4a:	f7f7 fdb4 	bl	8010ab6 <lwip_htonl>
 8018f4e:	4602      	mov	r2, r0
 8018f50:	68fb      	ldr	r3, [r7, #12]
 8018f52:	625a      	str	r2, [r3, #36]	@ 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8018f54:	bf00      	nop
 8018f56:	3710      	adds	r7, #16
 8018f58:	46bd      	mov	sp, r7
 8018f5a:	bd80      	pop	{r7, pc}
 8018f5c:	2400ccb4 	.word	0x2400ccb4
 8018f60:	2400cc94 	.word	0x2400cc94

08018f64 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8018f64:	b580      	push	{r7, lr}
 8018f66:	b084      	sub	sp, #16
 8018f68:	af00      	add	r7, sp, #0
 8018f6a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	d109      	bne.n	8018f86 <dhcp_start+0x22>
 8018f72:	4b37      	ldr	r3, [pc, #220]	@ (8019050 <dhcp_start+0xec>)
 8018f74:	f240 22e7 	movw	r2, #743	@ 0x2e7
 8018f78:	4936      	ldr	r1, [pc, #216]	@ (8019054 <dhcp_start+0xf0>)
 8018f7a:	4837      	ldr	r0, [pc, #220]	@ (8019058 <dhcp_start+0xf4>)
 8018f7c:	f004 fc3a 	bl	801d7f4 <iprintf>
 8018f80:	f06f 030f 	mvn.w	r3, #15
 8018f84:	e060      	b.n	8019048 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8018f8c:	f003 0301 	and.w	r3, r3, #1
 8018f90:	2b00      	cmp	r3, #0
 8018f92:	d109      	bne.n	8018fa8 <dhcp_start+0x44>
 8018f94:	4b2e      	ldr	r3, [pc, #184]	@ (8019050 <dhcp_start+0xec>)
 8018f96:	f44f 723a 	mov.w	r2, #744	@ 0x2e8
 8018f9a:	4930      	ldr	r1, [pc, #192]	@ (801905c <dhcp_start+0xf8>)
 8018f9c:	482e      	ldr	r0, [pc, #184]	@ (8019058 <dhcp_start+0xf4>)
 8018f9e:	f004 fc29 	bl	801d7f4 <iprintf>
 8018fa2:	f06f 030f 	mvn.w	r3, #15
 8018fa6:	e04f      	b.n	8019048 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018fac:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8018fae:	687b      	ldr	r3, [r7, #4]
 8018fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018fb2:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8018fb6:	d202      	bcs.n	8018fbe <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 8018fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8018fbc:	e044      	b.n	8019048 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 8018fbe:	68fb      	ldr	r3, [r7, #12]
 8018fc0:	2b00      	cmp	r3, #0
 8018fc2:	d10d      	bne.n	8018fe0 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8018fc4:	2034      	movs	r0, #52	@ 0x34
 8018fc6:	f7f8 f94d 	bl	8011264 <mem_malloc>
 8018fca:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 8018fcc:	68fb      	ldr	r3, [r7, #12]
 8018fce:	2b00      	cmp	r3, #0
 8018fd0:	d102      	bne.n	8018fd8 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 8018fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8018fd6:	e037      	b.n	8019048 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	68fa      	ldr	r2, [r7, #12]
 8018fdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8018fde:	e005      	b.n	8018fec <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 8018fe0:	68fb      	ldr	r3, [r7, #12]
 8018fe2:	791b      	ldrb	r3, [r3, #4]
 8018fe4:	2b00      	cmp	r3, #0
 8018fe6:	d001      	beq.n	8018fec <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8018fe8:	f7ff fc90 	bl	801890c <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8018fec:	2234      	movs	r2, #52	@ 0x34
 8018fee:	2100      	movs	r1, #0
 8018ff0:	68f8      	ldr	r0, [r7, #12]
 8018ff2:	f004 fd57 	bl	801daa4 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8018ff6:	f7ff fc37 	bl	8018868 <dhcp_inc_pcb_refcount>
 8018ffa:	4603      	mov	r3, r0
 8018ffc:	2b00      	cmp	r3, #0
 8018ffe:	d002      	beq.n	8019006 <dhcp_start+0xa2>
    return ERR_MEM;
 8019000:	f04f 33ff 	mov.w	r3, #4294967295
 8019004:	e020      	b.n	8019048 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 8019006:	68fb      	ldr	r3, [r7, #12]
 8019008:	2201      	movs	r2, #1
 801900a:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8019012:	f003 0304 	and.w	r3, r3, #4
 8019016:	2b00      	cmp	r3, #0
 8019018:	d105      	bne.n	8019026 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 801901a:	2102      	movs	r1, #2
 801901c:	68f8      	ldr	r0, [r7, #12]
 801901e:	f000 fcfb 	bl	8019a18 <dhcp_set_state>
    return ERR_OK;
 8019022:	2300      	movs	r3, #0
 8019024:	e010      	b.n	8019048 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 8019026:	6878      	ldr	r0, [r7, #4]
 8019028:	f000 f8f8 	bl	801921c <dhcp_discover>
 801902c:	4603      	mov	r3, r0
 801902e:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8019030:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8019034:	2b00      	cmp	r3, #0
 8019036:	d005      	beq.n	8019044 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8019038:	6878      	ldr	r0, [r7, #4]
 801903a:	f000 fc53 	bl	80198e4 <dhcp_release_and_stop>
    return ERR_MEM;
 801903e:	f04f 33ff 	mov.w	r3, #4294967295
 8019042:	e001      	b.n	8019048 <dhcp_start+0xe4>
  }
  return result;
 8019044:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019048:	4618      	mov	r0, r3
 801904a:	3710      	adds	r7, #16
 801904c:	46bd      	mov	sp, r7
 801904e:	bd80      	pop	{r7, pc}
 8019050:	08021ddc 	.word	0x08021ddc
 8019054:	08021ec0 	.word	0x08021ec0
 8019058:	08021e3c 	.word	0x08021e3c
 801905c:	08021f04 	.word	0x08021f04

08019060 <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 8019060:	b580      	push	{r7, lr}
 8019062:	b084      	sub	sp, #16
 8019064:	af00      	add	r7, sp, #0
 8019066:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801906c:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 801906e:	68fb      	ldr	r3, [r7, #12]
 8019070:	2b00      	cmp	r3, #0
 8019072:	d025      	beq.n	80190c0 <dhcp_network_changed+0x60>
    return;
  }
  switch (dhcp->state) {
 8019074:	68fb      	ldr	r3, [r7, #12]
 8019076:	795b      	ldrb	r3, [r3, #5]
 8019078:	2b0a      	cmp	r3, #10
 801907a:	d008      	beq.n	801908e <dhcp_network_changed+0x2e>
 801907c:	2b0a      	cmp	r3, #10
 801907e:	dc0d      	bgt.n	801909c <dhcp_network_changed+0x3c>
 8019080:	2b00      	cmp	r3, #0
 8019082:	d01f      	beq.n	80190c4 <dhcp_network_changed+0x64>
 8019084:	2b00      	cmp	r3, #0
 8019086:	db09      	blt.n	801909c <dhcp_network_changed+0x3c>
 8019088:	3b03      	subs	r3, #3
 801908a:	2b02      	cmp	r3, #2
 801908c:	d806      	bhi.n	801909c <dhcp_network_changed+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 801908e:	68fb      	ldr	r3, [r7, #12]
 8019090:	2200      	movs	r2, #0
 8019092:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 8019094:	6878      	ldr	r0, [r7, #4]
 8019096:	f000 fb71 	bl	801977c <dhcp_reboot>
      break;
 801909a:	e014      	b.n	80190c6 <dhcp_network_changed+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801909c:	68fb      	ldr	r3, [r7, #12]
 801909e:	795b      	ldrb	r3, [r3, #5]
 80190a0:	2b0c      	cmp	r3, #12
 80190a2:	d906      	bls.n	80190b2 <dhcp_network_changed+0x52>
 80190a4:	4b09      	ldr	r3, [pc, #36]	@ (80190cc <dhcp_network_changed+0x6c>)
 80190a6:	f240 326d 	movw	r2, #877	@ 0x36d
 80190aa:	4909      	ldr	r1, [pc, #36]	@ (80190d0 <dhcp_network_changed+0x70>)
 80190ac:	4809      	ldr	r0, [pc, #36]	@ (80190d4 <dhcp_network_changed+0x74>)
 80190ae:	f004 fba1 	bl	801d7f4 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 80190b2:	68fb      	ldr	r3, [r7, #12]
 80190b4:	2200      	movs	r2, #0
 80190b6:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 80190b8:	6878      	ldr	r0, [r7, #4]
 80190ba:	f000 f8af 	bl	801921c <dhcp_discover>
      break;
 80190be:	e002      	b.n	80190c6 <dhcp_network_changed+0x66>
    return;
 80190c0:	bf00      	nop
 80190c2:	e000      	b.n	80190c6 <dhcp_network_changed+0x66>
      break;
 80190c4:	bf00      	nop
  }
}
 80190c6:	3710      	adds	r7, #16
 80190c8:	46bd      	mov	sp, r7
 80190ca:	bd80      	pop	{r7, pc}
 80190cc:	08021ddc 	.word	0x08021ddc
 80190d0:	08021f28 	.word	0x08021f28
 80190d4:	08021e3c 	.word	0x08021e3c

080190d8 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 80190d8:	b580      	push	{r7, lr}
 80190da:	b084      	sub	sp, #16
 80190dc:	af00      	add	r7, sp, #0
 80190de:	6078      	str	r0, [r7, #4]
 80190e0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80190e2:	687b      	ldr	r3, [r7, #4]
 80190e4:	2b00      	cmp	r3, #0
 80190e6:	d107      	bne.n	80190f8 <dhcp_arp_reply+0x20>
 80190e8:	4b0e      	ldr	r3, [pc, #56]	@ (8019124 <dhcp_arp_reply+0x4c>)
 80190ea:	f240 328b 	movw	r2, #907	@ 0x38b
 80190ee:	490e      	ldr	r1, [pc, #56]	@ (8019128 <dhcp_arp_reply+0x50>)
 80190f0:	480e      	ldr	r0, [pc, #56]	@ (801912c <dhcp_arp_reply+0x54>)
 80190f2:	f004 fb7f 	bl	801d7f4 <iprintf>
 80190f6:	e012      	b.n	801911e <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80190fc:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 80190fe:	68fb      	ldr	r3, [r7, #12]
 8019100:	2b00      	cmp	r3, #0
 8019102:	d00c      	beq.n	801911e <dhcp_arp_reply+0x46>
 8019104:	68fb      	ldr	r3, [r7, #12]
 8019106:	795b      	ldrb	r3, [r3, #5]
 8019108:	2b08      	cmp	r3, #8
 801910a:	d108      	bne.n	801911e <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801910c:	683b      	ldr	r3, [r7, #0]
 801910e:	681a      	ldr	r2, [r3, #0]
 8019110:	68fb      	ldr	r3, [r7, #12]
 8019112:	69db      	ldr	r3, [r3, #28]
 8019114:	429a      	cmp	r2, r3
 8019116:	d102      	bne.n	801911e <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8019118:	6878      	ldr	r0, [r7, #4]
 801911a:	f000 f809 	bl	8019130 <dhcp_decline>
    }
  }
}
 801911e:	3710      	adds	r7, #16
 8019120:	46bd      	mov	sp, r7
 8019122:	bd80      	pop	{r7, pc}
 8019124:	08021ddc 	.word	0x08021ddc
 8019128:	08021ec0 	.word	0x08021ec0
 801912c:	08021e3c 	.word	0x08021e3c

08019130 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8019130:	b5b0      	push	{r4, r5, r7, lr}
 8019132:	b08a      	sub	sp, #40	@ 0x28
 8019134:	af02      	add	r7, sp, #8
 8019136:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801913c:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801913e:	210c      	movs	r1, #12
 8019140:	69b8      	ldr	r0, [r7, #24]
 8019142:	f000 fc69 	bl	8019a18 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8019146:	f107 030c 	add.w	r3, r7, #12
 801914a:	2204      	movs	r2, #4
 801914c:	69b9      	ldr	r1, [r7, #24]
 801914e:	6878      	ldr	r0, [r7, #4]
 8019150:	f001 f8ee 	bl	801a330 <dhcp_create_msg>
 8019154:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8019156:	697b      	ldr	r3, [r7, #20]
 8019158:	2b00      	cmp	r3, #0
 801915a:	d035      	beq.n	80191c8 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801915c:	697b      	ldr	r3, [r7, #20]
 801915e:	685b      	ldr	r3, [r3, #4]
 8019160:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8019162:	89b8      	ldrh	r0, [r7, #12]
 8019164:	693b      	ldr	r3, [r7, #16]
 8019166:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801916a:	2304      	movs	r3, #4
 801916c:	2232      	movs	r2, #50	@ 0x32
 801916e:	f000 fc6d 	bl	8019a4c <dhcp_option>
 8019172:	4603      	mov	r3, r0
 8019174:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8019176:	89bc      	ldrh	r4, [r7, #12]
 8019178:	693b      	ldr	r3, [r7, #16]
 801917a:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 801917e:	69bb      	ldr	r3, [r7, #24]
 8019180:	69db      	ldr	r3, [r3, #28]
 8019182:	4618      	mov	r0, r3
 8019184:	f7f7 fc97 	bl	8010ab6 <lwip_htonl>
 8019188:	4603      	mov	r3, r0
 801918a:	461a      	mov	r2, r3
 801918c:	4629      	mov	r1, r5
 801918e:	4620      	mov	r0, r4
 8019190:	f000 fce8 	bl	8019b64 <dhcp_option_long>
 8019194:	4603      	mov	r3, r0
 8019196:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8019198:	89b8      	ldrh	r0, [r7, #12]
 801919a:	693b      	ldr	r3, [r7, #16]
 801919c:	33f0      	adds	r3, #240	@ 0xf0
 801919e:	697a      	ldr	r2, [r7, #20]
 80191a0:	4619      	mov	r1, r3
 80191a2:	f001 f99b 	bl	801a4dc <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80191a6:	4b19      	ldr	r3, [pc, #100]	@ (801920c <dhcp_decline+0xdc>)
 80191a8:	6818      	ldr	r0, [r3, #0]
 80191aa:	4b19      	ldr	r3, [pc, #100]	@ (8019210 <dhcp_decline+0xe0>)
 80191ac:	9301      	str	r3, [sp, #4]
 80191ae:	687b      	ldr	r3, [r7, #4]
 80191b0:	9300      	str	r3, [sp, #0]
 80191b2:	2343      	movs	r3, #67	@ 0x43
 80191b4:	4a17      	ldr	r2, [pc, #92]	@ (8019214 <dhcp_decline+0xe4>)
 80191b6:	6979      	ldr	r1, [r7, #20]
 80191b8:	f7ff f8d0 	bl	801835c <udp_sendto_if_src>
 80191bc:	4603      	mov	r3, r0
 80191be:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80191c0:	6978      	ldr	r0, [r7, #20]
 80191c2:	f7f9 f919 	bl	80123f8 <pbuf_free>
 80191c6:	e001      	b.n	80191cc <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80191c8:	23ff      	movs	r3, #255	@ 0xff
 80191ca:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80191cc:	69bb      	ldr	r3, [r7, #24]
 80191ce:	799b      	ldrb	r3, [r3, #6]
 80191d0:	2bff      	cmp	r3, #255	@ 0xff
 80191d2:	d005      	beq.n	80191e0 <dhcp_decline+0xb0>
    dhcp->tries++;
 80191d4:	69bb      	ldr	r3, [r7, #24]
 80191d6:	799b      	ldrb	r3, [r3, #6]
 80191d8:	3301      	adds	r3, #1
 80191da:	b2da      	uxtb	r2, r3
 80191dc:	69bb      	ldr	r3, [r7, #24]
 80191de:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 80191e0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80191e4:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80191e6:	89fb      	ldrh	r3, [r7, #14]
 80191e8:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 80191ec:	4a0a      	ldr	r2, [pc, #40]	@ (8019218 <dhcp_decline+0xe8>)
 80191ee:	fb82 1203 	smull	r1, r2, r2, r3
 80191f2:	1152      	asrs	r2, r2, #5
 80191f4:	17db      	asrs	r3, r3, #31
 80191f6:	1ad3      	subs	r3, r2, r3
 80191f8:	b29a      	uxth	r2, r3
 80191fa:	69bb      	ldr	r3, [r7, #24]
 80191fc:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80191fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019202:	4618      	mov	r0, r3
 8019204:	3720      	adds	r7, #32
 8019206:	46bd      	mov	sp, r7
 8019208:	bdb0      	pop	{r4, r5, r7, pc}
 801920a:	bf00      	nop
 801920c:	2400ccbc 	.word	0x2400ccbc
 8019210:	08022a30 	.word	0x08022a30
 8019214:	08022a34 	.word	0x08022a34
 8019218:	10624dd3 	.word	0x10624dd3

0801921c <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 801921c:	b580      	push	{r7, lr}
 801921e:	b08a      	sub	sp, #40	@ 0x28
 8019220:	af02      	add	r7, sp, #8
 8019222:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019224:	687b      	ldr	r3, [r7, #4]
 8019226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019228:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 801922a:	2300      	movs	r3, #0
 801922c:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801922e:	69bb      	ldr	r3, [r7, #24]
 8019230:	2200      	movs	r2, #0
 8019232:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8019234:	2106      	movs	r1, #6
 8019236:	69b8      	ldr	r0, [r7, #24]
 8019238:	f000 fbee 	bl	8019a18 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801923c:	f107 0308 	add.w	r3, r7, #8
 8019240:	2201      	movs	r2, #1
 8019242:	69b9      	ldr	r1, [r7, #24]
 8019244:	6878      	ldr	r0, [r7, #4]
 8019246:	f001 f873 	bl	801a330 <dhcp_create_msg>
 801924a:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 801924c:	693b      	ldr	r3, [r7, #16]
 801924e:	2b00      	cmp	r3, #0
 8019250:	d04b      	beq.n	80192ea <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019252:	693b      	ldr	r3, [r7, #16]
 8019254:	685b      	ldr	r3, [r3, #4]
 8019256:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8019258:	8938      	ldrh	r0, [r7, #8]
 801925a:	68fb      	ldr	r3, [r7, #12]
 801925c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019260:	2302      	movs	r3, #2
 8019262:	2239      	movs	r2, #57	@ 0x39
 8019264:	f000 fbf2 	bl	8019a4c <dhcp_option>
 8019268:	4603      	mov	r3, r0
 801926a:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801926c:	8938      	ldrh	r0, [r7, #8]
 801926e:	68fb      	ldr	r3, [r7, #12]
 8019270:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019274:	687b      	ldr	r3, [r7, #4]
 8019276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019278:	461a      	mov	r2, r3
 801927a:	f000 fc41 	bl	8019b00 <dhcp_option_short>
 801927e:	4603      	mov	r3, r0
 8019280:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8019282:	8938      	ldrh	r0, [r7, #8]
 8019284:	68fb      	ldr	r3, [r7, #12]
 8019286:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801928a:	2303      	movs	r3, #3
 801928c:	2237      	movs	r2, #55	@ 0x37
 801928e:	f000 fbdd 	bl	8019a4c <dhcp_option>
 8019292:	4603      	mov	r3, r0
 8019294:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019296:	2300      	movs	r3, #0
 8019298:	77fb      	strb	r3, [r7, #31]
 801929a:	e00e      	b.n	80192ba <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801929c:	8938      	ldrh	r0, [r7, #8]
 801929e:	68fb      	ldr	r3, [r7, #12]
 80192a0:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80192a4:	7ffb      	ldrb	r3, [r7, #31]
 80192a6:	4a29      	ldr	r2, [pc, #164]	@ (801934c <dhcp_discover+0x130>)
 80192a8:	5cd3      	ldrb	r3, [r2, r3]
 80192aa:	461a      	mov	r2, r3
 80192ac:	f000 fc02 	bl	8019ab4 <dhcp_option_byte>
 80192b0:	4603      	mov	r3, r0
 80192b2:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80192b4:	7ffb      	ldrb	r3, [r7, #31]
 80192b6:	3301      	adds	r3, #1
 80192b8:	77fb      	strb	r3, [r7, #31]
 80192ba:	7ffb      	ldrb	r3, [r7, #31]
 80192bc:	2b02      	cmp	r3, #2
 80192be:	d9ed      	bls.n	801929c <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80192c0:	8938      	ldrh	r0, [r7, #8]
 80192c2:	68fb      	ldr	r3, [r7, #12]
 80192c4:	33f0      	adds	r3, #240	@ 0xf0
 80192c6:	693a      	ldr	r2, [r7, #16]
 80192c8:	4619      	mov	r1, r3
 80192ca:	f001 f907 	bl	801a4dc <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80192ce:	4b20      	ldr	r3, [pc, #128]	@ (8019350 <dhcp_discover+0x134>)
 80192d0:	6818      	ldr	r0, [r3, #0]
 80192d2:	4b20      	ldr	r3, [pc, #128]	@ (8019354 <dhcp_discover+0x138>)
 80192d4:	9301      	str	r3, [sp, #4]
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	9300      	str	r3, [sp, #0]
 80192da:	2343      	movs	r3, #67	@ 0x43
 80192dc:	4a1e      	ldr	r2, [pc, #120]	@ (8019358 <dhcp_discover+0x13c>)
 80192de:	6939      	ldr	r1, [r7, #16]
 80192e0:	f7ff f83c 	bl	801835c <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 80192e4:	6938      	ldr	r0, [r7, #16]
 80192e6:	f7f9 f887 	bl	80123f8 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 80192ea:	69bb      	ldr	r3, [r7, #24]
 80192ec:	799b      	ldrb	r3, [r3, #6]
 80192ee:	2bff      	cmp	r3, #255	@ 0xff
 80192f0:	d005      	beq.n	80192fe <dhcp_discover+0xe2>
    dhcp->tries++;
 80192f2:	69bb      	ldr	r3, [r7, #24]
 80192f4:	799b      	ldrb	r3, [r3, #6]
 80192f6:	3301      	adds	r3, #1
 80192f8:	b2da      	uxtb	r2, r3
 80192fa:	69bb      	ldr	r3, [r7, #24]
 80192fc:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 80192fe:	69bb      	ldr	r3, [r7, #24]
 8019300:	799b      	ldrb	r3, [r3, #6]
 8019302:	2b05      	cmp	r3, #5
 8019304:	d80d      	bhi.n	8019322 <dhcp_discover+0x106>
 8019306:	69bb      	ldr	r3, [r7, #24]
 8019308:	799b      	ldrb	r3, [r3, #6]
 801930a:	461a      	mov	r2, r3
 801930c:	2301      	movs	r3, #1
 801930e:	4093      	lsls	r3, r2
 8019310:	b29b      	uxth	r3, r3
 8019312:	461a      	mov	r2, r3
 8019314:	0152      	lsls	r2, r2, #5
 8019316:	1ad2      	subs	r2, r2, r3
 8019318:	0092      	lsls	r2, r2, #2
 801931a:	4413      	add	r3, r2
 801931c:	00db      	lsls	r3, r3, #3
 801931e:	b29b      	uxth	r3, r3
 8019320:	e001      	b.n	8019326 <dhcp_discover+0x10a>
 8019322:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8019326:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8019328:	897b      	ldrh	r3, [r7, #10]
 801932a:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 801932e:	4a0b      	ldr	r2, [pc, #44]	@ (801935c <dhcp_discover+0x140>)
 8019330:	fb82 1203 	smull	r1, r2, r2, r3
 8019334:	1152      	asrs	r2, r2, #5
 8019336:	17db      	asrs	r3, r3, #31
 8019338:	1ad3      	subs	r3, r2, r3
 801933a:	b29a      	uxth	r2, r3
 801933c:	69bb      	ldr	r3, [r7, #24]
 801933e:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8019340:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019344:	4618      	mov	r0, r3
 8019346:	3720      	adds	r7, #32
 8019348:	46bd      	mov	sp, r7
 801934a:	bd80      	pop	{r7, pc}
 801934c:	24000034 	.word	0x24000034
 8019350:	2400ccbc 	.word	0x2400ccbc
 8019354:	08022a30 	.word	0x08022a30
 8019358:	08022a34 	.word	0x08022a34
 801935c:	10624dd3 	.word	0x10624dd3

08019360 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 8019360:	b580      	push	{r7, lr}
 8019362:	b088      	sub	sp, #32
 8019364:	af00      	add	r7, sp, #0
 8019366:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8019368:	687b      	ldr	r3, [r7, #4]
 801936a:	2b00      	cmp	r3, #0
 801936c:	d107      	bne.n	801937e <dhcp_bind+0x1e>
 801936e:	4b64      	ldr	r3, [pc, #400]	@ (8019500 <dhcp_bind+0x1a0>)
 8019370:	f240 4215 	movw	r2, #1045	@ 0x415
 8019374:	4963      	ldr	r1, [pc, #396]	@ (8019504 <dhcp_bind+0x1a4>)
 8019376:	4864      	ldr	r0, [pc, #400]	@ (8019508 <dhcp_bind+0x1a8>)
 8019378:	f004 fa3c 	bl	801d7f4 <iprintf>
 801937c:	e0bc      	b.n	80194f8 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 801937e:	687b      	ldr	r3, [r7, #4]
 8019380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019382:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8019384:	69bb      	ldr	r3, [r7, #24]
 8019386:	2b00      	cmp	r3, #0
 8019388:	d107      	bne.n	801939a <dhcp_bind+0x3a>
 801938a:	4b5d      	ldr	r3, [pc, #372]	@ (8019500 <dhcp_bind+0x1a0>)
 801938c:	f240 4217 	movw	r2, #1047	@ 0x417
 8019390:	495e      	ldr	r1, [pc, #376]	@ (801950c <dhcp_bind+0x1ac>)
 8019392:	485d      	ldr	r0, [pc, #372]	@ (8019508 <dhcp_bind+0x1a8>)
 8019394:	f004 fa2e 	bl	801d7f4 <iprintf>
 8019398:	e0ae      	b.n	80194f8 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 801939a:	69bb      	ldr	r3, [r7, #24]
 801939c:	2200      	movs	r2, #0
 801939e:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 80193a0:	69bb      	ldr	r3, [r7, #24]
 80193a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80193a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80193a8:	d019      	beq.n	80193de <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80193aa:	69bb      	ldr	r3, [r7, #24]
 80193ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80193ae:	331e      	adds	r3, #30
 80193b0:	4a57      	ldr	r2, [pc, #348]	@ (8019510 <dhcp_bind+0x1b0>)
 80193b2:	fba2 2303 	umull	r2, r3, r2, r3
 80193b6:	095b      	lsrs	r3, r3, #5
 80193b8:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80193ba:	69fb      	ldr	r3, [r7, #28]
 80193bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80193c0:	d302      	bcc.n	80193c8 <dhcp_bind+0x68>
      timeout = 0xffff;
 80193c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80193c6:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 80193c8:	69fb      	ldr	r3, [r7, #28]
 80193ca:	b29a      	uxth	r2, r3
 80193cc:	69bb      	ldr	r3, [r7, #24]
 80193ce:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 80193d0:	69bb      	ldr	r3, [r7, #24]
 80193d2:	8a9b      	ldrh	r3, [r3, #20]
 80193d4:	2b00      	cmp	r3, #0
 80193d6:	d102      	bne.n	80193de <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 80193d8:	69bb      	ldr	r3, [r7, #24]
 80193da:	2201      	movs	r2, #1
 80193dc:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 80193de:	69bb      	ldr	r3, [r7, #24]
 80193e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80193e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80193e6:	d01d      	beq.n	8019424 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80193e8:	69bb      	ldr	r3, [r7, #24]
 80193ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80193ec:	331e      	adds	r3, #30
 80193ee:	4a48      	ldr	r2, [pc, #288]	@ (8019510 <dhcp_bind+0x1b0>)
 80193f0:	fba2 2303 	umull	r2, r3, r2, r3
 80193f4:	095b      	lsrs	r3, r3, #5
 80193f6:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80193f8:	69fb      	ldr	r3, [r7, #28]
 80193fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80193fe:	d302      	bcc.n	8019406 <dhcp_bind+0xa6>
      timeout = 0xffff;
 8019400:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019404:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 8019406:	69fb      	ldr	r3, [r7, #28]
 8019408:	b29a      	uxth	r2, r3
 801940a:	69bb      	ldr	r3, [r7, #24]
 801940c:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 801940e:	69bb      	ldr	r3, [r7, #24]
 8019410:	895b      	ldrh	r3, [r3, #10]
 8019412:	2b00      	cmp	r3, #0
 8019414:	d102      	bne.n	801941c <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 8019416:	69bb      	ldr	r3, [r7, #24]
 8019418:	2201      	movs	r2, #1
 801941a:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801941c:	69bb      	ldr	r3, [r7, #24]
 801941e:	895a      	ldrh	r2, [r3, #10]
 8019420:	69bb      	ldr	r3, [r7, #24]
 8019422:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8019424:	69bb      	ldr	r3, [r7, #24]
 8019426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019428:	f1b3 3fff 	cmp.w	r3, #4294967295
 801942c:	d01d      	beq.n	801946a <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801942e:	69bb      	ldr	r3, [r7, #24]
 8019430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019432:	331e      	adds	r3, #30
 8019434:	4a36      	ldr	r2, [pc, #216]	@ (8019510 <dhcp_bind+0x1b0>)
 8019436:	fba2 2303 	umull	r2, r3, r2, r3
 801943a:	095b      	lsrs	r3, r3, #5
 801943c:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801943e:	69fb      	ldr	r3, [r7, #28]
 8019440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019444:	d302      	bcc.n	801944c <dhcp_bind+0xec>
      timeout = 0xffff;
 8019446:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801944a:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 801944c:	69fb      	ldr	r3, [r7, #28]
 801944e:	b29a      	uxth	r2, r3
 8019450:	69bb      	ldr	r3, [r7, #24]
 8019452:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 8019454:	69bb      	ldr	r3, [r7, #24]
 8019456:	899b      	ldrh	r3, [r3, #12]
 8019458:	2b00      	cmp	r3, #0
 801945a:	d102      	bne.n	8019462 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 801945c:	69bb      	ldr	r3, [r7, #24]
 801945e:	2201      	movs	r2, #1
 8019460:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8019462:	69bb      	ldr	r3, [r7, #24]
 8019464:	899a      	ldrh	r2, [r3, #12]
 8019466:	69bb      	ldr	r3, [r7, #24]
 8019468:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801946a:	69bb      	ldr	r3, [r7, #24]
 801946c:	895a      	ldrh	r2, [r3, #10]
 801946e:	69bb      	ldr	r3, [r7, #24]
 8019470:	899b      	ldrh	r3, [r3, #12]
 8019472:	429a      	cmp	r2, r3
 8019474:	d306      	bcc.n	8019484 <dhcp_bind+0x124>
 8019476:	69bb      	ldr	r3, [r7, #24]
 8019478:	899b      	ldrh	r3, [r3, #12]
 801947a:	2b00      	cmp	r3, #0
 801947c:	d002      	beq.n	8019484 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 801947e:	69bb      	ldr	r3, [r7, #24]
 8019480:	2200      	movs	r2, #0
 8019482:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 8019484:	69bb      	ldr	r3, [r7, #24]
 8019486:	79db      	ldrb	r3, [r3, #7]
 8019488:	2b00      	cmp	r3, #0
 801948a:	d003      	beq.n	8019494 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801948c:	69bb      	ldr	r3, [r7, #24]
 801948e:	6a1b      	ldr	r3, [r3, #32]
 8019490:	613b      	str	r3, [r7, #16]
 8019492:	e014      	b.n	80194be <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8019494:	69bb      	ldr	r3, [r7, #24]
 8019496:	331c      	adds	r3, #28
 8019498:	781b      	ldrb	r3, [r3, #0]
 801949a:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 801949c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80194a0:	2b00      	cmp	r3, #0
 80194a2:	db02      	blt.n	80194aa <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 80194a4:	23ff      	movs	r3, #255	@ 0xff
 80194a6:	613b      	str	r3, [r7, #16]
 80194a8:	e009      	b.n	80194be <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 80194aa:	7dfb      	ldrb	r3, [r7, #23]
 80194ac:	2bbf      	cmp	r3, #191	@ 0xbf
 80194ae:	d903      	bls.n	80194b8 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 80194b0:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 80194b4:	613b      	str	r3, [r7, #16]
 80194b6:	e002      	b.n	80194be <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 80194b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80194bc:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 80194be:	69bb      	ldr	r3, [r7, #24]
 80194c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80194c2:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 80194c4:	68fb      	ldr	r3, [r7, #12]
 80194c6:	2b00      	cmp	r3, #0
 80194c8:	d108      	bne.n	80194dc <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 80194ca:	69bb      	ldr	r3, [r7, #24]
 80194cc:	69da      	ldr	r2, [r3, #28]
 80194ce:	693b      	ldr	r3, [r7, #16]
 80194d0:	4013      	ands	r3, r2
 80194d2:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 80194d4:	68fb      	ldr	r3, [r7, #12]
 80194d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80194da:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 80194dc:	210a      	movs	r1, #10
 80194de:	69b8      	ldr	r0, [r7, #24]
 80194e0:	f000 fa9a 	bl	8019a18 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 80194e4:	69bb      	ldr	r3, [r7, #24]
 80194e6:	f103 011c 	add.w	r1, r3, #28
 80194ea:	f107 030c 	add.w	r3, r7, #12
 80194ee:	f107 0210 	add.w	r2, r7, #16
 80194f2:	6878      	ldr	r0, [r7, #4]
 80194f4:	f7f8 fa72 	bl	80119dc <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 80194f8:	3720      	adds	r7, #32
 80194fa:	46bd      	mov	sp, r7
 80194fc:	bd80      	pop	{r7, pc}
 80194fe:	bf00      	nop
 8019500:	08021ddc 	.word	0x08021ddc
 8019504:	08021f3c 	.word	0x08021f3c
 8019508:	08021e3c 	.word	0x08021e3c
 801950c:	08021f58 	.word	0x08021f58
 8019510:	88888889 	.word	0x88888889

08019514 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 8019514:	b580      	push	{r7, lr}
 8019516:	b08a      	sub	sp, #40	@ 0x28
 8019518:	af02      	add	r7, sp, #8
 801951a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801951c:	687b      	ldr	r3, [r7, #4]
 801951e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019520:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 8019522:	2105      	movs	r1, #5
 8019524:	69b8      	ldr	r0, [r7, #24]
 8019526:	f000 fa77 	bl	8019a18 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801952a:	f107 030c 	add.w	r3, r7, #12
 801952e:	2203      	movs	r2, #3
 8019530:	69b9      	ldr	r1, [r7, #24]
 8019532:	6878      	ldr	r0, [r7, #4]
 8019534:	f000 fefc 	bl	801a330 <dhcp_create_msg>
 8019538:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801953a:	697b      	ldr	r3, [r7, #20]
 801953c:	2b00      	cmp	r3, #0
 801953e:	d04e      	beq.n	80195de <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019540:	697b      	ldr	r3, [r7, #20]
 8019542:	685b      	ldr	r3, [r3, #4]
 8019544:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8019546:	89b8      	ldrh	r0, [r7, #12]
 8019548:	693b      	ldr	r3, [r7, #16]
 801954a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801954e:	2302      	movs	r3, #2
 8019550:	2239      	movs	r2, #57	@ 0x39
 8019552:	f000 fa7b 	bl	8019a4c <dhcp_option>
 8019556:	4603      	mov	r3, r0
 8019558:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801955a:	89b8      	ldrh	r0, [r7, #12]
 801955c:	693b      	ldr	r3, [r7, #16]
 801955e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019562:	687b      	ldr	r3, [r7, #4]
 8019564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019566:	461a      	mov	r2, r3
 8019568:	f000 faca 	bl	8019b00 <dhcp_option_short>
 801956c:	4603      	mov	r3, r0
 801956e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8019570:	89b8      	ldrh	r0, [r7, #12]
 8019572:	693b      	ldr	r3, [r7, #16]
 8019574:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019578:	2303      	movs	r3, #3
 801957a:	2237      	movs	r2, #55	@ 0x37
 801957c:	f000 fa66 	bl	8019a4c <dhcp_option>
 8019580:	4603      	mov	r3, r0
 8019582:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019584:	2300      	movs	r3, #0
 8019586:	77bb      	strb	r3, [r7, #30]
 8019588:	e00e      	b.n	80195a8 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801958a:	89b8      	ldrh	r0, [r7, #12]
 801958c:	693b      	ldr	r3, [r7, #16]
 801958e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019592:	7fbb      	ldrb	r3, [r7, #30]
 8019594:	4a29      	ldr	r2, [pc, #164]	@ (801963c <dhcp_renew+0x128>)
 8019596:	5cd3      	ldrb	r3, [r2, r3]
 8019598:	461a      	mov	r2, r3
 801959a:	f000 fa8b 	bl	8019ab4 <dhcp_option_byte>
 801959e:	4603      	mov	r3, r0
 80195a0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80195a2:	7fbb      	ldrb	r3, [r7, #30]
 80195a4:	3301      	adds	r3, #1
 80195a6:	77bb      	strb	r3, [r7, #30]
 80195a8:	7fbb      	ldrb	r3, [r7, #30]
 80195aa:	2b02      	cmp	r3, #2
 80195ac:	d9ed      	bls.n	801958a <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80195ae:	89b8      	ldrh	r0, [r7, #12]
 80195b0:	693b      	ldr	r3, [r7, #16]
 80195b2:	33f0      	adds	r3, #240	@ 0xf0
 80195b4:	697a      	ldr	r2, [r7, #20]
 80195b6:	4619      	mov	r1, r3
 80195b8:	f000 ff90 	bl	801a4dc <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80195bc:	4b20      	ldr	r3, [pc, #128]	@ (8019640 <dhcp_renew+0x12c>)
 80195be:	6818      	ldr	r0, [r3, #0]
 80195c0:	69bb      	ldr	r3, [r7, #24]
 80195c2:	f103 0218 	add.w	r2, r3, #24
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	9300      	str	r3, [sp, #0]
 80195ca:	2343      	movs	r3, #67	@ 0x43
 80195cc:	6979      	ldr	r1, [r7, #20]
 80195ce:	f7fe fe51 	bl	8018274 <udp_sendto_if>
 80195d2:	4603      	mov	r3, r0
 80195d4:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80195d6:	6978      	ldr	r0, [r7, #20]
 80195d8:	f7f8 ff0e 	bl	80123f8 <pbuf_free>
 80195dc:	e001      	b.n	80195e2 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80195de:	23ff      	movs	r3, #255	@ 0xff
 80195e0:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80195e2:	69bb      	ldr	r3, [r7, #24]
 80195e4:	799b      	ldrb	r3, [r3, #6]
 80195e6:	2bff      	cmp	r3, #255	@ 0xff
 80195e8:	d005      	beq.n	80195f6 <dhcp_renew+0xe2>
    dhcp->tries++;
 80195ea:	69bb      	ldr	r3, [r7, #24]
 80195ec:	799b      	ldrb	r3, [r3, #6]
 80195ee:	3301      	adds	r3, #1
 80195f0:	b2da      	uxtb	r2, r3
 80195f2:	69bb      	ldr	r3, [r7, #24]
 80195f4:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 80195f6:	69bb      	ldr	r3, [r7, #24]
 80195f8:	799b      	ldrb	r3, [r3, #6]
 80195fa:	2b09      	cmp	r3, #9
 80195fc:	d809      	bhi.n	8019612 <dhcp_renew+0xfe>
 80195fe:	69bb      	ldr	r3, [r7, #24]
 8019600:	799b      	ldrb	r3, [r3, #6]
 8019602:	461a      	mov	r2, r3
 8019604:	0152      	lsls	r2, r2, #5
 8019606:	1ad2      	subs	r2, r2, r3
 8019608:	0092      	lsls	r2, r2, #2
 801960a:	4413      	add	r3, r2
 801960c:	011b      	lsls	r3, r3, #4
 801960e:	b29b      	uxth	r3, r3
 8019610:	e001      	b.n	8019616 <dhcp_renew+0x102>
 8019612:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8019616:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8019618:	89fb      	ldrh	r3, [r7, #14]
 801961a:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 801961e:	4a09      	ldr	r2, [pc, #36]	@ (8019644 <dhcp_renew+0x130>)
 8019620:	fb82 1203 	smull	r1, r2, r2, r3
 8019624:	1152      	asrs	r2, r2, #5
 8019626:	17db      	asrs	r3, r3, #31
 8019628:	1ad3      	subs	r3, r2, r3
 801962a:	b29a      	uxth	r2, r3
 801962c:	69bb      	ldr	r3, [r7, #24]
 801962e:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8019630:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019634:	4618      	mov	r0, r3
 8019636:	3720      	adds	r7, #32
 8019638:	46bd      	mov	sp, r7
 801963a:	bd80      	pop	{r7, pc}
 801963c:	24000034 	.word	0x24000034
 8019640:	2400ccbc 	.word	0x2400ccbc
 8019644:	10624dd3 	.word	0x10624dd3

08019648 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8019648:	b580      	push	{r7, lr}
 801964a:	b08a      	sub	sp, #40	@ 0x28
 801964c:	af02      	add	r7, sp, #8
 801964e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019650:	687b      	ldr	r3, [r7, #4]
 8019652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019654:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 8019656:	2104      	movs	r1, #4
 8019658:	69b8      	ldr	r0, [r7, #24]
 801965a:	f000 f9dd 	bl	8019a18 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801965e:	f107 030c 	add.w	r3, r7, #12
 8019662:	2203      	movs	r2, #3
 8019664:	69b9      	ldr	r1, [r7, #24]
 8019666:	6878      	ldr	r0, [r7, #4]
 8019668:	f000 fe62 	bl	801a330 <dhcp_create_msg>
 801966c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801966e:	697b      	ldr	r3, [r7, #20]
 8019670:	2b00      	cmp	r3, #0
 8019672:	d04c      	beq.n	801970e <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019674:	697b      	ldr	r3, [r7, #20]
 8019676:	685b      	ldr	r3, [r3, #4]
 8019678:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801967a:	89b8      	ldrh	r0, [r7, #12]
 801967c:	693b      	ldr	r3, [r7, #16]
 801967e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019682:	2302      	movs	r3, #2
 8019684:	2239      	movs	r2, #57	@ 0x39
 8019686:	f000 f9e1 	bl	8019a4c <dhcp_option>
 801968a:	4603      	mov	r3, r0
 801968c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801968e:	89b8      	ldrh	r0, [r7, #12]
 8019690:	693b      	ldr	r3, [r7, #16]
 8019692:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019696:	687b      	ldr	r3, [r7, #4]
 8019698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801969a:	461a      	mov	r2, r3
 801969c:	f000 fa30 	bl	8019b00 <dhcp_option_short>
 80196a0:	4603      	mov	r3, r0
 80196a2:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80196a4:	89b8      	ldrh	r0, [r7, #12]
 80196a6:	693b      	ldr	r3, [r7, #16]
 80196a8:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80196ac:	2303      	movs	r3, #3
 80196ae:	2237      	movs	r2, #55	@ 0x37
 80196b0:	f000 f9cc 	bl	8019a4c <dhcp_option>
 80196b4:	4603      	mov	r3, r0
 80196b6:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80196b8:	2300      	movs	r3, #0
 80196ba:	77bb      	strb	r3, [r7, #30]
 80196bc:	e00e      	b.n	80196dc <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80196be:	89b8      	ldrh	r0, [r7, #12]
 80196c0:	693b      	ldr	r3, [r7, #16]
 80196c2:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80196c6:	7fbb      	ldrb	r3, [r7, #30]
 80196c8:	4a28      	ldr	r2, [pc, #160]	@ (801976c <dhcp_rebind+0x124>)
 80196ca:	5cd3      	ldrb	r3, [r2, r3]
 80196cc:	461a      	mov	r2, r3
 80196ce:	f000 f9f1 	bl	8019ab4 <dhcp_option_byte>
 80196d2:	4603      	mov	r3, r0
 80196d4:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80196d6:	7fbb      	ldrb	r3, [r7, #30]
 80196d8:	3301      	adds	r3, #1
 80196da:	77bb      	strb	r3, [r7, #30]
 80196dc:	7fbb      	ldrb	r3, [r7, #30]
 80196de:	2b02      	cmp	r3, #2
 80196e0:	d9ed      	bls.n	80196be <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80196e2:	89b8      	ldrh	r0, [r7, #12]
 80196e4:	693b      	ldr	r3, [r7, #16]
 80196e6:	33f0      	adds	r3, #240	@ 0xf0
 80196e8:	697a      	ldr	r2, [r7, #20]
 80196ea:	4619      	mov	r1, r3
 80196ec:	f000 fef6 	bl	801a4dc <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80196f0:	4b1f      	ldr	r3, [pc, #124]	@ (8019770 <dhcp_rebind+0x128>)
 80196f2:	6818      	ldr	r0, [r3, #0]
 80196f4:	687b      	ldr	r3, [r7, #4]
 80196f6:	9300      	str	r3, [sp, #0]
 80196f8:	2343      	movs	r3, #67	@ 0x43
 80196fa:	4a1e      	ldr	r2, [pc, #120]	@ (8019774 <dhcp_rebind+0x12c>)
 80196fc:	6979      	ldr	r1, [r7, #20]
 80196fe:	f7fe fdb9 	bl	8018274 <udp_sendto_if>
 8019702:	4603      	mov	r3, r0
 8019704:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8019706:	6978      	ldr	r0, [r7, #20]
 8019708:	f7f8 fe76 	bl	80123f8 <pbuf_free>
 801970c:	e001      	b.n	8019712 <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801970e:	23ff      	movs	r3, #255	@ 0xff
 8019710:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8019712:	69bb      	ldr	r3, [r7, #24]
 8019714:	799b      	ldrb	r3, [r3, #6]
 8019716:	2bff      	cmp	r3, #255	@ 0xff
 8019718:	d005      	beq.n	8019726 <dhcp_rebind+0xde>
    dhcp->tries++;
 801971a:	69bb      	ldr	r3, [r7, #24]
 801971c:	799b      	ldrb	r3, [r3, #6]
 801971e:	3301      	adds	r3, #1
 8019720:	b2da      	uxtb	r2, r3
 8019722:	69bb      	ldr	r3, [r7, #24]
 8019724:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8019726:	69bb      	ldr	r3, [r7, #24]
 8019728:	799b      	ldrb	r3, [r3, #6]
 801972a:	2b09      	cmp	r3, #9
 801972c:	d809      	bhi.n	8019742 <dhcp_rebind+0xfa>
 801972e:	69bb      	ldr	r3, [r7, #24]
 8019730:	799b      	ldrb	r3, [r3, #6]
 8019732:	461a      	mov	r2, r3
 8019734:	0152      	lsls	r2, r2, #5
 8019736:	1ad2      	subs	r2, r2, r3
 8019738:	0092      	lsls	r2, r2, #2
 801973a:	4413      	add	r3, r2
 801973c:	00db      	lsls	r3, r3, #3
 801973e:	b29b      	uxth	r3, r3
 8019740:	e001      	b.n	8019746 <dhcp_rebind+0xfe>
 8019742:	f242 7310 	movw	r3, #10000	@ 0x2710
 8019746:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8019748:	89fb      	ldrh	r3, [r7, #14]
 801974a:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 801974e:	4a0a      	ldr	r2, [pc, #40]	@ (8019778 <dhcp_rebind+0x130>)
 8019750:	fb82 1203 	smull	r1, r2, r2, r3
 8019754:	1152      	asrs	r2, r2, #5
 8019756:	17db      	asrs	r3, r3, #31
 8019758:	1ad3      	subs	r3, r2, r3
 801975a:	b29a      	uxth	r2, r3
 801975c:	69bb      	ldr	r3, [r7, #24]
 801975e:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8019760:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019764:	4618      	mov	r0, r3
 8019766:	3720      	adds	r7, #32
 8019768:	46bd      	mov	sp, r7
 801976a:	bd80      	pop	{r7, pc}
 801976c:	24000034 	.word	0x24000034
 8019770:	2400ccbc 	.word	0x2400ccbc
 8019774:	08022a34 	.word	0x08022a34
 8019778:	10624dd3 	.word	0x10624dd3

0801977c <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 801977c:	b5b0      	push	{r4, r5, r7, lr}
 801977e:	b08a      	sub	sp, #40	@ 0x28
 8019780:	af02      	add	r7, sp, #8
 8019782:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019784:	687b      	ldr	r3, [r7, #4]
 8019786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019788:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 801978a:	2103      	movs	r1, #3
 801978c:	69b8      	ldr	r0, [r7, #24]
 801978e:	f000 f943 	bl	8019a18 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8019792:	f107 030c 	add.w	r3, r7, #12
 8019796:	2203      	movs	r2, #3
 8019798:	69b9      	ldr	r1, [r7, #24]
 801979a:	6878      	ldr	r0, [r7, #4]
 801979c:	f000 fdc8 	bl	801a330 <dhcp_create_msg>
 80197a0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80197a2:	697b      	ldr	r3, [r7, #20]
 80197a4:	2b00      	cmp	r3, #0
 80197a6:	d066      	beq.n	8019876 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80197a8:	697b      	ldr	r3, [r7, #20]
 80197aa:	685b      	ldr	r3, [r3, #4]
 80197ac:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80197ae:	89b8      	ldrh	r0, [r7, #12]
 80197b0:	693b      	ldr	r3, [r7, #16]
 80197b2:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80197b6:	2302      	movs	r3, #2
 80197b8:	2239      	movs	r2, #57	@ 0x39
 80197ba:	f000 f947 	bl	8019a4c <dhcp_option>
 80197be:	4603      	mov	r3, r0
 80197c0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 80197c2:	89b8      	ldrh	r0, [r7, #12]
 80197c4:	693b      	ldr	r3, [r7, #16]
 80197c6:	33f0      	adds	r3, #240	@ 0xf0
 80197c8:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80197cc:	4619      	mov	r1, r3
 80197ce:	f000 f997 	bl	8019b00 <dhcp_option_short>
 80197d2:	4603      	mov	r3, r0
 80197d4:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80197d6:	89b8      	ldrh	r0, [r7, #12]
 80197d8:	693b      	ldr	r3, [r7, #16]
 80197da:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80197de:	2304      	movs	r3, #4
 80197e0:	2232      	movs	r2, #50	@ 0x32
 80197e2:	f000 f933 	bl	8019a4c <dhcp_option>
 80197e6:	4603      	mov	r3, r0
 80197e8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80197ea:	89bc      	ldrh	r4, [r7, #12]
 80197ec:	693b      	ldr	r3, [r7, #16]
 80197ee:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 80197f2:	69bb      	ldr	r3, [r7, #24]
 80197f4:	69db      	ldr	r3, [r3, #28]
 80197f6:	4618      	mov	r0, r3
 80197f8:	f7f7 f95d 	bl	8010ab6 <lwip_htonl>
 80197fc:	4603      	mov	r3, r0
 80197fe:	461a      	mov	r2, r3
 8019800:	4629      	mov	r1, r5
 8019802:	4620      	mov	r0, r4
 8019804:	f000 f9ae 	bl	8019b64 <dhcp_option_long>
 8019808:	4603      	mov	r3, r0
 801980a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801980c:	89b8      	ldrh	r0, [r7, #12]
 801980e:	693b      	ldr	r3, [r7, #16]
 8019810:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019814:	2303      	movs	r3, #3
 8019816:	2237      	movs	r2, #55	@ 0x37
 8019818:	f000 f918 	bl	8019a4c <dhcp_option>
 801981c:	4603      	mov	r3, r0
 801981e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019820:	2300      	movs	r3, #0
 8019822:	77bb      	strb	r3, [r7, #30]
 8019824:	e00e      	b.n	8019844 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8019826:	89b8      	ldrh	r0, [r7, #12]
 8019828:	693b      	ldr	r3, [r7, #16]
 801982a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801982e:	7fbb      	ldrb	r3, [r7, #30]
 8019830:	4a28      	ldr	r2, [pc, #160]	@ (80198d4 <dhcp_reboot+0x158>)
 8019832:	5cd3      	ldrb	r3, [r2, r3]
 8019834:	461a      	mov	r2, r3
 8019836:	f000 f93d 	bl	8019ab4 <dhcp_option_byte>
 801983a:	4603      	mov	r3, r0
 801983c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801983e:	7fbb      	ldrb	r3, [r7, #30]
 8019840:	3301      	adds	r3, #1
 8019842:	77bb      	strb	r3, [r7, #30]
 8019844:	7fbb      	ldrb	r3, [r7, #30]
 8019846:	2b02      	cmp	r3, #2
 8019848:	d9ed      	bls.n	8019826 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801984a:	89b8      	ldrh	r0, [r7, #12]
 801984c:	693b      	ldr	r3, [r7, #16]
 801984e:	33f0      	adds	r3, #240	@ 0xf0
 8019850:	697a      	ldr	r2, [r7, #20]
 8019852:	4619      	mov	r1, r3
 8019854:	f000 fe42 	bl	801a4dc <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8019858:	4b1f      	ldr	r3, [pc, #124]	@ (80198d8 <dhcp_reboot+0x15c>)
 801985a:	6818      	ldr	r0, [r3, #0]
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	9300      	str	r3, [sp, #0]
 8019860:	2343      	movs	r3, #67	@ 0x43
 8019862:	4a1e      	ldr	r2, [pc, #120]	@ (80198dc <dhcp_reboot+0x160>)
 8019864:	6979      	ldr	r1, [r7, #20]
 8019866:	f7fe fd05 	bl	8018274 <udp_sendto_if>
 801986a:	4603      	mov	r3, r0
 801986c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801986e:	6978      	ldr	r0, [r7, #20]
 8019870:	f7f8 fdc2 	bl	80123f8 <pbuf_free>
 8019874:	e001      	b.n	801987a <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8019876:	23ff      	movs	r3, #255	@ 0xff
 8019878:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801987a:	69bb      	ldr	r3, [r7, #24]
 801987c:	799b      	ldrb	r3, [r3, #6]
 801987e:	2bff      	cmp	r3, #255	@ 0xff
 8019880:	d005      	beq.n	801988e <dhcp_reboot+0x112>
    dhcp->tries++;
 8019882:	69bb      	ldr	r3, [r7, #24]
 8019884:	799b      	ldrb	r3, [r3, #6]
 8019886:	3301      	adds	r3, #1
 8019888:	b2da      	uxtb	r2, r3
 801988a:	69bb      	ldr	r3, [r7, #24]
 801988c:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801988e:	69bb      	ldr	r3, [r7, #24]
 8019890:	799b      	ldrb	r3, [r3, #6]
 8019892:	2b09      	cmp	r3, #9
 8019894:	d809      	bhi.n	80198aa <dhcp_reboot+0x12e>
 8019896:	69bb      	ldr	r3, [r7, #24]
 8019898:	799b      	ldrb	r3, [r3, #6]
 801989a:	461a      	mov	r2, r3
 801989c:	0152      	lsls	r2, r2, #5
 801989e:	1ad2      	subs	r2, r2, r3
 80198a0:	0092      	lsls	r2, r2, #2
 80198a2:	4413      	add	r3, r2
 80198a4:	00db      	lsls	r3, r3, #3
 80198a6:	b29b      	uxth	r3, r3
 80198a8:	e001      	b.n	80198ae <dhcp_reboot+0x132>
 80198aa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80198ae:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80198b0:	89fb      	ldrh	r3, [r7, #14]
 80198b2:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 80198b6:	4a0a      	ldr	r2, [pc, #40]	@ (80198e0 <dhcp_reboot+0x164>)
 80198b8:	fb82 1203 	smull	r1, r2, r2, r3
 80198bc:	1152      	asrs	r2, r2, #5
 80198be:	17db      	asrs	r3, r3, #31
 80198c0:	1ad3      	subs	r3, r2, r3
 80198c2:	b29a      	uxth	r2, r3
 80198c4:	69bb      	ldr	r3, [r7, #24]
 80198c6:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80198c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80198cc:	4618      	mov	r0, r3
 80198ce:	3720      	adds	r7, #32
 80198d0:	46bd      	mov	sp, r7
 80198d2:	bdb0      	pop	{r4, r5, r7, pc}
 80198d4:	24000034 	.word	0x24000034
 80198d8:	2400ccbc 	.word	0x2400ccbc
 80198dc:	08022a34 	.word	0x08022a34
 80198e0:	10624dd3 	.word	0x10624dd3

080198e4 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 80198e4:	b5b0      	push	{r4, r5, r7, lr}
 80198e6:	b08a      	sub	sp, #40	@ 0x28
 80198e8:	af02      	add	r7, sp, #8
 80198ea:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80198ec:	687b      	ldr	r3, [r7, #4]
 80198ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80198f0:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 80198f2:	69fb      	ldr	r3, [r7, #28]
 80198f4:	2b00      	cmp	r3, #0
 80198f6:	f000 8084 	beq.w	8019a02 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 80198fa:	69fb      	ldr	r3, [r7, #28]
 80198fc:	795b      	ldrb	r3, [r3, #5]
 80198fe:	2b00      	cmp	r3, #0
 8019900:	f000 8081 	beq.w	8019a06 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8019904:	69fb      	ldr	r3, [r7, #28]
 8019906:	699b      	ldr	r3, [r3, #24]
 8019908:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801990a:	69fb      	ldr	r3, [r7, #28]
 801990c:	2200      	movs	r2, #0
 801990e:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8019910:	69fb      	ldr	r3, [r7, #28]
 8019912:	2200      	movs	r2, #0
 8019914:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8019916:	69fb      	ldr	r3, [r7, #28]
 8019918:	2200      	movs	r2, #0
 801991a:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801991c:	69fb      	ldr	r3, [r7, #28]
 801991e:	2200      	movs	r2, #0
 8019920:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8019922:	69fb      	ldr	r3, [r7, #28]
 8019924:	2200      	movs	r2, #0
 8019926:	631a      	str	r2, [r3, #48]	@ 0x30
 8019928:	69fb      	ldr	r3, [r7, #28]
 801992a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801992c:	69fb      	ldr	r3, [r7, #28]
 801992e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8019930:	69fb      	ldr	r3, [r7, #28]
 8019932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019934:	69fb      	ldr	r3, [r7, #28]
 8019936:	629a      	str	r2, [r3, #40]	@ 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8019938:	69fb      	ldr	r3, [r7, #28]
 801993a:	2200      	movs	r2, #0
 801993c:	829a      	strh	r2, [r3, #20]
 801993e:	69fb      	ldr	r3, [r7, #28]
 8019940:	8a9a      	ldrh	r2, [r3, #20]
 8019942:	69fb      	ldr	r3, [r7, #28]
 8019944:	825a      	strh	r2, [r3, #18]
 8019946:	69fb      	ldr	r3, [r7, #28]
 8019948:	8a5a      	ldrh	r2, [r3, #18]
 801994a:	69fb      	ldr	r3, [r7, #28]
 801994c:	821a      	strh	r2, [r3, #16]
 801994e:	69fb      	ldr	r3, [r7, #28]
 8019950:	8a1a      	ldrh	r2, [r3, #16]
 8019952:	69fb      	ldr	r3, [r7, #28]
 8019954:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8019956:	6878      	ldr	r0, [r7, #4]
 8019958:	f000 fdee 	bl	801a538 <dhcp_supplied_address>
 801995c:	4603      	mov	r3, r0
 801995e:	2b00      	cmp	r3, #0
 8019960:	d03b      	beq.n	80199da <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8019962:	f107 030e 	add.w	r3, r7, #14
 8019966:	2207      	movs	r2, #7
 8019968:	69f9      	ldr	r1, [r7, #28]
 801996a:	6878      	ldr	r0, [r7, #4]
 801996c:	f000 fce0 	bl	801a330 <dhcp_create_msg>
 8019970:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 8019972:	69bb      	ldr	r3, [r7, #24]
 8019974:	2b00      	cmp	r3, #0
 8019976:	d030      	beq.n	80199da <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019978:	69bb      	ldr	r3, [r7, #24]
 801997a:	685b      	ldr	r3, [r3, #4]
 801997c:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801997e:	89f8      	ldrh	r0, [r7, #14]
 8019980:	697b      	ldr	r3, [r7, #20]
 8019982:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019986:	2304      	movs	r3, #4
 8019988:	2236      	movs	r2, #54	@ 0x36
 801998a:	f000 f85f 	bl	8019a4c <dhcp_option>
 801998e:	4603      	mov	r3, r0
 8019990:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8019992:	89fc      	ldrh	r4, [r7, #14]
 8019994:	697b      	ldr	r3, [r7, #20]
 8019996:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 801999a:	693b      	ldr	r3, [r7, #16]
 801999c:	4618      	mov	r0, r3
 801999e:	f7f7 f88a 	bl	8010ab6 <lwip_htonl>
 80199a2:	4603      	mov	r3, r0
 80199a4:	461a      	mov	r2, r3
 80199a6:	4629      	mov	r1, r5
 80199a8:	4620      	mov	r0, r4
 80199aa:	f000 f8db 	bl	8019b64 <dhcp_option_long>
 80199ae:	4603      	mov	r3, r0
 80199b0:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80199b2:	89f8      	ldrh	r0, [r7, #14]
 80199b4:	697b      	ldr	r3, [r7, #20]
 80199b6:	33f0      	adds	r3, #240	@ 0xf0
 80199b8:	69ba      	ldr	r2, [r7, #24]
 80199ba:	4619      	mov	r1, r3
 80199bc:	f000 fd8e 	bl	801a4dc <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80199c0:	4b13      	ldr	r3, [pc, #76]	@ (8019a10 <dhcp_release_and_stop+0x12c>)
 80199c2:	6818      	ldr	r0, [r3, #0]
 80199c4:	f107 0210 	add.w	r2, r7, #16
 80199c8:	687b      	ldr	r3, [r7, #4]
 80199ca:	9300      	str	r3, [sp, #0]
 80199cc:	2343      	movs	r3, #67	@ 0x43
 80199ce:	69b9      	ldr	r1, [r7, #24]
 80199d0:	f7fe fc50 	bl	8018274 <udp_sendto_if>
      pbuf_free(p_out);
 80199d4:	69b8      	ldr	r0, [r7, #24]
 80199d6:	f7f8 fd0f 	bl	80123f8 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80199da:	4b0e      	ldr	r3, [pc, #56]	@ (8019a14 <dhcp_release_and_stop+0x130>)
 80199dc:	4a0d      	ldr	r2, [pc, #52]	@ (8019a14 <dhcp_release_and_stop+0x130>)
 80199de:	490d      	ldr	r1, [pc, #52]	@ (8019a14 <dhcp_release_and_stop+0x130>)
 80199e0:	6878      	ldr	r0, [r7, #4]
 80199e2:	f7f7 fffb 	bl	80119dc <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 80199e6:	2100      	movs	r1, #0
 80199e8:	69f8      	ldr	r0, [r7, #28]
 80199ea:	f000 f815 	bl	8019a18 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 80199ee:	69fb      	ldr	r3, [r7, #28]
 80199f0:	791b      	ldrb	r3, [r3, #4]
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d008      	beq.n	8019a08 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 80199f6:	f7fe ff89 	bl	801890c <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 80199fa:	69fb      	ldr	r3, [r7, #28]
 80199fc:	2200      	movs	r2, #0
 80199fe:	711a      	strb	r2, [r3, #4]
 8019a00:	e002      	b.n	8019a08 <dhcp_release_and_stop+0x124>
    return;
 8019a02:	bf00      	nop
 8019a04:	e000      	b.n	8019a08 <dhcp_release_and_stop+0x124>
    return;
 8019a06:	bf00      	nop
  }
}
 8019a08:	3720      	adds	r7, #32
 8019a0a:	46bd      	mov	sp, r7
 8019a0c:	bdb0      	pop	{r4, r5, r7, pc}
 8019a0e:	bf00      	nop
 8019a10:	2400ccbc 	.word	0x2400ccbc
 8019a14:	08022a30 	.word	0x08022a30

08019a18 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 8019a18:	b480      	push	{r7}
 8019a1a:	b083      	sub	sp, #12
 8019a1c:	af00      	add	r7, sp, #0
 8019a1e:	6078      	str	r0, [r7, #4]
 8019a20:	460b      	mov	r3, r1
 8019a22:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	795b      	ldrb	r3, [r3, #5]
 8019a28:	78fa      	ldrb	r2, [r7, #3]
 8019a2a:	429a      	cmp	r2, r3
 8019a2c:	d008      	beq.n	8019a40 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8019a2e:	687b      	ldr	r3, [r7, #4]
 8019a30:	78fa      	ldrb	r2, [r7, #3]
 8019a32:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	2200      	movs	r2, #0
 8019a38:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 8019a3a:	687b      	ldr	r3, [r7, #4]
 8019a3c:	2200      	movs	r2, #0
 8019a3e:	811a      	strh	r2, [r3, #8]
  }
}
 8019a40:	bf00      	nop
 8019a42:	370c      	adds	r7, #12
 8019a44:	46bd      	mov	sp, r7
 8019a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a4a:	4770      	bx	lr

08019a4c <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8019a4c:	b580      	push	{r7, lr}
 8019a4e:	b082      	sub	sp, #8
 8019a50:	af00      	add	r7, sp, #0
 8019a52:	6039      	str	r1, [r7, #0]
 8019a54:	4611      	mov	r1, r2
 8019a56:	461a      	mov	r2, r3
 8019a58:	4603      	mov	r3, r0
 8019a5a:	80fb      	strh	r3, [r7, #6]
 8019a5c:	460b      	mov	r3, r1
 8019a5e:	717b      	strb	r3, [r7, #5]
 8019a60:	4613      	mov	r3, r2
 8019a62:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8019a64:	88fa      	ldrh	r2, [r7, #6]
 8019a66:	793b      	ldrb	r3, [r7, #4]
 8019a68:	4413      	add	r3, r2
 8019a6a:	3302      	adds	r3, #2
 8019a6c:	2b44      	cmp	r3, #68	@ 0x44
 8019a6e:	d906      	bls.n	8019a7e <dhcp_option+0x32>
 8019a70:	4b0d      	ldr	r3, [pc, #52]	@ (8019aa8 <dhcp_option+0x5c>)
 8019a72:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019a76:	490d      	ldr	r1, [pc, #52]	@ (8019aac <dhcp_option+0x60>)
 8019a78:	480d      	ldr	r0, [pc, #52]	@ (8019ab0 <dhcp_option+0x64>)
 8019a7a:	f003 febb 	bl	801d7f4 <iprintf>
  options[options_out_len++] = option_type;
 8019a7e:	88fb      	ldrh	r3, [r7, #6]
 8019a80:	1c5a      	adds	r2, r3, #1
 8019a82:	80fa      	strh	r2, [r7, #6]
 8019a84:	461a      	mov	r2, r3
 8019a86:	683b      	ldr	r3, [r7, #0]
 8019a88:	4413      	add	r3, r2
 8019a8a:	797a      	ldrb	r2, [r7, #5]
 8019a8c:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 8019a8e:	88fb      	ldrh	r3, [r7, #6]
 8019a90:	1c5a      	adds	r2, r3, #1
 8019a92:	80fa      	strh	r2, [r7, #6]
 8019a94:	461a      	mov	r2, r3
 8019a96:	683b      	ldr	r3, [r7, #0]
 8019a98:	4413      	add	r3, r2
 8019a9a:	793a      	ldrb	r2, [r7, #4]
 8019a9c:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8019a9e:	88fb      	ldrh	r3, [r7, #6]
}
 8019aa0:	4618      	mov	r0, r3
 8019aa2:	3708      	adds	r7, #8
 8019aa4:	46bd      	mov	sp, r7
 8019aa6:	bd80      	pop	{r7, pc}
 8019aa8:	08021ddc 	.word	0x08021ddc
 8019aac:	08021f70 	.word	0x08021f70
 8019ab0:	08021e3c 	.word	0x08021e3c

08019ab4 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8019ab4:	b580      	push	{r7, lr}
 8019ab6:	b082      	sub	sp, #8
 8019ab8:	af00      	add	r7, sp, #0
 8019aba:	4603      	mov	r3, r0
 8019abc:	6039      	str	r1, [r7, #0]
 8019abe:	80fb      	strh	r3, [r7, #6]
 8019ac0:	4613      	mov	r3, r2
 8019ac2:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8019ac4:	88fb      	ldrh	r3, [r7, #6]
 8019ac6:	2b43      	cmp	r3, #67	@ 0x43
 8019ac8:	d906      	bls.n	8019ad8 <dhcp_option_byte+0x24>
 8019aca:	4b0a      	ldr	r3, [pc, #40]	@ (8019af4 <dhcp_option_byte+0x40>)
 8019acc:	f240 52a6 	movw	r2, #1446	@ 0x5a6
 8019ad0:	4909      	ldr	r1, [pc, #36]	@ (8019af8 <dhcp_option_byte+0x44>)
 8019ad2:	480a      	ldr	r0, [pc, #40]	@ (8019afc <dhcp_option_byte+0x48>)
 8019ad4:	f003 fe8e 	bl	801d7f4 <iprintf>
  options[options_out_len++] = value;
 8019ad8:	88fb      	ldrh	r3, [r7, #6]
 8019ada:	1c5a      	adds	r2, r3, #1
 8019adc:	80fa      	strh	r2, [r7, #6]
 8019ade:	461a      	mov	r2, r3
 8019ae0:	683b      	ldr	r3, [r7, #0]
 8019ae2:	4413      	add	r3, r2
 8019ae4:	797a      	ldrb	r2, [r7, #5]
 8019ae6:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8019ae8:	88fb      	ldrh	r3, [r7, #6]
}
 8019aea:	4618      	mov	r0, r3
 8019aec:	3708      	adds	r7, #8
 8019aee:	46bd      	mov	sp, r7
 8019af0:	bd80      	pop	{r7, pc}
 8019af2:	bf00      	nop
 8019af4:	08021ddc 	.word	0x08021ddc
 8019af8:	08021fb4 	.word	0x08021fb4
 8019afc:	08021e3c 	.word	0x08021e3c

08019b00 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8019b00:	b580      	push	{r7, lr}
 8019b02:	b082      	sub	sp, #8
 8019b04:	af00      	add	r7, sp, #0
 8019b06:	4603      	mov	r3, r0
 8019b08:	6039      	str	r1, [r7, #0]
 8019b0a:	80fb      	strh	r3, [r7, #6]
 8019b0c:	4613      	mov	r3, r2
 8019b0e:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8019b10:	88fb      	ldrh	r3, [r7, #6]
 8019b12:	3302      	adds	r3, #2
 8019b14:	2b44      	cmp	r3, #68	@ 0x44
 8019b16:	d906      	bls.n	8019b26 <dhcp_option_short+0x26>
 8019b18:	4b0f      	ldr	r3, [pc, #60]	@ (8019b58 <dhcp_option_short+0x58>)
 8019b1a:	f240 52ae 	movw	r2, #1454	@ 0x5ae
 8019b1e:	490f      	ldr	r1, [pc, #60]	@ (8019b5c <dhcp_option_short+0x5c>)
 8019b20:	480f      	ldr	r0, [pc, #60]	@ (8019b60 <dhcp_option_short+0x60>)
 8019b22:	f003 fe67 	bl	801d7f4 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8019b26:	88bb      	ldrh	r3, [r7, #4]
 8019b28:	0a1b      	lsrs	r3, r3, #8
 8019b2a:	b29a      	uxth	r2, r3
 8019b2c:	88fb      	ldrh	r3, [r7, #6]
 8019b2e:	1c59      	adds	r1, r3, #1
 8019b30:	80f9      	strh	r1, [r7, #6]
 8019b32:	4619      	mov	r1, r3
 8019b34:	683b      	ldr	r3, [r7, #0]
 8019b36:	440b      	add	r3, r1
 8019b38:	b2d2      	uxtb	r2, r2
 8019b3a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8019b3c:	88fb      	ldrh	r3, [r7, #6]
 8019b3e:	1c5a      	adds	r2, r3, #1
 8019b40:	80fa      	strh	r2, [r7, #6]
 8019b42:	461a      	mov	r2, r3
 8019b44:	683b      	ldr	r3, [r7, #0]
 8019b46:	4413      	add	r3, r2
 8019b48:	88ba      	ldrh	r2, [r7, #4]
 8019b4a:	b2d2      	uxtb	r2, r2
 8019b4c:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8019b4e:	88fb      	ldrh	r3, [r7, #6]
}
 8019b50:	4618      	mov	r0, r3
 8019b52:	3708      	adds	r7, #8
 8019b54:	46bd      	mov	sp, r7
 8019b56:	bd80      	pop	{r7, pc}
 8019b58:	08021ddc 	.word	0x08021ddc
 8019b5c:	08021fec 	.word	0x08021fec
 8019b60:	08021e3c 	.word	0x08021e3c

08019b64 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8019b64:	b580      	push	{r7, lr}
 8019b66:	b084      	sub	sp, #16
 8019b68:	af00      	add	r7, sp, #0
 8019b6a:	4603      	mov	r3, r0
 8019b6c:	60b9      	str	r1, [r7, #8]
 8019b6e:	607a      	str	r2, [r7, #4]
 8019b70:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8019b72:	89fb      	ldrh	r3, [r7, #14]
 8019b74:	3304      	adds	r3, #4
 8019b76:	2b44      	cmp	r3, #68	@ 0x44
 8019b78:	d906      	bls.n	8019b88 <dhcp_option_long+0x24>
 8019b7a:	4b19      	ldr	r3, [pc, #100]	@ (8019be0 <dhcp_option_long+0x7c>)
 8019b7c:	f240 52b7 	movw	r2, #1463	@ 0x5b7
 8019b80:	4918      	ldr	r1, [pc, #96]	@ (8019be4 <dhcp_option_long+0x80>)
 8019b82:	4819      	ldr	r0, [pc, #100]	@ (8019be8 <dhcp_option_long+0x84>)
 8019b84:	f003 fe36 	bl	801d7f4 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8019b88:	687b      	ldr	r3, [r7, #4]
 8019b8a:	0e1a      	lsrs	r2, r3, #24
 8019b8c:	89fb      	ldrh	r3, [r7, #14]
 8019b8e:	1c59      	adds	r1, r3, #1
 8019b90:	81f9      	strh	r1, [r7, #14]
 8019b92:	4619      	mov	r1, r3
 8019b94:	68bb      	ldr	r3, [r7, #8]
 8019b96:	440b      	add	r3, r1
 8019b98:	b2d2      	uxtb	r2, r2
 8019b9a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8019b9c:	687b      	ldr	r3, [r7, #4]
 8019b9e:	0c1a      	lsrs	r2, r3, #16
 8019ba0:	89fb      	ldrh	r3, [r7, #14]
 8019ba2:	1c59      	adds	r1, r3, #1
 8019ba4:	81f9      	strh	r1, [r7, #14]
 8019ba6:	4619      	mov	r1, r3
 8019ba8:	68bb      	ldr	r3, [r7, #8]
 8019baa:	440b      	add	r3, r1
 8019bac:	b2d2      	uxtb	r2, r2
 8019bae:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8019bb0:	687b      	ldr	r3, [r7, #4]
 8019bb2:	0a1a      	lsrs	r2, r3, #8
 8019bb4:	89fb      	ldrh	r3, [r7, #14]
 8019bb6:	1c59      	adds	r1, r3, #1
 8019bb8:	81f9      	strh	r1, [r7, #14]
 8019bba:	4619      	mov	r1, r3
 8019bbc:	68bb      	ldr	r3, [r7, #8]
 8019bbe:	440b      	add	r3, r1
 8019bc0:	b2d2      	uxtb	r2, r2
 8019bc2:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8019bc4:	89fb      	ldrh	r3, [r7, #14]
 8019bc6:	1c5a      	adds	r2, r3, #1
 8019bc8:	81fa      	strh	r2, [r7, #14]
 8019bca:	461a      	mov	r2, r3
 8019bcc:	68bb      	ldr	r3, [r7, #8]
 8019bce:	4413      	add	r3, r2
 8019bd0:	687a      	ldr	r2, [r7, #4]
 8019bd2:	b2d2      	uxtb	r2, r2
 8019bd4:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8019bd6:	89fb      	ldrh	r3, [r7, #14]
}
 8019bd8:	4618      	mov	r0, r3
 8019bda:	3710      	adds	r7, #16
 8019bdc:	46bd      	mov	sp, r7
 8019bde:	bd80      	pop	{r7, pc}
 8019be0:	08021ddc 	.word	0x08021ddc
 8019be4:	08022028 	.word	0x08022028
 8019be8:	08021e3c 	.word	0x08021e3c

08019bec <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 8019bec:	b580      	push	{r7, lr}
 8019bee:	b090      	sub	sp, #64	@ 0x40
 8019bf0:	af00      	add	r7, sp, #0
 8019bf2:	6078      	str	r0, [r7, #4]
 8019bf4:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 8019bf6:	2300      	movs	r3, #0
 8019bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int parse_sname_as_options = 0;
 8019bfa:	2300      	movs	r3, #0
 8019bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 8019bfe:	2208      	movs	r2, #8
 8019c00:	2100      	movs	r1, #0
 8019c02:	48b5      	ldr	r0, [pc, #724]	@ (8019ed8 <dhcp_parse_reply+0x2ec>)
 8019c04:	f003 ff4e 	bl	801daa4 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 8019c08:	687b      	ldr	r3, [r7, #4]
 8019c0a:	895b      	ldrh	r3, [r3, #10]
 8019c0c:	2b2b      	cmp	r3, #43	@ 0x2b
 8019c0e:	d802      	bhi.n	8019c16 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8019c10:	f06f 0301 	mvn.w	r3, #1
 8019c14:	e2a7      	b.n	801a166 <dhcp_parse_reply+0x57a>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 8019c16:	687b      	ldr	r3, [r7, #4]
 8019c18:	685b      	ldr	r3, [r3, #4]
 8019c1a:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8019c1c:	23f0      	movs	r3, #240	@ 0xf0
 8019c1e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8019c20:	687b      	ldr	r3, [r7, #4]
 8019c22:	891b      	ldrh	r3, [r3, #8]
 8019c24:	86bb      	strh	r3, [r7, #52]	@ 0x34
again:
  q = p;
 8019c26:	687b      	ldr	r3, [r7, #4]
 8019c28:	633b      	str	r3, [r7, #48]	@ 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8019c2a:	e00c      	b.n	8019c46 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8019c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c2e:	895b      	ldrh	r3, [r3, #10]
 8019c30:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8019c32:	1ad3      	subs	r3, r2, r3
 8019c34:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8019c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c38:	895b      	ldrh	r3, [r3, #10]
 8019c3a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8019c3c:	1ad3      	subs	r3, r2, r3
 8019c3e:	86bb      	strh	r3, [r7, #52]	@ 0x34
    q = q->next;
 8019c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	633b      	str	r3, [r7, #48]	@ 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8019c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c48:	2b00      	cmp	r3, #0
 8019c4a:	d004      	beq.n	8019c56 <dhcp_parse_reply+0x6a>
 8019c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c4e:	895b      	ldrh	r3, [r3, #10]
 8019c50:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8019c52:	429a      	cmp	r2, r3
 8019c54:	d2ea      	bcs.n	8019c2c <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 8019c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c58:	2b00      	cmp	r3, #0
 8019c5a:	d102      	bne.n	8019c62 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8019c5c:	f06f 0301 	mvn.w	r3, #1
 8019c60:	e281      	b.n	801a166 <dhcp_parse_reply+0x57a>
  }
  offset = options_idx;
 8019c62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8019c64:	877b      	strh	r3, [r7, #58]	@ 0x3a
  offset_max = options_idx_max;
 8019c66:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019c68:	873b      	strh	r3, [r7, #56]	@ 0x38
  options = (u8_t *)q->payload;
 8019c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c6c:	685b      	ldr	r3, [r3, #4]
 8019c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8019c70:	e239      	b.n	801a0e6 <dhcp_parse_reply+0x4fa>
    u8_t op = options[offset];
 8019c72:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019c74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019c76:	4413      	add	r3, r2
 8019c78:	781b      	ldrb	r3, [r3, #0]
 8019c7a:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 8019c7c:	2300      	movs	r3, #0
 8019c7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    int decode_idx = -1;
 8019c82:	f04f 33ff 	mov.w	r3, #4294967295
 8019c86:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8019c88:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019c8a:	3302      	adds	r3, #2
 8019c8c:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8019c8e:	8bfa      	ldrh	r2, [r7, #30]
 8019c90:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019c92:	429a      	cmp	r2, r3
 8019c94:	d202      	bcs.n	8019c9c <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 8019c96:	f06f 0301 	mvn.w	r3, #1
 8019c9a:	e264      	b.n	801a166 <dhcp_parse_reply+0x57a>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8019c9c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019c9e:	3301      	adds	r3, #1
 8019ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019ca2:	8952      	ldrh	r2, [r2, #10]
 8019ca4:	4293      	cmp	r3, r2
 8019ca6:	da07      	bge.n	8019cb8 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 8019ca8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019caa:	3301      	adds	r3, #1
 8019cac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019cae:	4413      	add	r3, r2
 8019cb0:	781b      	ldrb	r3, [r3, #0]
 8019cb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019cb6:	e00b      	b.n	8019cd0 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8019cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019cba:	681b      	ldr	r3, [r3, #0]
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d004      	beq.n	8019cca <dhcp_parse_reply+0xde>
 8019cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019cc2:	681b      	ldr	r3, [r3, #0]
 8019cc4:	685b      	ldr	r3, [r3, #4]
 8019cc6:	781b      	ldrb	r3, [r3, #0]
 8019cc8:	e000      	b.n	8019ccc <dhcp_parse_reply+0xe0>
 8019cca:	2300      	movs	r3, #0
 8019ccc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8019cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019cd4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    switch (op) {
 8019cd8:	7dfb      	ldrb	r3, [r7, #23]
 8019cda:	2b3b      	cmp	r3, #59	@ 0x3b
 8019cdc:	f200 812c 	bhi.w	8019f38 <dhcp_parse_reply+0x34c>
 8019ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8019ce8 <dhcp_parse_reply+0xfc>)
 8019ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019ce6:	bf00      	nop
 8019ce8:	08019dd9 	.word	0x08019dd9
 8019cec:	08019de9 	.word	0x08019de9
 8019cf0:	08019f39 	.word	0x08019f39
 8019cf4:	08019e0b 	.word	0x08019e0b
 8019cf8:	08019f39 	.word	0x08019f39
 8019cfc:	08019f39 	.word	0x08019f39
 8019d00:	08019f39 	.word	0x08019f39
 8019d04:	08019f39 	.word	0x08019f39
 8019d08:	08019f39 	.word	0x08019f39
 8019d0c:	08019f39 	.word	0x08019f39
 8019d10:	08019f39 	.word	0x08019f39
 8019d14:	08019f39 	.word	0x08019f39
 8019d18:	08019f39 	.word	0x08019f39
 8019d1c:	08019f39 	.word	0x08019f39
 8019d20:	08019f39 	.word	0x08019f39
 8019d24:	08019f39 	.word	0x08019f39
 8019d28:	08019f39 	.word	0x08019f39
 8019d2c:	08019f39 	.word	0x08019f39
 8019d30:	08019f39 	.word	0x08019f39
 8019d34:	08019f39 	.word	0x08019f39
 8019d38:	08019f39 	.word	0x08019f39
 8019d3c:	08019f39 	.word	0x08019f39
 8019d40:	08019f39 	.word	0x08019f39
 8019d44:	08019f39 	.word	0x08019f39
 8019d48:	08019f39 	.word	0x08019f39
 8019d4c:	08019f39 	.word	0x08019f39
 8019d50:	08019f39 	.word	0x08019f39
 8019d54:	08019f39 	.word	0x08019f39
 8019d58:	08019f39 	.word	0x08019f39
 8019d5c:	08019f39 	.word	0x08019f39
 8019d60:	08019f39 	.word	0x08019f39
 8019d64:	08019f39 	.word	0x08019f39
 8019d68:	08019f39 	.word	0x08019f39
 8019d6c:	08019f39 	.word	0x08019f39
 8019d70:	08019f39 	.word	0x08019f39
 8019d74:	08019f39 	.word	0x08019f39
 8019d78:	08019f39 	.word	0x08019f39
 8019d7c:	08019f39 	.word	0x08019f39
 8019d80:	08019f39 	.word	0x08019f39
 8019d84:	08019f39 	.word	0x08019f39
 8019d88:	08019f39 	.word	0x08019f39
 8019d8c:	08019f39 	.word	0x08019f39
 8019d90:	08019f39 	.word	0x08019f39
 8019d94:	08019f39 	.word	0x08019f39
 8019d98:	08019f39 	.word	0x08019f39
 8019d9c:	08019f39 	.word	0x08019f39
 8019da0:	08019f39 	.word	0x08019f39
 8019da4:	08019f39 	.word	0x08019f39
 8019da8:	08019f39 	.word	0x08019f39
 8019dac:	08019f39 	.word	0x08019f39
 8019db0:	08019f39 	.word	0x08019f39
 8019db4:	08019e37 	.word	0x08019e37
 8019db8:	08019e59 	.word	0x08019e59
 8019dbc:	08019e95 	.word	0x08019e95
 8019dc0:	08019eb7 	.word	0x08019eb7
 8019dc4:	08019f39 	.word	0x08019f39
 8019dc8:	08019f39 	.word	0x08019f39
 8019dcc:	08019f39 	.word	0x08019f39
 8019dd0:	08019ef5 	.word	0x08019ef5
 8019dd4:	08019f17 	.word	0x08019f17
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8019dd8:	2300      	movs	r3, #0
 8019dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019de2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* will be increased below */
        break;
 8019de6:	e0ab      	b.n	8019f40 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019de8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019dec:	2b04      	cmp	r3, #4
 8019dee:	d009      	beq.n	8019e04 <dhcp_parse_reply+0x218>
 8019df0:	4b3a      	ldr	r3, [pc, #232]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019df2:	f240 622e 	movw	r2, #1582	@ 0x62e
 8019df6:	493a      	ldr	r1, [pc, #232]	@ (8019ee0 <dhcp_parse_reply+0x2f4>)
 8019df8:	483a      	ldr	r0, [pc, #232]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019dfa:	f003 fcfb 	bl	801d7f4 <iprintf>
 8019dfe:	f06f 0305 	mvn.w	r3, #5
 8019e02:	e1b0      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8019e04:	2306      	movs	r3, #6
 8019e06:	623b      	str	r3, [r7, #32]
        break;
 8019e08:	e09a      	b.n	8019f40 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8019e0a:	2304      	movs	r3, #4
 8019e0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8019e10:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019e14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019e18:	429a      	cmp	r2, r3
 8019e1a:	d209      	bcs.n	8019e30 <dhcp_parse_reply+0x244>
 8019e1c:	4b2f      	ldr	r3, [pc, #188]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019e1e:	f240 6233 	movw	r2, #1587	@ 0x633
 8019e22:	4931      	ldr	r1, [pc, #196]	@ (8019ee8 <dhcp_parse_reply+0x2fc>)
 8019e24:	482f      	ldr	r0, [pc, #188]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019e26:	f003 fce5 	bl	801d7f4 <iprintf>
 8019e2a:	f06f 0305 	mvn.w	r3, #5
 8019e2e:	e19a      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8019e30:	2307      	movs	r3, #7
 8019e32:	623b      	str	r3, [r7, #32]
        break;
 8019e34:	e084      	b.n	8019f40 <dhcp_parse_reply+0x354>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019e36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019e3a:	2b04      	cmp	r3, #4
 8019e3c:	d009      	beq.n	8019e52 <dhcp_parse_reply+0x266>
 8019e3e:	4b27      	ldr	r3, [pc, #156]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019e40:	f240 6241 	movw	r2, #1601	@ 0x641
 8019e44:	4926      	ldr	r1, [pc, #152]	@ (8019ee0 <dhcp_parse_reply+0x2f4>)
 8019e46:	4827      	ldr	r0, [pc, #156]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019e48:	f003 fcd4 	bl	801d7f4 <iprintf>
 8019e4c:	f06f 0305 	mvn.w	r3, #5
 8019e50:	e189      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 8019e52:	2303      	movs	r3, #3
 8019e54:	623b      	str	r3, [r7, #32]
        break;
 8019e56:	e073      	b.n	8019f40 <dhcp_parse_reply+0x354>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8019e58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019e5c:	2b01      	cmp	r3, #1
 8019e5e:	d009      	beq.n	8019e74 <dhcp_parse_reply+0x288>
 8019e60:	4b1e      	ldr	r3, [pc, #120]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019e62:	f240 624f 	movw	r2, #1615	@ 0x64f
 8019e66:	4921      	ldr	r1, [pc, #132]	@ (8019eec <dhcp_parse_reply+0x300>)
 8019e68:	481e      	ldr	r0, [pc, #120]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019e6a:	f003 fcc3 	bl	801d7f4 <iprintf>
 8019e6e:	f06f 0305 	mvn.w	r3, #5
 8019e72:	e178      	b.n	801a166 <dhcp_parse_reply+0x57a>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8019e74:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8019e76:	2bf0      	cmp	r3, #240	@ 0xf0
 8019e78:	d009      	beq.n	8019e8e <dhcp_parse_reply+0x2a2>
 8019e7a:	4b18      	ldr	r3, [pc, #96]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019e7c:	f240 6251 	movw	r2, #1617	@ 0x651
 8019e80:	491b      	ldr	r1, [pc, #108]	@ (8019ef0 <dhcp_parse_reply+0x304>)
 8019e82:	4818      	ldr	r0, [pc, #96]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019e84:	f003 fcb6 	bl	801d7f4 <iprintf>
 8019e88:	f06f 0305 	mvn.w	r3, #5
 8019e8c:	e16b      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8019e8e:	2300      	movs	r3, #0
 8019e90:	623b      	str	r3, [r7, #32]
        break;
 8019e92:	e055      	b.n	8019f40 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8019e94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019e98:	2b01      	cmp	r3, #1
 8019e9a:	d009      	beq.n	8019eb0 <dhcp_parse_reply+0x2c4>
 8019e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019e9e:	f240 6255 	movw	r2, #1621	@ 0x655
 8019ea2:	4912      	ldr	r1, [pc, #72]	@ (8019eec <dhcp_parse_reply+0x300>)
 8019ea4:	480f      	ldr	r0, [pc, #60]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019ea6:	f003 fca5 	bl	801d7f4 <iprintf>
 8019eaa:	f06f 0305 	mvn.w	r3, #5
 8019eae:	e15a      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8019eb0:	2301      	movs	r3, #1
 8019eb2:	623b      	str	r3, [r7, #32]
        break;
 8019eb4:	e044      	b.n	8019f40 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019eba:	2b04      	cmp	r3, #4
 8019ebc:	d009      	beq.n	8019ed2 <dhcp_parse_reply+0x2e6>
 8019ebe:	4b07      	ldr	r3, [pc, #28]	@ (8019edc <dhcp_parse_reply+0x2f0>)
 8019ec0:	f240 6259 	movw	r2, #1625	@ 0x659
 8019ec4:	4906      	ldr	r1, [pc, #24]	@ (8019ee0 <dhcp_parse_reply+0x2f4>)
 8019ec6:	4807      	ldr	r0, [pc, #28]	@ (8019ee4 <dhcp_parse_reply+0x2f8>)
 8019ec8:	f003 fc94 	bl	801d7f4 <iprintf>
 8019ecc:	f06f 0305 	mvn.w	r3, #5
 8019ed0:	e149      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8019ed2:	2302      	movs	r3, #2
 8019ed4:	623b      	str	r3, [r7, #32]
        break;
 8019ed6:	e033      	b.n	8019f40 <dhcp_parse_reply+0x354>
 8019ed8:	2400ccb4 	.word	0x2400ccb4
 8019edc:	08021ddc 	.word	0x08021ddc
 8019ee0:	08022064 	.word	0x08022064
 8019ee4:	08021e3c 	.word	0x08021e3c
 8019ee8:	08022070 	.word	0x08022070
 8019eec:	08022084 	.word	0x08022084
 8019ef0:	08022090 	.word	0x08022090
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019ef8:	2b04      	cmp	r3, #4
 8019efa:	d009      	beq.n	8019f10 <dhcp_parse_reply+0x324>
 8019efc:	4b9c      	ldr	r3, [pc, #624]	@ (801a170 <dhcp_parse_reply+0x584>)
 8019efe:	f240 625d 	movw	r2, #1629	@ 0x65d
 8019f02:	499c      	ldr	r1, [pc, #624]	@ (801a174 <dhcp_parse_reply+0x588>)
 8019f04:	489c      	ldr	r0, [pc, #624]	@ (801a178 <dhcp_parse_reply+0x58c>)
 8019f06:	f003 fc75 	bl	801d7f4 <iprintf>
 8019f0a:	f06f 0305 	mvn.w	r3, #5
 8019f0e:	e12a      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_T1;
 8019f10:	2304      	movs	r3, #4
 8019f12:	623b      	str	r3, [r7, #32]
        break;
 8019f14:	e014      	b.n	8019f40 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019f16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019f1a:	2b04      	cmp	r3, #4
 8019f1c:	d009      	beq.n	8019f32 <dhcp_parse_reply+0x346>
 8019f1e:	4b94      	ldr	r3, [pc, #592]	@ (801a170 <dhcp_parse_reply+0x584>)
 8019f20:	f240 6261 	movw	r2, #1633	@ 0x661
 8019f24:	4993      	ldr	r1, [pc, #588]	@ (801a174 <dhcp_parse_reply+0x588>)
 8019f26:	4894      	ldr	r0, [pc, #592]	@ (801a178 <dhcp_parse_reply+0x58c>)
 8019f28:	f003 fc64 	bl	801d7f4 <iprintf>
 8019f2c:	f06f 0305 	mvn.w	r3, #5
 8019f30:	e119      	b.n	801a166 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_T2;
 8019f32:	2305      	movs	r3, #5
 8019f34:	623b      	str	r3, [r7, #32]
        break;
 8019f36:	e003      	b.n	8019f40 <dhcp_parse_reply+0x354>
      default:
        decode_len = 0;
 8019f38:	2300      	movs	r3, #0
 8019f3a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8019f3e:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8019f40:	7dfb      	ldrb	r3, [r7, #23]
 8019f42:	2b00      	cmp	r3, #0
 8019f44:	d103      	bne.n	8019f4e <dhcp_parse_reply+0x362>
      offset++;
 8019f46:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019f48:	3301      	adds	r3, #1
 8019f4a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8019f4c:	e0a1      	b.n	801a092 <dhcp_parse_reply+0x4a6>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 8019f4e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019f54:	4413      	add	r3, r2
 8019f56:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8019f5a:	4293      	cmp	r3, r2
 8019f5c:	dd02      	ble.n	8019f64 <dhcp_parse_reply+0x378>
        /* overflow */
        return ERR_BUF;
 8019f5e:	f06f 0301 	mvn.w	r3, #1
 8019f62:	e100      	b.n	801a166 <dhcp_parse_reply+0x57a>
      }
      offset = (u16_t)(offset + len + 2);
 8019f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019f68:	b29a      	uxth	r2, r3
 8019f6a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019f6c:	4413      	add	r3, r2
 8019f6e:	b29b      	uxth	r3, r3
 8019f70:	3302      	adds	r3, #2
 8019f72:	877b      	strh	r3, [r7, #58]	@ 0x3a
      if (decode_len > 0) {
 8019f74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019f78:	2b00      	cmp	r3, #0
 8019f7a:	f000 808a 	beq.w	801a092 <dhcp_parse_reply+0x4a6>
        u32_t value = 0;
 8019f7e:	2300      	movs	r3, #0
 8019f80:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8019f82:	6a3b      	ldr	r3, [r7, #32]
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	db02      	blt.n	8019f8e <dhcp_parse_reply+0x3a2>
 8019f88:	6a3b      	ldr	r3, [r7, #32]
 8019f8a:	2b07      	cmp	r3, #7
 8019f8c:	dd06      	ble.n	8019f9c <dhcp_parse_reply+0x3b0>
 8019f8e:	4b78      	ldr	r3, [pc, #480]	@ (801a170 <dhcp_parse_reply+0x584>)
 8019f90:	f44f 62cf 	mov.w	r2, #1656	@ 0x678
 8019f94:	4979      	ldr	r1, [pc, #484]	@ (801a17c <dhcp_parse_reply+0x590>)
 8019f96:	4878      	ldr	r0, [pc, #480]	@ (801a178 <dhcp_parse_reply+0x58c>)
 8019f98:	f003 fc2c 	bl	801d7f4 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 8019f9c:	4a78      	ldr	r2, [pc, #480]	@ (801a180 <dhcp_parse_reply+0x594>)
 8019f9e:	6a3b      	ldr	r3, [r7, #32]
 8019fa0:	4413      	add	r3, r2
 8019fa2:	781b      	ldrb	r3, [r3, #0]
 8019fa4:	2b00      	cmp	r3, #0
 8019fa6:	d174      	bne.n	801a092 <dhcp_parse_reply+0x4a6>
          copy_len = LWIP_MIN(decode_len, 4);
 8019fa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019fac:	2b04      	cmp	r3, #4
 8019fae:	bf28      	it	cs
 8019fb0:	2304      	movcs	r3, #4
 8019fb2:	b2db      	uxtb	r3, r3
 8019fb4:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8019fb6:	8bfb      	ldrh	r3, [r7, #30]
 8019fb8:	8aba      	ldrh	r2, [r7, #20]
 8019fba:	f107 0108 	add.w	r1, r7, #8
 8019fbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019fc0:	f7f8 fc20 	bl	8012804 <pbuf_copy_partial>
 8019fc4:	4603      	mov	r3, r0
 8019fc6:	461a      	mov	r2, r3
 8019fc8:	8abb      	ldrh	r3, [r7, #20]
 8019fca:	4293      	cmp	r3, r2
 8019fcc:	d002      	beq.n	8019fd4 <dhcp_parse_reply+0x3e8>
            return ERR_BUF;
 8019fce:	f06f 0301 	mvn.w	r3, #1
 8019fd2:	e0c8      	b.n	801a166 <dhcp_parse_reply+0x57a>
          }
          if (decode_len > 4) {
 8019fd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019fd8:	2b04      	cmp	r3, #4
 8019fda:	d933      	bls.n	801a044 <dhcp_parse_reply+0x458>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8019fdc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019fe0:	f003 0303 	and.w	r3, r3, #3
 8019fe4:	b2db      	uxtb	r3, r3
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d009      	beq.n	8019ffe <dhcp_parse_reply+0x412>
 8019fea:	4b61      	ldr	r3, [pc, #388]	@ (801a170 <dhcp_parse_reply+0x584>)
 8019fec:	f240 6281 	movw	r2, #1665	@ 0x681
 8019ff0:	4964      	ldr	r1, [pc, #400]	@ (801a184 <dhcp_parse_reply+0x598>)
 8019ff2:	4861      	ldr	r0, [pc, #388]	@ (801a178 <dhcp_parse_reply+0x58c>)
 8019ff4:	f003 fbfe 	bl	801d7f4 <iprintf>
 8019ff8:	f06f 0305 	mvn.w	r3, #5
 8019ffc:	e0b3      	b.n	801a166 <dhcp_parse_reply+0x57a>
            dhcp_got_option(dhcp, decode_idx);
 8019ffe:	4a60      	ldr	r2, [pc, #384]	@ (801a180 <dhcp_parse_reply+0x594>)
 801a000:	6a3b      	ldr	r3, [r7, #32]
 801a002:	4413      	add	r3, r2
 801a004:	2201      	movs	r2, #1
 801a006:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801a008:	68bb      	ldr	r3, [r7, #8]
 801a00a:	4618      	mov	r0, r3
 801a00c:	f7f6 fd53 	bl	8010ab6 <lwip_htonl>
 801a010:	4602      	mov	r2, r0
 801a012:	495d      	ldr	r1, [pc, #372]	@ (801a188 <dhcp_parse_reply+0x59c>)
 801a014:	6a3b      	ldr	r3, [r7, #32]
 801a016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 801a01a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a01e:	3b04      	subs	r3, #4
 801a020:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 801a024:	8bfb      	ldrh	r3, [r7, #30]
 801a026:	3304      	adds	r3, #4
 801a028:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 801a02a:	8a7a      	ldrh	r2, [r7, #18]
 801a02c:	8bfb      	ldrh	r3, [r7, #30]
 801a02e:	429a      	cmp	r2, r3
 801a030:	d202      	bcs.n	801a038 <dhcp_parse_reply+0x44c>
              /* overflow */
              return ERR_BUF;
 801a032:	f06f 0301 	mvn.w	r3, #1
 801a036:	e096      	b.n	801a166 <dhcp_parse_reply+0x57a>
            }
            val_offset = next_val_offset;
 801a038:	8a7b      	ldrh	r3, [r7, #18]
 801a03a:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 801a03c:	6a3b      	ldr	r3, [r7, #32]
 801a03e:	3301      	adds	r3, #1
 801a040:	623b      	str	r3, [r7, #32]
            goto decode_next;
 801a042:	e79e      	b.n	8019f82 <dhcp_parse_reply+0x396>
          } else if (decode_len == 4) {
 801a044:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a048:	2b04      	cmp	r3, #4
 801a04a:	d106      	bne.n	801a05a <dhcp_parse_reply+0x46e>
            value = lwip_ntohl(value);
 801a04c:	68bb      	ldr	r3, [r7, #8]
 801a04e:	4618      	mov	r0, r3
 801a050:	f7f6 fd31 	bl	8010ab6 <lwip_htonl>
 801a054:	4603      	mov	r3, r0
 801a056:	60bb      	str	r3, [r7, #8]
 801a058:	e011      	b.n	801a07e <dhcp_parse_reply+0x492>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801a05a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a05e:	2b01      	cmp	r3, #1
 801a060:	d009      	beq.n	801a076 <dhcp_parse_reply+0x48a>
 801a062:	4b43      	ldr	r3, [pc, #268]	@ (801a170 <dhcp_parse_reply+0x584>)
 801a064:	f44f 62d2 	mov.w	r2, #1680	@ 0x690
 801a068:	4948      	ldr	r1, [pc, #288]	@ (801a18c <dhcp_parse_reply+0x5a0>)
 801a06a:	4843      	ldr	r0, [pc, #268]	@ (801a178 <dhcp_parse_reply+0x58c>)
 801a06c:	f003 fbc2 	bl	801d7f4 <iprintf>
 801a070:	f06f 0305 	mvn.w	r3, #5
 801a074:	e077      	b.n	801a166 <dhcp_parse_reply+0x57a>
            value = ((u8_t *)&value)[0];
 801a076:	f107 0308 	add.w	r3, r7, #8
 801a07a:	781b      	ldrb	r3, [r3, #0]
 801a07c:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 801a07e:	4a40      	ldr	r2, [pc, #256]	@ (801a180 <dhcp_parse_reply+0x594>)
 801a080:	6a3b      	ldr	r3, [r7, #32]
 801a082:	4413      	add	r3, r2
 801a084:	2201      	movs	r2, #1
 801a086:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 801a088:	68ba      	ldr	r2, [r7, #8]
 801a08a:	493f      	ldr	r1, [pc, #252]	@ (801a188 <dhcp_parse_reply+0x59c>)
 801a08c:	6a3b      	ldr	r3, [r7, #32]
 801a08e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 801a092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a094:	895b      	ldrh	r3, [r3, #10]
 801a096:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801a098:	429a      	cmp	r2, r3
 801a09a:	d324      	bcc.n	801a0e6 <dhcp_parse_reply+0x4fa>
      offset = (u16_t)(offset - q->len);
 801a09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a09e:	895b      	ldrh	r3, [r3, #10]
 801a0a0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801a0a2:	1ad3      	subs	r3, r2, r3
 801a0a4:	877b      	strh	r3, [r7, #58]	@ 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 801a0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0a8:	895b      	ldrh	r3, [r3, #10]
 801a0aa:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 801a0ac:	1ad3      	subs	r3, r2, r3
 801a0ae:	873b      	strh	r3, [r7, #56]	@ 0x38
      if (offset < offset_max) {
 801a0b0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801a0b2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801a0b4:	429a      	cmp	r2, r3
 801a0b6:	d213      	bcs.n	801a0e0 <dhcp_parse_reply+0x4f4>
        q = q->next;
 801a0b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0ba:	681b      	ldr	r3, [r3, #0]
 801a0bc:	633b      	str	r3, [r7, #48]	@ 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d109      	bne.n	801a0d8 <dhcp_parse_reply+0x4ec>
 801a0c4:	4b2a      	ldr	r3, [pc, #168]	@ (801a170 <dhcp_parse_reply+0x584>)
 801a0c6:	f240 629d 	movw	r2, #1693	@ 0x69d
 801a0ca:	4931      	ldr	r1, [pc, #196]	@ (801a190 <dhcp_parse_reply+0x5a4>)
 801a0cc:	482a      	ldr	r0, [pc, #168]	@ (801a178 <dhcp_parse_reply+0x58c>)
 801a0ce:	f003 fb91 	bl	801d7f4 <iprintf>
 801a0d2:	f06f 0305 	mvn.w	r3, #5
 801a0d6:	e046      	b.n	801a166 <dhcp_parse_reply+0x57a>
        options = (u8_t *)q->payload;
 801a0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0da:	685b      	ldr	r3, [r3, #4]
 801a0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a0de:	e002      	b.n	801a0e6 <dhcp_parse_reply+0x4fa>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 801a0e0:	f06f 0301 	mvn.w	r3, #1
 801a0e4:	e03f      	b.n	801a166 <dhcp_parse_reply+0x57a>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801a0e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0e8:	2b00      	cmp	r3, #0
 801a0ea:	d00a      	beq.n	801a102 <dhcp_parse_reply+0x516>
 801a0ec:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801a0ee:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801a0f0:	429a      	cmp	r2, r3
 801a0f2:	d206      	bcs.n	801a102 <dhcp_parse_reply+0x516>
 801a0f4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801a0f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a0f8:	4413      	add	r3, r2
 801a0fa:	781b      	ldrb	r3, [r3, #0]
 801a0fc:	2bff      	cmp	r3, #255	@ 0xff
 801a0fe:	f47f adb8 	bne.w	8019c72 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801a102:	4b1f      	ldr	r3, [pc, #124]	@ (801a180 <dhcp_parse_reply+0x594>)
 801a104:	781b      	ldrb	r3, [r3, #0]
 801a106:	2b00      	cmp	r3, #0
 801a108:	d018      	beq.n	801a13c <dhcp_parse_reply+0x550>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801a10a:	4b1f      	ldr	r3, [pc, #124]	@ (801a188 <dhcp_parse_reply+0x59c>)
 801a10c:	681b      	ldr	r3, [r3, #0]
 801a10e:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801a110:	4b1b      	ldr	r3, [pc, #108]	@ (801a180 <dhcp_parse_reply+0x594>)
 801a112:	2200      	movs	r2, #0
 801a114:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801a116:	68fb      	ldr	r3, [r7, #12]
 801a118:	2b01      	cmp	r3, #1
 801a11a:	d102      	bne.n	801a122 <dhcp_parse_reply+0x536>
      parse_file_as_options = 1;
 801a11c:	2301      	movs	r3, #1
 801a11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a120:	e00c      	b.n	801a13c <dhcp_parse_reply+0x550>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801a122:	68fb      	ldr	r3, [r7, #12]
 801a124:	2b02      	cmp	r3, #2
 801a126:	d102      	bne.n	801a12e <dhcp_parse_reply+0x542>
      parse_sname_as_options = 1;
 801a128:	2301      	movs	r3, #1
 801a12a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a12c:	e006      	b.n	801a13c <dhcp_parse_reply+0x550>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801a12e:	68fb      	ldr	r3, [r7, #12]
 801a130:	2b03      	cmp	r3, #3
 801a132:	d103      	bne.n	801a13c <dhcp_parse_reply+0x550>
      parse_sname_as_options = 1;
 801a134:	2301      	movs	r3, #1
 801a136:	62bb      	str	r3, [r7, #40]	@ 0x28
      parse_file_as_options = 1;
 801a138:	2301      	movs	r3, #1
 801a13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 801a13c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a13e:	2b00      	cmp	r3, #0
 801a140:	d006      	beq.n	801a150 <dhcp_parse_reply+0x564>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 801a142:	2300      	movs	r3, #0
 801a144:	62fb      	str	r3, [r7, #44]	@ 0x2c
    options_idx = DHCP_FILE_OFS;
 801a146:	236c      	movs	r3, #108	@ 0x6c
 801a148:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801a14a:	23ec      	movs	r3, #236	@ 0xec
 801a14c:	86bb      	strh	r3, [r7, #52]	@ 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 801a14e:	e56a      	b.n	8019c26 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 801a150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a152:	2b00      	cmp	r3, #0
 801a154:	d006      	beq.n	801a164 <dhcp_parse_reply+0x578>
    parse_sname_as_options = 0;
 801a156:	2300      	movs	r3, #0
 801a158:	62bb      	str	r3, [r7, #40]	@ 0x28
    options_idx = DHCP_SNAME_OFS;
 801a15a:	232c      	movs	r3, #44	@ 0x2c
 801a15c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 801a15e:	236c      	movs	r3, #108	@ 0x6c
 801a160:	86bb      	strh	r3, [r7, #52]	@ 0x34
    goto again;
 801a162:	e560      	b.n	8019c26 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 801a164:	2300      	movs	r3, #0
}
 801a166:	4618      	mov	r0, r3
 801a168:	3740      	adds	r7, #64	@ 0x40
 801a16a:	46bd      	mov	sp, r7
 801a16c:	bd80      	pop	{r7, pc}
 801a16e:	bf00      	nop
 801a170:	08021ddc 	.word	0x08021ddc
 801a174:	08022064 	.word	0x08022064
 801a178:	08021e3c 	.word	0x08021e3c
 801a17c:	080220a8 	.word	0x080220a8
 801a180:	2400ccb4 	.word	0x2400ccb4
 801a184:	080220bc 	.word	0x080220bc
 801a188:	2400cc94 	.word	0x2400cc94
 801a18c:	080220d4 	.word	0x080220d4
 801a190:	080220e8 	.word	0x080220e8

0801a194 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801a194:	b580      	push	{r7, lr}
 801a196:	b08a      	sub	sp, #40	@ 0x28
 801a198:	af00      	add	r7, sp, #0
 801a19a:	60f8      	str	r0, [r7, #12]
 801a19c:	60b9      	str	r1, [r7, #8]
 801a19e:	607a      	str	r2, [r7, #4]
 801a1a0:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 801a1a2:	4b60      	ldr	r3, [pc, #384]	@ (801a324 <dhcp_recv+0x190>)
 801a1a4:	685b      	ldr	r3, [r3, #4]
 801a1a6:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801a1a8:	6a3b      	ldr	r3, [r7, #32]
 801a1aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a1ac:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801a1ae:	687b      	ldr	r3, [r7, #4]
 801a1b0:	685b      	ldr	r3, [r3, #4]
 801a1b2:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801a1b4:	69fb      	ldr	r3, [r7, #28]
 801a1b6:	2b00      	cmp	r3, #0
 801a1b8:	f000 809d 	beq.w	801a2f6 <dhcp_recv+0x162>
 801a1bc:	69fb      	ldr	r3, [r7, #28]
 801a1be:	791b      	ldrb	r3, [r3, #4]
 801a1c0:	2b00      	cmp	r3, #0
 801a1c2:	f000 8098 	beq.w	801a2f6 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 801a1c6:	687b      	ldr	r3, [r7, #4]
 801a1c8:	895b      	ldrh	r3, [r3, #10]
 801a1ca:	2b2b      	cmp	r3, #43	@ 0x2b
 801a1cc:	f240 8095 	bls.w	801a2fa <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 801a1d0:	69bb      	ldr	r3, [r7, #24]
 801a1d2:	781b      	ldrb	r3, [r3, #0]
 801a1d4:	2b02      	cmp	r3, #2
 801a1d6:	f040 8092 	bne.w	801a2fe <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801a1da:	2300      	movs	r3, #0
 801a1dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a1e0:	e012      	b.n	801a208 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801a1e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a1e6:	6a3a      	ldr	r2, [r7, #32]
 801a1e8:	4413      	add	r3, r2
 801a1ea:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 801a1ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a1f2:	69b9      	ldr	r1, [r7, #24]
 801a1f4:	440b      	add	r3, r1
 801a1f6:	7f1b      	ldrb	r3, [r3, #28]
 801a1f8:	429a      	cmp	r2, r3
 801a1fa:	f040 8082 	bne.w	801a302 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801a1fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a202:	3301      	adds	r3, #1
 801a204:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a208:	6a3b      	ldr	r3, [r7, #32]
 801a20a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a20e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a212:	429a      	cmp	r2, r3
 801a214:	d203      	bcs.n	801a21e <dhcp_recv+0x8a>
 801a216:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a21a:	2b05      	cmp	r3, #5
 801a21c:	d9e1      	bls.n	801a1e2 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801a21e:	69bb      	ldr	r3, [r7, #24]
 801a220:	685b      	ldr	r3, [r3, #4]
 801a222:	4618      	mov	r0, r3
 801a224:	f7f6 fc47 	bl	8010ab6 <lwip_htonl>
 801a228:	4602      	mov	r2, r0
 801a22a:	69fb      	ldr	r3, [r7, #28]
 801a22c:	681b      	ldr	r3, [r3, #0]
 801a22e:	429a      	cmp	r2, r3
 801a230:	d169      	bne.n	801a306 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 801a232:	69f9      	ldr	r1, [r7, #28]
 801a234:	6878      	ldr	r0, [r7, #4]
 801a236:	f7ff fcd9 	bl	8019bec <dhcp_parse_reply>
 801a23a:	4603      	mov	r3, r0
 801a23c:	2b00      	cmp	r3, #0
 801a23e:	d164      	bne.n	801a30a <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801a240:	4b39      	ldr	r3, [pc, #228]	@ (801a328 <dhcp_recv+0x194>)
 801a242:	785b      	ldrb	r3, [r3, #1]
 801a244:	2b00      	cmp	r3, #0
 801a246:	d062      	beq.n	801a30e <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 801a248:	687b      	ldr	r3, [r7, #4]
 801a24a:	685b      	ldr	r3, [r3, #4]
 801a24c:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801a24e:	4b37      	ldr	r3, [pc, #220]	@ (801a32c <dhcp_recv+0x198>)
 801a250:	685b      	ldr	r3, [r3, #4]
 801a252:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 801a254:	7cfb      	ldrb	r3, [r7, #19]
 801a256:	2b05      	cmp	r3, #5
 801a258:	d12a      	bne.n	801a2b0 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801a25a:	69fb      	ldr	r3, [r7, #28]
 801a25c:	795b      	ldrb	r3, [r3, #5]
 801a25e:	2b01      	cmp	r3, #1
 801a260:	d112      	bne.n	801a288 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 801a262:	6979      	ldr	r1, [r7, #20]
 801a264:	6a38      	ldr	r0, [r7, #32]
 801a266:	f7fe fe1d 	bl	8018ea4 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801a26a:	6a3b      	ldr	r3, [r7, #32]
 801a26c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801a270:	f003 0308 	and.w	r3, r3, #8
 801a274:	2b00      	cmp	r3, #0
 801a276:	d003      	beq.n	801a280 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 801a278:	6a38      	ldr	r0, [r7, #32]
 801a27a:	f7fe fb8b 	bl	8018994 <dhcp_check>
 801a27e:	e049      	b.n	801a314 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 801a280:	6a38      	ldr	r0, [r7, #32]
 801a282:	f7ff f86d 	bl	8019360 <dhcp_bind>
 801a286:	e045      	b.n	801a314 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801a288:	69fb      	ldr	r3, [r7, #28]
 801a28a:	795b      	ldrb	r3, [r3, #5]
 801a28c:	2b03      	cmp	r3, #3
 801a28e:	d007      	beq.n	801a2a0 <dhcp_recv+0x10c>
 801a290:	69fb      	ldr	r3, [r7, #28]
 801a292:	795b      	ldrb	r3, [r3, #5]
 801a294:	2b04      	cmp	r3, #4
 801a296:	d003      	beq.n	801a2a0 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 801a298:	69fb      	ldr	r3, [r7, #28]
 801a29a:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801a29c:	2b05      	cmp	r3, #5
 801a29e:	d139      	bne.n	801a314 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 801a2a0:	6979      	ldr	r1, [r7, #20]
 801a2a2:	6a38      	ldr	r0, [r7, #32]
 801a2a4:	f7fe fdfe 	bl	8018ea4 <dhcp_handle_ack>
      dhcp_bind(netif);
 801a2a8:	6a38      	ldr	r0, [r7, #32]
 801a2aa:	f7ff f859 	bl	8019360 <dhcp_bind>
 801a2ae:	e031      	b.n	801a314 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 801a2b0:	7cfb      	ldrb	r3, [r7, #19]
 801a2b2:	2b06      	cmp	r3, #6
 801a2b4:	d113      	bne.n	801a2de <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801a2b6:	69fb      	ldr	r3, [r7, #28]
 801a2b8:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801a2ba:	2b03      	cmp	r3, #3
 801a2bc:	d00b      	beq.n	801a2d6 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801a2be:	69fb      	ldr	r3, [r7, #28]
 801a2c0:	795b      	ldrb	r3, [r3, #5]
 801a2c2:	2b01      	cmp	r3, #1
 801a2c4:	d007      	beq.n	801a2d6 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801a2c6:	69fb      	ldr	r3, [r7, #28]
 801a2c8:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801a2ca:	2b04      	cmp	r3, #4
 801a2cc:	d003      	beq.n	801a2d6 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801a2ce:	69fb      	ldr	r3, [r7, #28]
 801a2d0:	795b      	ldrb	r3, [r3, #5]
 801a2d2:	2b05      	cmp	r3, #5
 801a2d4:	d103      	bne.n	801a2de <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 801a2d6:	6a38      	ldr	r0, [r7, #32]
 801a2d8:	f7fe fb42 	bl	8018960 <dhcp_handle_nak>
 801a2dc:	e01a      	b.n	801a314 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801a2de:	7cfb      	ldrb	r3, [r7, #19]
 801a2e0:	2b02      	cmp	r3, #2
 801a2e2:	d116      	bne.n	801a312 <dhcp_recv+0x17e>
 801a2e4:	69fb      	ldr	r3, [r7, #28]
 801a2e6:	795b      	ldrb	r3, [r3, #5]
 801a2e8:	2b06      	cmp	r3, #6
 801a2ea:	d112      	bne.n	801a312 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 801a2ec:	6979      	ldr	r1, [r7, #20]
 801a2ee:	6a38      	ldr	r0, [r7, #32]
 801a2f0:	f7fe fb84 	bl	80189fc <dhcp_handle_offer>
 801a2f4:	e00e      	b.n	801a314 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a2f6:	bf00      	nop
 801a2f8:	e00c      	b.n	801a314 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a2fa:	bf00      	nop
 801a2fc:	e00a      	b.n	801a314 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a2fe:	bf00      	nop
 801a300:	e008      	b.n	801a314 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 801a302:	bf00      	nop
 801a304:	e006      	b.n	801a314 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a306:	bf00      	nop
 801a308:	e004      	b.n	801a314 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a30a:	bf00      	nop
 801a30c:	e002      	b.n	801a314 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a30e:	bf00      	nop
 801a310:	e000      	b.n	801a314 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 801a312:	bf00      	nop
  pbuf_free(p);
 801a314:	6878      	ldr	r0, [r7, #4]
 801a316:	f7f8 f86f 	bl	80123f8 <pbuf_free>
}
 801a31a:	bf00      	nop
 801a31c:	3728      	adds	r7, #40	@ 0x28
 801a31e:	46bd      	mov	sp, r7
 801a320:	bd80      	pop	{r7, pc}
 801a322:	bf00      	nop
 801a324:	24009b14 	.word	0x24009b14
 801a328:	2400ccb4 	.word	0x2400ccb4
 801a32c:	2400cc94 	.word	0x2400cc94

0801a330 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801a330:	b580      	push	{r7, lr}
 801a332:	b088      	sub	sp, #32
 801a334:	af00      	add	r7, sp, #0
 801a336:	60f8      	str	r0, [r7, #12]
 801a338:	60b9      	str	r1, [r7, #8]
 801a33a:	603b      	str	r3, [r7, #0]
 801a33c:	4613      	mov	r3, r2
 801a33e:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801a340:	68fb      	ldr	r3, [r7, #12]
 801a342:	2b00      	cmp	r3, #0
 801a344:	d108      	bne.n	801a358 <dhcp_create_msg+0x28>
 801a346:	4b5f      	ldr	r3, [pc, #380]	@ (801a4c4 <dhcp_create_msg+0x194>)
 801a348:	f240 7269 	movw	r2, #1897	@ 0x769
 801a34c:	495e      	ldr	r1, [pc, #376]	@ (801a4c8 <dhcp_create_msg+0x198>)
 801a34e:	485f      	ldr	r0, [pc, #380]	@ (801a4cc <dhcp_create_msg+0x19c>)
 801a350:	f003 fa50 	bl	801d7f4 <iprintf>
 801a354:	2300      	movs	r3, #0
 801a356:	e0b1      	b.n	801a4bc <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801a358:	68bb      	ldr	r3, [r7, #8]
 801a35a:	2b00      	cmp	r3, #0
 801a35c:	d108      	bne.n	801a370 <dhcp_create_msg+0x40>
 801a35e:	4b59      	ldr	r3, [pc, #356]	@ (801a4c4 <dhcp_create_msg+0x194>)
 801a360:	f240 726a 	movw	r2, #1898	@ 0x76a
 801a364:	495a      	ldr	r1, [pc, #360]	@ (801a4d0 <dhcp_create_msg+0x1a0>)
 801a366:	4859      	ldr	r0, [pc, #356]	@ (801a4cc <dhcp_create_msg+0x19c>)
 801a368:	f003 fa44 	bl	801d7f4 <iprintf>
 801a36c:	2300      	movs	r3, #0
 801a36e:	e0a5      	b.n	801a4bc <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801a370:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a374:	f44f 719a 	mov.w	r1, #308	@ 0x134
 801a378:	2036      	movs	r0, #54	@ 0x36
 801a37a:	f7f7 fd59 	bl	8011e30 <pbuf_alloc>
 801a37e:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 801a380:	69bb      	ldr	r3, [r7, #24]
 801a382:	2b00      	cmp	r3, #0
 801a384:	d101      	bne.n	801a38a <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 801a386:	2300      	movs	r3, #0
 801a388:	e098      	b.n	801a4bc <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801a38a:	69bb      	ldr	r3, [r7, #24]
 801a38c:	895b      	ldrh	r3, [r3, #10]
 801a38e:	f5b3 7f9a 	cmp.w	r3, #308	@ 0x134
 801a392:	d206      	bcs.n	801a3a2 <dhcp_create_msg+0x72>
 801a394:	4b4b      	ldr	r3, [pc, #300]	@ (801a4c4 <dhcp_create_msg+0x194>)
 801a396:	f240 7271 	movw	r2, #1905	@ 0x771
 801a39a:	494e      	ldr	r1, [pc, #312]	@ (801a4d4 <dhcp_create_msg+0x1a4>)
 801a39c:	484b      	ldr	r0, [pc, #300]	@ (801a4cc <dhcp_create_msg+0x19c>)
 801a39e:	f003 fa29 	bl	801d7f4 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801a3a2:	79fb      	ldrb	r3, [r7, #7]
 801a3a4:	2b03      	cmp	r3, #3
 801a3a6:	d103      	bne.n	801a3b0 <dhcp_create_msg+0x80>
 801a3a8:	68bb      	ldr	r3, [r7, #8]
 801a3aa:	795b      	ldrb	r3, [r3, #5]
 801a3ac:	2b03      	cmp	r3, #3
 801a3ae:	d10d      	bne.n	801a3cc <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801a3b0:	68bb      	ldr	r3, [r7, #8]
 801a3b2:	799b      	ldrb	r3, [r3, #6]
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d105      	bne.n	801a3c4 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 801a3b8:	f002 fce4 	bl	801cd84 <rand>
 801a3bc:	4603      	mov	r3, r0
 801a3be:	461a      	mov	r2, r3
 801a3c0:	4b45      	ldr	r3, [pc, #276]	@ (801a4d8 <dhcp_create_msg+0x1a8>)
 801a3c2:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 801a3c4:	4b44      	ldr	r3, [pc, #272]	@ (801a4d8 <dhcp_create_msg+0x1a8>)
 801a3c6:	681a      	ldr	r2, [r3, #0]
 801a3c8:	68bb      	ldr	r3, [r7, #8]
 801a3ca:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801a3cc:	69bb      	ldr	r3, [r7, #24]
 801a3ce:	685b      	ldr	r3, [r3, #4]
 801a3d0:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801a3d2:	f44f 729a 	mov.w	r2, #308	@ 0x134
 801a3d6:	2100      	movs	r1, #0
 801a3d8:	6978      	ldr	r0, [r7, #20]
 801a3da:	f003 fb63 	bl	801daa4 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801a3de:	697b      	ldr	r3, [r7, #20]
 801a3e0:	2201      	movs	r2, #1
 801a3e2:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801a3e4:	697b      	ldr	r3, [r7, #20]
 801a3e6:	2201      	movs	r2, #1
 801a3e8:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801a3ea:	68fb      	ldr	r3, [r7, #12]
 801a3ec:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 801a3f0:	697b      	ldr	r3, [r7, #20]
 801a3f2:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801a3f4:	68bb      	ldr	r3, [r7, #8]
 801a3f6:	681b      	ldr	r3, [r3, #0]
 801a3f8:	4618      	mov	r0, r3
 801a3fa:	f7f6 fb5c 	bl	8010ab6 <lwip_htonl>
 801a3fe:	4602      	mov	r2, r0
 801a400:	697b      	ldr	r3, [r7, #20]
 801a402:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801a404:	79fb      	ldrb	r3, [r7, #7]
 801a406:	2b08      	cmp	r3, #8
 801a408:	d010      	beq.n	801a42c <dhcp_create_msg+0xfc>
 801a40a:	79fb      	ldrb	r3, [r7, #7]
 801a40c:	2b04      	cmp	r3, #4
 801a40e:	d00d      	beq.n	801a42c <dhcp_create_msg+0xfc>
 801a410:	79fb      	ldrb	r3, [r7, #7]
 801a412:	2b07      	cmp	r3, #7
 801a414:	d00a      	beq.n	801a42c <dhcp_create_msg+0xfc>
 801a416:	79fb      	ldrb	r3, [r7, #7]
 801a418:	2b03      	cmp	r3, #3
 801a41a:	d10c      	bne.n	801a436 <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801a41c:	68bb      	ldr	r3, [r7, #8]
 801a41e:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801a420:	2b05      	cmp	r3, #5
 801a422:	d003      	beq.n	801a42c <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801a424:	68bb      	ldr	r3, [r7, #8]
 801a426:	795b      	ldrb	r3, [r3, #5]
 801a428:	2b04      	cmp	r3, #4
 801a42a:	d104      	bne.n	801a436 <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801a42c:	68fb      	ldr	r3, [r7, #12]
 801a42e:	3304      	adds	r3, #4
 801a430:	681a      	ldr	r2, [r3, #0]
 801a432:	697b      	ldr	r3, [r7, #20]
 801a434:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801a436:	2300      	movs	r3, #0
 801a438:	83fb      	strh	r3, [r7, #30]
 801a43a:	e00c      	b.n	801a456 <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801a43c:	8bfa      	ldrh	r2, [r7, #30]
 801a43e:	8bfb      	ldrh	r3, [r7, #30]
 801a440:	68f9      	ldr	r1, [r7, #12]
 801a442:	440a      	add	r2, r1
 801a444:	f892 102a 	ldrb.w	r1, [r2, #42]	@ 0x2a
 801a448:	697a      	ldr	r2, [r7, #20]
 801a44a:	4413      	add	r3, r2
 801a44c:	460a      	mov	r2, r1
 801a44e:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801a450:	8bfb      	ldrh	r3, [r7, #30]
 801a452:	3301      	adds	r3, #1
 801a454:	83fb      	strh	r3, [r7, #30]
 801a456:	8bfb      	ldrh	r3, [r7, #30]
 801a458:	2b05      	cmp	r3, #5
 801a45a:	d9ef      	bls.n	801a43c <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801a45c:	697b      	ldr	r3, [r7, #20]
 801a45e:	2200      	movs	r2, #0
 801a460:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 801a464:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 801a468:	2200      	movs	r2, #0
 801a46a:	f062 027d 	orn	r2, r2, #125	@ 0x7d
 801a46e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 801a472:	2200      	movs	r2, #0
 801a474:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 801a478:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 801a47c:	2200      	movs	r2, #0
 801a47e:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 801a482:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 801a486:	697b      	ldr	r3, [r7, #20]
 801a488:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801a48c:	2301      	movs	r3, #1
 801a48e:	2235      	movs	r2, #53	@ 0x35
 801a490:	2000      	movs	r0, #0
 801a492:	f7ff fadb 	bl	8019a4c <dhcp_option>
 801a496:	4603      	mov	r3, r0
 801a498:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 801a49a:	697b      	ldr	r3, [r7, #20]
 801a49c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801a4a0:	79fa      	ldrb	r2, [r7, #7]
 801a4a2:	8a7b      	ldrh	r3, [r7, #18]
 801a4a4:	4618      	mov	r0, r3
 801a4a6:	f7ff fb05 	bl	8019ab4 <dhcp_option_byte>
 801a4aa:	4603      	mov	r3, r0
 801a4ac:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 801a4ae:	683b      	ldr	r3, [r7, #0]
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d002      	beq.n	801a4ba <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 801a4b4:	683b      	ldr	r3, [r7, #0]
 801a4b6:	8a7a      	ldrh	r2, [r7, #18]
 801a4b8:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801a4ba:	69bb      	ldr	r3, [r7, #24]
}
 801a4bc:	4618      	mov	r0, r3
 801a4be:	3720      	adds	r7, #32
 801a4c0:	46bd      	mov	sp, r7
 801a4c2:	bd80      	pop	{r7, pc}
 801a4c4:	08021ddc 	.word	0x08021ddc
 801a4c8:	080220fc 	.word	0x080220fc
 801a4cc:	08021e3c 	.word	0x08021e3c
 801a4d0:	0802211c 	.word	0x0802211c
 801a4d4:	0802213c 	.word	0x0802213c
 801a4d8:	2400ccc4 	.word	0x2400ccc4

0801a4dc <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801a4dc:	b580      	push	{r7, lr}
 801a4de:	b084      	sub	sp, #16
 801a4e0:	af00      	add	r7, sp, #0
 801a4e2:	4603      	mov	r3, r0
 801a4e4:	60b9      	str	r1, [r7, #8]
 801a4e6:	607a      	str	r2, [r7, #4]
 801a4e8:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 801a4ea:	89fb      	ldrh	r3, [r7, #14]
 801a4ec:	1c5a      	adds	r2, r3, #1
 801a4ee:	81fa      	strh	r2, [r7, #14]
 801a4f0:	461a      	mov	r2, r3
 801a4f2:	68bb      	ldr	r3, [r7, #8]
 801a4f4:	4413      	add	r3, r2
 801a4f6:	22ff      	movs	r2, #255	@ 0xff
 801a4f8:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801a4fa:	e007      	b.n	801a50c <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801a4fc:	89fb      	ldrh	r3, [r7, #14]
 801a4fe:	1c5a      	adds	r2, r3, #1
 801a500:	81fa      	strh	r2, [r7, #14]
 801a502:	461a      	mov	r2, r3
 801a504:	68bb      	ldr	r3, [r7, #8]
 801a506:	4413      	add	r3, r2
 801a508:	2200      	movs	r2, #0
 801a50a:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801a50c:	89fb      	ldrh	r3, [r7, #14]
 801a50e:	2b43      	cmp	r3, #67	@ 0x43
 801a510:	d904      	bls.n	801a51c <dhcp_option_trailer+0x40>
 801a512:	89fb      	ldrh	r3, [r7, #14]
 801a514:	f003 0303 	and.w	r3, r3, #3
 801a518:	2b00      	cmp	r3, #0
 801a51a:	d002      	beq.n	801a522 <dhcp_option_trailer+0x46>
 801a51c:	89fb      	ldrh	r3, [r7, #14]
 801a51e:	2b43      	cmp	r3, #67	@ 0x43
 801a520:	d9ec      	bls.n	801a4fc <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801a522:	89fb      	ldrh	r3, [r7, #14]
 801a524:	33f0      	adds	r3, #240	@ 0xf0
 801a526:	b29b      	uxth	r3, r3
 801a528:	4619      	mov	r1, r3
 801a52a:	6878      	ldr	r0, [r7, #4]
 801a52c:	f7f7 fdde 	bl	80120ec <pbuf_realloc>
}
 801a530:	bf00      	nop
 801a532:	3710      	adds	r7, #16
 801a534:	46bd      	mov	sp, r7
 801a536:	bd80      	pop	{r7, pc}

0801a538 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 801a538:	b480      	push	{r7}
 801a53a:	b085      	sub	sp, #20
 801a53c:	af00      	add	r7, sp, #0
 801a53e:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 801a540:	687b      	ldr	r3, [r7, #4]
 801a542:	2b00      	cmp	r3, #0
 801a544:	d017      	beq.n	801a576 <dhcp_supplied_address+0x3e>
 801a546:	687b      	ldr	r3, [r7, #4]
 801a548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d013      	beq.n	801a576 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a552:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801a554:	68fb      	ldr	r3, [r7, #12]
 801a556:	795b      	ldrb	r3, [r3, #5]
 801a558:	2b0a      	cmp	r3, #10
 801a55a:	d007      	beq.n	801a56c <dhcp_supplied_address+0x34>
 801a55c:	68fb      	ldr	r3, [r7, #12]
 801a55e:	795b      	ldrb	r3, [r3, #5]
 801a560:	2b05      	cmp	r3, #5
 801a562:	d003      	beq.n	801a56c <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 801a564:	68fb      	ldr	r3, [r7, #12]
 801a566:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801a568:	2b04      	cmp	r3, #4
 801a56a:	d101      	bne.n	801a570 <dhcp_supplied_address+0x38>
 801a56c:	2301      	movs	r3, #1
 801a56e:	e000      	b.n	801a572 <dhcp_supplied_address+0x3a>
 801a570:	2300      	movs	r3, #0
 801a572:	b2db      	uxtb	r3, r3
 801a574:	e000      	b.n	801a578 <dhcp_supplied_address+0x40>
  }
  return 0;
 801a576:	2300      	movs	r3, #0
}
 801a578:	4618      	mov	r0, r3
 801a57a:	3714      	adds	r7, #20
 801a57c:	46bd      	mov	sp, r7
 801a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a582:	4770      	bx	lr

0801a584 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a584:	b580      	push	{r7, lr}
 801a586:	b082      	sub	sp, #8
 801a588:	af00      	add	r7, sp, #0
 801a58a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a58c:	4915      	ldr	r1, [pc, #84]	@ (801a5e4 <etharp_free_entry+0x60>)
 801a58e:	687a      	ldr	r2, [r7, #4]
 801a590:	4613      	mov	r3, r2
 801a592:	005b      	lsls	r3, r3, #1
 801a594:	4413      	add	r3, r2
 801a596:	00db      	lsls	r3, r3, #3
 801a598:	440b      	add	r3, r1
 801a59a:	681b      	ldr	r3, [r3, #0]
 801a59c:	2b00      	cmp	r3, #0
 801a59e:	d013      	beq.n	801a5c8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a5a0:	4910      	ldr	r1, [pc, #64]	@ (801a5e4 <etharp_free_entry+0x60>)
 801a5a2:	687a      	ldr	r2, [r7, #4]
 801a5a4:	4613      	mov	r3, r2
 801a5a6:	005b      	lsls	r3, r3, #1
 801a5a8:	4413      	add	r3, r2
 801a5aa:	00db      	lsls	r3, r3, #3
 801a5ac:	440b      	add	r3, r1
 801a5ae:	681b      	ldr	r3, [r3, #0]
 801a5b0:	4618      	mov	r0, r3
 801a5b2:	f7f7 ff21 	bl	80123f8 <pbuf_free>
    arp_table[i].q = NULL;
 801a5b6:	490b      	ldr	r1, [pc, #44]	@ (801a5e4 <etharp_free_entry+0x60>)
 801a5b8:	687a      	ldr	r2, [r7, #4]
 801a5ba:	4613      	mov	r3, r2
 801a5bc:	005b      	lsls	r3, r3, #1
 801a5be:	4413      	add	r3, r2
 801a5c0:	00db      	lsls	r3, r3, #3
 801a5c2:	440b      	add	r3, r1
 801a5c4:	2200      	movs	r2, #0
 801a5c6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801a5c8:	4906      	ldr	r1, [pc, #24]	@ (801a5e4 <etharp_free_entry+0x60>)
 801a5ca:	687a      	ldr	r2, [r7, #4]
 801a5cc:	4613      	mov	r3, r2
 801a5ce:	005b      	lsls	r3, r3, #1
 801a5d0:	4413      	add	r3, r2
 801a5d2:	00db      	lsls	r3, r3, #3
 801a5d4:	440b      	add	r3, r1
 801a5d6:	3314      	adds	r3, #20
 801a5d8:	2200      	movs	r2, #0
 801a5da:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801a5dc:	bf00      	nop
 801a5de:	3708      	adds	r7, #8
 801a5e0:	46bd      	mov	sp, r7
 801a5e2:	bd80      	pop	{r7, pc}
 801a5e4:	2400ccc8 	.word	0x2400ccc8

0801a5e8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801a5e8:	b580      	push	{r7, lr}
 801a5ea:	b082      	sub	sp, #8
 801a5ec:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a5ee:	2300      	movs	r3, #0
 801a5f0:	607b      	str	r3, [r7, #4]
 801a5f2:	e096      	b.n	801a722 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801a5f4:	494f      	ldr	r1, [pc, #316]	@ (801a734 <etharp_tmr+0x14c>)
 801a5f6:	687a      	ldr	r2, [r7, #4]
 801a5f8:	4613      	mov	r3, r2
 801a5fa:	005b      	lsls	r3, r3, #1
 801a5fc:	4413      	add	r3, r2
 801a5fe:	00db      	lsls	r3, r3, #3
 801a600:	440b      	add	r3, r1
 801a602:	3314      	adds	r3, #20
 801a604:	781b      	ldrb	r3, [r3, #0]
 801a606:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801a608:	78fb      	ldrb	r3, [r7, #3]
 801a60a:	2b00      	cmp	r3, #0
 801a60c:	f000 8086 	beq.w	801a71c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801a610:	4948      	ldr	r1, [pc, #288]	@ (801a734 <etharp_tmr+0x14c>)
 801a612:	687a      	ldr	r2, [r7, #4]
 801a614:	4613      	mov	r3, r2
 801a616:	005b      	lsls	r3, r3, #1
 801a618:	4413      	add	r3, r2
 801a61a:	00db      	lsls	r3, r3, #3
 801a61c:	440b      	add	r3, r1
 801a61e:	3312      	adds	r3, #18
 801a620:	881b      	ldrh	r3, [r3, #0]
 801a622:	3301      	adds	r3, #1
 801a624:	b298      	uxth	r0, r3
 801a626:	4943      	ldr	r1, [pc, #268]	@ (801a734 <etharp_tmr+0x14c>)
 801a628:	687a      	ldr	r2, [r7, #4]
 801a62a:	4613      	mov	r3, r2
 801a62c:	005b      	lsls	r3, r3, #1
 801a62e:	4413      	add	r3, r2
 801a630:	00db      	lsls	r3, r3, #3
 801a632:	440b      	add	r3, r1
 801a634:	3312      	adds	r3, #18
 801a636:	4602      	mov	r2, r0
 801a638:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a63a:	493e      	ldr	r1, [pc, #248]	@ (801a734 <etharp_tmr+0x14c>)
 801a63c:	687a      	ldr	r2, [r7, #4]
 801a63e:	4613      	mov	r3, r2
 801a640:	005b      	lsls	r3, r3, #1
 801a642:	4413      	add	r3, r2
 801a644:	00db      	lsls	r3, r3, #3
 801a646:	440b      	add	r3, r1
 801a648:	3312      	adds	r3, #18
 801a64a:	881b      	ldrh	r3, [r3, #0]
 801a64c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801a650:	d215      	bcs.n	801a67e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a652:	4938      	ldr	r1, [pc, #224]	@ (801a734 <etharp_tmr+0x14c>)
 801a654:	687a      	ldr	r2, [r7, #4]
 801a656:	4613      	mov	r3, r2
 801a658:	005b      	lsls	r3, r3, #1
 801a65a:	4413      	add	r3, r2
 801a65c:	00db      	lsls	r3, r3, #3
 801a65e:	440b      	add	r3, r1
 801a660:	3314      	adds	r3, #20
 801a662:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a664:	2b01      	cmp	r3, #1
 801a666:	d10e      	bne.n	801a686 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801a668:	4932      	ldr	r1, [pc, #200]	@ (801a734 <etharp_tmr+0x14c>)
 801a66a:	687a      	ldr	r2, [r7, #4]
 801a66c:	4613      	mov	r3, r2
 801a66e:	005b      	lsls	r3, r3, #1
 801a670:	4413      	add	r3, r2
 801a672:	00db      	lsls	r3, r3, #3
 801a674:	440b      	add	r3, r1
 801a676:	3312      	adds	r3, #18
 801a678:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a67a:	2b04      	cmp	r3, #4
 801a67c:	d903      	bls.n	801a686 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801a67e:	6878      	ldr	r0, [r7, #4]
 801a680:	f7ff ff80 	bl	801a584 <etharp_free_entry>
 801a684:	e04a      	b.n	801a71c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801a686:	492b      	ldr	r1, [pc, #172]	@ (801a734 <etharp_tmr+0x14c>)
 801a688:	687a      	ldr	r2, [r7, #4]
 801a68a:	4613      	mov	r3, r2
 801a68c:	005b      	lsls	r3, r3, #1
 801a68e:	4413      	add	r3, r2
 801a690:	00db      	lsls	r3, r3, #3
 801a692:	440b      	add	r3, r1
 801a694:	3314      	adds	r3, #20
 801a696:	781b      	ldrb	r3, [r3, #0]
 801a698:	2b03      	cmp	r3, #3
 801a69a:	d10a      	bne.n	801a6b2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801a69c:	4925      	ldr	r1, [pc, #148]	@ (801a734 <etharp_tmr+0x14c>)
 801a69e:	687a      	ldr	r2, [r7, #4]
 801a6a0:	4613      	mov	r3, r2
 801a6a2:	005b      	lsls	r3, r3, #1
 801a6a4:	4413      	add	r3, r2
 801a6a6:	00db      	lsls	r3, r3, #3
 801a6a8:	440b      	add	r3, r1
 801a6aa:	3314      	adds	r3, #20
 801a6ac:	2204      	movs	r2, #4
 801a6ae:	701a      	strb	r2, [r3, #0]
 801a6b0:	e034      	b.n	801a71c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801a6b2:	4920      	ldr	r1, [pc, #128]	@ (801a734 <etharp_tmr+0x14c>)
 801a6b4:	687a      	ldr	r2, [r7, #4]
 801a6b6:	4613      	mov	r3, r2
 801a6b8:	005b      	lsls	r3, r3, #1
 801a6ba:	4413      	add	r3, r2
 801a6bc:	00db      	lsls	r3, r3, #3
 801a6be:	440b      	add	r3, r1
 801a6c0:	3314      	adds	r3, #20
 801a6c2:	781b      	ldrb	r3, [r3, #0]
 801a6c4:	2b04      	cmp	r3, #4
 801a6c6:	d10a      	bne.n	801a6de <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801a6c8:	491a      	ldr	r1, [pc, #104]	@ (801a734 <etharp_tmr+0x14c>)
 801a6ca:	687a      	ldr	r2, [r7, #4]
 801a6cc:	4613      	mov	r3, r2
 801a6ce:	005b      	lsls	r3, r3, #1
 801a6d0:	4413      	add	r3, r2
 801a6d2:	00db      	lsls	r3, r3, #3
 801a6d4:	440b      	add	r3, r1
 801a6d6:	3314      	adds	r3, #20
 801a6d8:	2202      	movs	r2, #2
 801a6da:	701a      	strb	r2, [r3, #0]
 801a6dc:	e01e      	b.n	801a71c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a6de:	4915      	ldr	r1, [pc, #84]	@ (801a734 <etharp_tmr+0x14c>)
 801a6e0:	687a      	ldr	r2, [r7, #4]
 801a6e2:	4613      	mov	r3, r2
 801a6e4:	005b      	lsls	r3, r3, #1
 801a6e6:	4413      	add	r3, r2
 801a6e8:	00db      	lsls	r3, r3, #3
 801a6ea:	440b      	add	r3, r1
 801a6ec:	3314      	adds	r3, #20
 801a6ee:	781b      	ldrb	r3, [r3, #0]
 801a6f0:	2b01      	cmp	r3, #1
 801a6f2:	d113      	bne.n	801a71c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801a6f4:	490f      	ldr	r1, [pc, #60]	@ (801a734 <etharp_tmr+0x14c>)
 801a6f6:	687a      	ldr	r2, [r7, #4]
 801a6f8:	4613      	mov	r3, r2
 801a6fa:	005b      	lsls	r3, r3, #1
 801a6fc:	4413      	add	r3, r2
 801a6fe:	00db      	lsls	r3, r3, #3
 801a700:	440b      	add	r3, r1
 801a702:	3308      	adds	r3, #8
 801a704:	6818      	ldr	r0, [r3, #0]
 801a706:	687a      	ldr	r2, [r7, #4]
 801a708:	4613      	mov	r3, r2
 801a70a:	005b      	lsls	r3, r3, #1
 801a70c:	4413      	add	r3, r2
 801a70e:	00db      	lsls	r3, r3, #3
 801a710:	4a08      	ldr	r2, [pc, #32]	@ (801a734 <etharp_tmr+0x14c>)
 801a712:	4413      	add	r3, r2
 801a714:	3304      	adds	r3, #4
 801a716:	4619      	mov	r1, r3
 801a718:	f000 fe72 	bl	801b400 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a71c:	687b      	ldr	r3, [r7, #4]
 801a71e:	3301      	adds	r3, #1
 801a720:	607b      	str	r3, [r7, #4]
 801a722:	687b      	ldr	r3, [r7, #4]
 801a724:	2b09      	cmp	r3, #9
 801a726:	f77f af65 	ble.w	801a5f4 <etharp_tmr+0xc>
      }
    }
  }
}
 801a72a:	bf00      	nop
 801a72c:	bf00      	nop
 801a72e:	3708      	adds	r7, #8
 801a730:	46bd      	mov	sp, r7
 801a732:	bd80      	pop	{r7, pc}
 801a734:	2400ccc8 	.word	0x2400ccc8

0801a738 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801a738:	b580      	push	{r7, lr}
 801a73a:	b08a      	sub	sp, #40	@ 0x28
 801a73c:	af00      	add	r7, sp, #0
 801a73e:	60f8      	str	r0, [r7, #12]
 801a740:	460b      	mov	r3, r1
 801a742:	607a      	str	r2, [r7, #4]
 801a744:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801a746:	230a      	movs	r3, #10
 801a748:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a74a:	230a      	movs	r3, #10
 801a74c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801a74e:	230a      	movs	r3, #10
 801a750:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801a752:	2300      	movs	r3, #0
 801a754:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801a756:	230a      	movs	r3, #10
 801a758:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801a75a:	2300      	movs	r3, #0
 801a75c:	83bb      	strh	r3, [r7, #28]
 801a75e:	2300      	movs	r3, #0
 801a760:	837b      	strh	r3, [r7, #26]
 801a762:	2300      	movs	r3, #0
 801a764:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a766:	2300      	movs	r3, #0
 801a768:	843b      	strh	r3, [r7, #32]
 801a76a:	e0ae      	b.n	801a8ca <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801a76c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a770:	49a6      	ldr	r1, [pc, #664]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a772:	4613      	mov	r3, r2
 801a774:	005b      	lsls	r3, r3, #1
 801a776:	4413      	add	r3, r2
 801a778:	00db      	lsls	r3, r3, #3
 801a77a:	440b      	add	r3, r1
 801a77c:	3314      	adds	r3, #20
 801a77e:	781b      	ldrb	r3, [r3, #0]
 801a780:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801a782:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a786:	2b0a      	cmp	r3, #10
 801a788:	d105      	bne.n	801a796 <etharp_find_entry+0x5e>
 801a78a:	7dfb      	ldrb	r3, [r7, #23]
 801a78c:	2b00      	cmp	r3, #0
 801a78e:	d102      	bne.n	801a796 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801a790:	8c3b      	ldrh	r3, [r7, #32]
 801a792:	847b      	strh	r3, [r7, #34]	@ 0x22
 801a794:	e095      	b.n	801a8c2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801a796:	7dfb      	ldrb	r3, [r7, #23]
 801a798:	2b00      	cmp	r3, #0
 801a79a:	f000 8092 	beq.w	801a8c2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801a79e:	7dfb      	ldrb	r3, [r7, #23]
 801a7a0:	2b01      	cmp	r3, #1
 801a7a2:	d009      	beq.n	801a7b8 <etharp_find_entry+0x80>
 801a7a4:	7dfb      	ldrb	r3, [r7, #23]
 801a7a6:	2b01      	cmp	r3, #1
 801a7a8:	d806      	bhi.n	801a7b8 <etharp_find_entry+0x80>
 801a7aa:	4b99      	ldr	r3, [pc, #612]	@ (801aa10 <etharp_find_entry+0x2d8>)
 801a7ac:	f240 1223 	movw	r2, #291	@ 0x123
 801a7b0:	4998      	ldr	r1, [pc, #608]	@ (801aa14 <etharp_find_entry+0x2dc>)
 801a7b2:	4899      	ldr	r0, [pc, #612]	@ (801aa18 <etharp_find_entry+0x2e0>)
 801a7b4:	f003 f81e 	bl	801d7f4 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801a7b8:	68fb      	ldr	r3, [r7, #12]
 801a7ba:	2b00      	cmp	r3, #0
 801a7bc:	d020      	beq.n	801a800 <etharp_find_entry+0xc8>
 801a7be:	68fb      	ldr	r3, [r7, #12]
 801a7c0:	6819      	ldr	r1, [r3, #0]
 801a7c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a7c6:	4891      	ldr	r0, [pc, #580]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a7c8:	4613      	mov	r3, r2
 801a7ca:	005b      	lsls	r3, r3, #1
 801a7cc:	4413      	add	r3, r2
 801a7ce:	00db      	lsls	r3, r3, #3
 801a7d0:	4403      	add	r3, r0
 801a7d2:	3304      	adds	r3, #4
 801a7d4:	681b      	ldr	r3, [r3, #0]
 801a7d6:	4299      	cmp	r1, r3
 801a7d8:	d112      	bne.n	801a800 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a7da:	687b      	ldr	r3, [r7, #4]
 801a7dc:	2b00      	cmp	r3, #0
 801a7de:	d00c      	beq.n	801a7fa <etharp_find_entry+0xc2>
 801a7e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a7e4:	4989      	ldr	r1, [pc, #548]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a7e6:	4613      	mov	r3, r2
 801a7e8:	005b      	lsls	r3, r3, #1
 801a7ea:	4413      	add	r3, r2
 801a7ec:	00db      	lsls	r3, r3, #3
 801a7ee:	440b      	add	r3, r1
 801a7f0:	3308      	adds	r3, #8
 801a7f2:	681b      	ldr	r3, [r3, #0]
 801a7f4:	687a      	ldr	r2, [r7, #4]
 801a7f6:	429a      	cmp	r2, r3
 801a7f8:	d102      	bne.n	801a800 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a7fa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a7fe:	e100      	b.n	801aa02 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a800:	7dfb      	ldrb	r3, [r7, #23]
 801a802:	2b01      	cmp	r3, #1
 801a804:	d140      	bne.n	801a888 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a806:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a80a:	4980      	ldr	r1, [pc, #512]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a80c:	4613      	mov	r3, r2
 801a80e:	005b      	lsls	r3, r3, #1
 801a810:	4413      	add	r3, r2
 801a812:	00db      	lsls	r3, r3, #3
 801a814:	440b      	add	r3, r1
 801a816:	681b      	ldr	r3, [r3, #0]
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d01a      	beq.n	801a852 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a81c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a820:	497a      	ldr	r1, [pc, #488]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a822:	4613      	mov	r3, r2
 801a824:	005b      	lsls	r3, r3, #1
 801a826:	4413      	add	r3, r2
 801a828:	00db      	lsls	r3, r3, #3
 801a82a:	440b      	add	r3, r1
 801a82c:	3312      	adds	r3, #18
 801a82e:	881b      	ldrh	r3, [r3, #0]
 801a830:	8bba      	ldrh	r2, [r7, #28]
 801a832:	429a      	cmp	r2, r3
 801a834:	d845      	bhi.n	801a8c2 <etharp_find_entry+0x18a>
            old_queue = i;
 801a836:	8c3b      	ldrh	r3, [r7, #32]
 801a838:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a83a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a83e:	4973      	ldr	r1, [pc, #460]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a840:	4613      	mov	r3, r2
 801a842:	005b      	lsls	r3, r3, #1
 801a844:	4413      	add	r3, r2
 801a846:	00db      	lsls	r3, r3, #3
 801a848:	440b      	add	r3, r1
 801a84a:	3312      	adds	r3, #18
 801a84c:	881b      	ldrh	r3, [r3, #0]
 801a84e:	83bb      	strh	r3, [r7, #28]
 801a850:	e037      	b.n	801a8c2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a852:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a856:	496d      	ldr	r1, [pc, #436]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a858:	4613      	mov	r3, r2
 801a85a:	005b      	lsls	r3, r3, #1
 801a85c:	4413      	add	r3, r2
 801a85e:	00db      	lsls	r3, r3, #3
 801a860:	440b      	add	r3, r1
 801a862:	3312      	adds	r3, #18
 801a864:	881b      	ldrh	r3, [r3, #0]
 801a866:	8b7a      	ldrh	r2, [r7, #26]
 801a868:	429a      	cmp	r2, r3
 801a86a:	d82a      	bhi.n	801a8c2 <etharp_find_entry+0x18a>
            old_pending = i;
 801a86c:	8c3b      	ldrh	r3, [r7, #32]
 801a86e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801a870:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a874:	4965      	ldr	r1, [pc, #404]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a876:	4613      	mov	r3, r2
 801a878:	005b      	lsls	r3, r3, #1
 801a87a:	4413      	add	r3, r2
 801a87c:	00db      	lsls	r3, r3, #3
 801a87e:	440b      	add	r3, r1
 801a880:	3312      	adds	r3, #18
 801a882:	881b      	ldrh	r3, [r3, #0]
 801a884:	837b      	strh	r3, [r7, #26]
 801a886:	e01c      	b.n	801a8c2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a888:	7dfb      	ldrb	r3, [r7, #23]
 801a88a:	2b01      	cmp	r3, #1
 801a88c:	d919      	bls.n	801a8c2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a88e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a892:	495e      	ldr	r1, [pc, #376]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a894:	4613      	mov	r3, r2
 801a896:	005b      	lsls	r3, r3, #1
 801a898:	4413      	add	r3, r2
 801a89a:	00db      	lsls	r3, r3, #3
 801a89c:	440b      	add	r3, r1
 801a89e:	3312      	adds	r3, #18
 801a8a0:	881b      	ldrh	r3, [r3, #0]
 801a8a2:	8b3a      	ldrh	r2, [r7, #24]
 801a8a4:	429a      	cmp	r2, r3
 801a8a6:	d80c      	bhi.n	801a8c2 <etharp_find_entry+0x18a>
            old_stable = i;
 801a8a8:	8c3b      	ldrh	r3, [r7, #32]
 801a8aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801a8ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a8b0:	4956      	ldr	r1, [pc, #344]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a8b2:	4613      	mov	r3, r2
 801a8b4:	005b      	lsls	r3, r3, #1
 801a8b6:	4413      	add	r3, r2
 801a8b8:	00db      	lsls	r3, r3, #3
 801a8ba:	440b      	add	r3, r1
 801a8bc:	3312      	adds	r3, #18
 801a8be:	881b      	ldrh	r3, [r3, #0]
 801a8c0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a8c2:	8c3b      	ldrh	r3, [r7, #32]
 801a8c4:	3301      	adds	r3, #1
 801a8c6:	b29b      	uxth	r3, r3
 801a8c8:	843b      	strh	r3, [r7, #32]
 801a8ca:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a8ce:	2b09      	cmp	r3, #9
 801a8d0:	f77f af4c 	ble.w	801a76c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a8d4:	7afb      	ldrb	r3, [r7, #11]
 801a8d6:	f003 0302 	and.w	r3, r3, #2
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d108      	bne.n	801a8f0 <etharp_find_entry+0x1b8>
 801a8de:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a8e2:	2b0a      	cmp	r3, #10
 801a8e4:	d107      	bne.n	801a8f6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a8e6:	7afb      	ldrb	r3, [r7, #11]
 801a8e8:	f003 0301 	and.w	r3, r3, #1
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d102      	bne.n	801a8f6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a8f0:	f04f 33ff 	mov.w	r3, #4294967295
 801a8f4:	e085      	b.n	801aa02 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a8f6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a8fa:	2b09      	cmp	r3, #9
 801a8fc:	dc02      	bgt.n	801a904 <etharp_find_entry+0x1cc>
    i = empty;
 801a8fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801a900:	843b      	strh	r3, [r7, #32]
 801a902:	e039      	b.n	801a978 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a904:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801a908:	2b09      	cmp	r3, #9
 801a90a:	dc14      	bgt.n	801a936 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a90c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a90e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a910:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a914:	493d      	ldr	r1, [pc, #244]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a916:	4613      	mov	r3, r2
 801a918:	005b      	lsls	r3, r3, #1
 801a91a:	4413      	add	r3, r2
 801a91c:	00db      	lsls	r3, r3, #3
 801a91e:	440b      	add	r3, r1
 801a920:	681b      	ldr	r3, [r3, #0]
 801a922:	2b00      	cmp	r3, #0
 801a924:	d018      	beq.n	801a958 <etharp_find_entry+0x220>
 801a926:	4b3a      	ldr	r3, [pc, #232]	@ (801aa10 <etharp_find_entry+0x2d8>)
 801a928:	f240 126d 	movw	r2, #365	@ 0x16d
 801a92c:	493b      	ldr	r1, [pc, #236]	@ (801aa1c <etharp_find_entry+0x2e4>)
 801a92e:	483a      	ldr	r0, [pc, #232]	@ (801aa18 <etharp_find_entry+0x2e0>)
 801a930:	f002 ff60 	bl	801d7f4 <iprintf>
 801a934:	e010      	b.n	801a958 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a936:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801a93a:	2b09      	cmp	r3, #9
 801a93c:	dc02      	bgt.n	801a944 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a93e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a940:	843b      	strh	r3, [r7, #32]
 801a942:	e009      	b.n	801a958 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a944:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a948:	2b09      	cmp	r3, #9
 801a94a:	dc02      	bgt.n	801a952 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a94c:	8bfb      	ldrh	r3, [r7, #30]
 801a94e:	843b      	strh	r3, [r7, #32]
 801a950:	e002      	b.n	801a958 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a952:	f04f 33ff 	mov.w	r3, #4294967295
 801a956:	e054      	b.n	801aa02 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a958:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a95c:	2b09      	cmp	r3, #9
 801a95e:	dd06      	ble.n	801a96e <etharp_find_entry+0x236>
 801a960:	4b2b      	ldr	r3, [pc, #172]	@ (801aa10 <etharp_find_entry+0x2d8>)
 801a962:	f240 127f 	movw	r2, #383	@ 0x17f
 801a966:	492e      	ldr	r1, [pc, #184]	@ (801aa20 <etharp_find_entry+0x2e8>)
 801a968:	482b      	ldr	r0, [pc, #172]	@ (801aa18 <etharp_find_entry+0x2e0>)
 801a96a:	f002 ff43 	bl	801d7f4 <iprintf>
    etharp_free_entry(i);
 801a96e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a972:	4618      	mov	r0, r3
 801a974:	f7ff fe06 	bl	801a584 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a978:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a97c:	2b09      	cmp	r3, #9
 801a97e:	dd06      	ble.n	801a98e <etharp_find_entry+0x256>
 801a980:	4b23      	ldr	r3, [pc, #140]	@ (801aa10 <etharp_find_entry+0x2d8>)
 801a982:	f240 1283 	movw	r2, #387	@ 0x183
 801a986:	4926      	ldr	r1, [pc, #152]	@ (801aa20 <etharp_find_entry+0x2e8>)
 801a988:	4823      	ldr	r0, [pc, #140]	@ (801aa18 <etharp_find_entry+0x2e0>)
 801a98a:	f002 ff33 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a98e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a992:	491e      	ldr	r1, [pc, #120]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a994:	4613      	mov	r3, r2
 801a996:	005b      	lsls	r3, r3, #1
 801a998:	4413      	add	r3, r2
 801a99a:	00db      	lsls	r3, r3, #3
 801a99c:	440b      	add	r3, r1
 801a99e:	3314      	adds	r3, #20
 801a9a0:	781b      	ldrb	r3, [r3, #0]
 801a9a2:	2b00      	cmp	r3, #0
 801a9a4:	d006      	beq.n	801a9b4 <etharp_find_entry+0x27c>
 801a9a6:	4b1a      	ldr	r3, [pc, #104]	@ (801aa10 <etharp_find_entry+0x2d8>)
 801a9a8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801a9ac:	491d      	ldr	r1, [pc, #116]	@ (801aa24 <etharp_find_entry+0x2ec>)
 801a9ae:	481a      	ldr	r0, [pc, #104]	@ (801aa18 <etharp_find_entry+0x2e0>)
 801a9b0:	f002 ff20 	bl	801d7f4 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a9b4:	68fb      	ldr	r3, [r7, #12]
 801a9b6:	2b00      	cmp	r3, #0
 801a9b8:	d00b      	beq.n	801a9d2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a9ba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a9be:	68fb      	ldr	r3, [r7, #12]
 801a9c0:	6819      	ldr	r1, [r3, #0]
 801a9c2:	4812      	ldr	r0, [pc, #72]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a9c4:	4613      	mov	r3, r2
 801a9c6:	005b      	lsls	r3, r3, #1
 801a9c8:	4413      	add	r3, r2
 801a9ca:	00db      	lsls	r3, r3, #3
 801a9cc:	4403      	add	r3, r0
 801a9ce:	3304      	adds	r3, #4
 801a9d0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a9d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a9d6:	490d      	ldr	r1, [pc, #52]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a9d8:	4613      	mov	r3, r2
 801a9da:	005b      	lsls	r3, r3, #1
 801a9dc:	4413      	add	r3, r2
 801a9de:	00db      	lsls	r3, r3, #3
 801a9e0:	440b      	add	r3, r1
 801a9e2:	3312      	adds	r3, #18
 801a9e4:	2200      	movs	r2, #0
 801a9e6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a9e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a9ec:	4907      	ldr	r1, [pc, #28]	@ (801aa0c <etharp_find_entry+0x2d4>)
 801a9ee:	4613      	mov	r3, r2
 801a9f0:	005b      	lsls	r3, r3, #1
 801a9f2:	4413      	add	r3, r2
 801a9f4:	00db      	lsls	r3, r3, #3
 801a9f6:	440b      	add	r3, r1
 801a9f8:	3308      	adds	r3, #8
 801a9fa:	687a      	ldr	r2, [r7, #4]
 801a9fc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a9fe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801aa02:	4618      	mov	r0, r3
 801aa04:	3728      	adds	r7, #40	@ 0x28
 801aa06:	46bd      	mov	sp, r7
 801aa08:	bd80      	pop	{r7, pc}
 801aa0a:	bf00      	nop
 801aa0c:	2400ccc8 	.word	0x2400ccc8
 801aa10:	0802217c 	.word	0x0802217c
 801aa14:	080221b4 	.word	0x080221b4
 801aa18:	080221f4 	.word	0x080221f4
 801aa1c:	0802221c 	.word	0x0802221c
 801aa20:	08022234 	.word	0x08022234
 801aa24:	08022248 	.word	0x08022248

0801aa28 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801aa28:	b580      	push	{r7, lr}
 801aa2a:	b088      	sub	sp, #32
 801aa2c:	af02      	add	r7, sp, #8
 801aa2e:	60f8      	str	r0, [r7, #12]
 801aa30:	60b9      	str	r1, [r7, #8]
 801aa32:	607a      	str	r2, [r7, #4]
 801aa34:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801aa36:	68fb      	ldr	r3, [r7, #12]
 801aa38:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801aa3c:	2b06      	cmp	r3, #6
 801aa3e:	d006      	beq.n	801aa4e <etharp_update_arp_entry+0x26>
 801aa40:	4b48      	ldr	r3, [pc, #288]	@ (801ab64 <etharp_update_arp_entry+0x13c>)
 801aa42:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801aa46:	4948      	ldr	r1, [pc, #288]	@ (801ab68 <etharp_update_arp_entry+0x140>)
 801aa48:	4848      	ldr	r0, [pc, #288]	@ (801ab6c <etharp_update_arp_entry+0x144>)
 801aa4a:	f002 fed3 	bl	801d7f4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801aa4e:	68bb      	ldr	r3, [r7, #8]
 801aa50:	2b00      	cmp	r3, #0
 801aa52:	d012      	beq.n	801aa7a <etharp_update_arp_entry+0x52>
 801aa54:	68bb      	ldr	r3, [r7, #8]
 801aa56:	681b      	ldr	r3, [r3, #0]
 801aa58:	2b00      	cmp	r3, #0
 801aa5a:	d00e      	beq.n	801aa7a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801aa5c:	68bb      	ldr	r3, [r7, #8]
 801aa5e:	681b      	ldr	r3, [r3, #0]
 801aa60:	68f9      	ldr	r1, [r7, #12]
 801aa62:	4618      	mov	r0, r3
 801aa64:	f001 f946 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801aa68:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801aa6a:	2b00      	cmp	r3, #0
 801aa6c:	d105      	bne.n	801aa7a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801aa6e:	68bb      	ldr	r3, [r7, #8]
 801aa70:	681b      	ldr	r3, [r3, #0]
 801aa72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801aa76:	2be0      	cmp	r3, #224	@ 0xe0
 801aa78:	d102      	bne.n	801aa80 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801aa7a:	f06f 030f 	mvn.w	r3, #15
 801aa7e:	e06c      	b.n	801ab5a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801aa80:	78fb      	ldrb	r3, [r7, #3]
 801aa82:	68fa      	ldr	r2, [r7, #12]
 801aa84:	4619      	mov	r1, r3
 801aa86:	68b8      	ldr	r0, [r7, #8]
 801aa88:	f7ff fe56 	bl	801a738 <etharp_find_entry>
 801aa8c:	4603      	mov	r3, r0
 801aa8e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801aa90:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801aa94:	2b00      	cmp	r3, #0
 801aa96:	da02      	bge.n	801aa9e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801aa98:	8afb      	ldrh	r3, [r7, #22]
 801aa9a:	b25b      	sxtb	r3, r3
 801aa9c:	e05d      	b.n	801ab5a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801aa9e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aaa2:	4933      	ldr	r1, [pc, #204]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801aaa4:	4613      	mov	r3, r2
 801aaa6:	005b      	lsls	r3, r3, #1
 801aaa8:	4413      	add	r3, r2
 801aaaa:	00db      	lsls	r3, r3, #3
 801aaac:	440b      	add	r3, r1
 801aaae:	3314      	adds	r3, #20
 801aab0:	2202      	movs	r2, #2
 801aab2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801aab4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aab8:	492d      	ldr	r1, [pc, #180]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801aaba:	4613      	mov	r3, r2
 801aabc:	005b      	lsls	r3, r3, #1
 801aabe:	4413      	add	r3, r2
 801aac0:	00db      	lsls	r3, r3, #3
 801aac2:	440b      	add	r3, r1
 801aac4:	3308      	adds	r3, #8
 801aac6:	68fa      	ldr	r2, [r7, #12]
 801aac8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801aaca:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aace:	4613      	mov	r3, r2
 801aad0:	005b      	lsls	r3, r3, #1
 801aad2:	4413      	add	r3, r2
 801aad4:	00db      	lsls	r3, r3, #3
 801aad6:	3308      	adds	r3, #8
 801aad8:	4a25      	ldr	r2, [pc, #148]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801aada:	4413      	add	r3, r2
 801aadc:	3304      	adds	r3, #4
 801aade:	2206      	movs	r2, #6
 801aae0:	6879      	ldr	r1, [r7, #4]
 801aae2:	4618      	mov	r0, r3
 801aae4:	f003 f8ad 	bl	801dc42 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801aae8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aaec:	4920      	ldr	r1, [pc, #128]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801aaee:	4613      	mov	r3, r2
 801aaf0:	005b      	lsls	r3, r3, #1
 801aaf2:	4413      	add	r3, r2
 801aaf4:	00db      	lsls	r3, r3, #3
 801aaf6:	440b      	add	r3, r1
 801aaf8:	3312      	adds	r3, #18
 801aafa:	2200      	movs	r2, #0
 801aafc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801aafe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ab02:	491b      	ldr	r1, [pc, #108]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801ab04:	4613      	mov	r3, r2
 801ab06:	005b      	lsls	r3, r3, #1
 801ab08:	4413      	add	r3, r2
 801ab0a:	00db      	lsls	r3, r3, #3
 801ab0c:	440b      	add	r3, r1
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	2b00      	cmp	r3, #0
 801ab12:	d021      	beq.n	801ab58 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801ab14:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ab18:	4915      	ldr	r1, [pc, #84]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801ab1a:	4613      	mov	r3, r2
 801ab1c:	005b      	lsls	r3, r3, #1
 801ab1e:	4413      	add	r3, r2
 801ab20:	00db      	lsls	r3, r3, #3
 801ab22:	440b      	add	r3, r1
 801ab24:	681b      	ldr	r3, [r3, #0]
 801ab26:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801ab28:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ab2c:	4910      	ldr	r1, [pc, #64]	@ (801ab70 <etharp_update_arp_entry+0x148>)
 801ab2e:	4613      	mov	r3, r2
 801ab30:	005b      	lsls	r3, r3, #1
 801ab32:	4413      	add	r3, r2
 801ab34:	00db      	lsls	r3, r3, #3
 801ab36:	440b      	add	r3, r1
 801ab38:	2200      	movs	r2, #0
 801ab3a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801ab3c:	68fb      	ldr	r3, [r7, #12]
 801ab3e:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 801ab42:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801ab46:	9300      	str	r3, [sp, #0]
 801ab48:	687b      	ldr	r3, [r7, #4]
 801ab4a:	6939      	ldr	r1, [r7, #16]
 801ab4c:	68f8      	ldr	r0, [r7, #12]
 801ab4e:	f001 ffdf 	bl	801cb10 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801ab52:	6938      	ldr	r0, [r7, #16]
 801ab54:	f7f7 fc50 	bl	80123f8 <pbuf_free>
  }
  return ERR_OK;
 801ab58:	2300      	movs	r3, #0
}
 801ab5a:	4618      	mov	r0, r3
 801ab5c:	3718      	adds	r7, #24
 801ab5e:	46bd      	mov	sp, r7
 801ab60:	bd80      	pop	{r7, pc}
 801ab62:	bf00      	nop
 801ab64:	0802217c 	.word	0x0802217c
 801ab68:	08022274 	.word	0x08022274
 801ab6c:	080221f4 	.word	0x080221f4
 801ab70:	2400ccc8 	.word	0x2400ccc8

0801ab74 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801ab74:	b580      	push	{r7, lr}
 801ab76:	b084      	sub	sp, #16
 801ab78:	af00      	add	r7, sp, #0
 801ab7a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	60fb      	str	r3, [r7, #12]
 801ab80:	e01e      	b.n	801abc0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801ab82:	4913      	ldr	r1, [pc, #76]	@ (801abd0 <etharp_cleanup_netif+0x5c>)
 801ab84:	68fa      	ldr	r2, [r7, #12]
 801ab86:	4613      	mov	r3, r2
 801ab88:	005b      	lsls	r3, r3, #1
 801ab8a:	4413      	add	r3, r2
 801ab8c:	00db      	lsls	r3, r3, #3
 801ab8e:	440b      	add	r3, r1
 801ab90:	3314      	adds	r3, #20
 801ab92:	781b      	ldrb	r3, [r3, #0]
 801ab94:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801ab96:	7afb      	ldrb	r3, [r7, #11]
 801ab98:	2b00      	cmp	r3, #0
 801ab9a:	d00e      	beq.n	801abba <etharp_cleanup_netif+0x46>
 801ab9c:	490c      	ldr	r1, [pc, #48]	@ (801abd0 <etharp_cleanup_netif+0x5c>)
 801ab9e:	68fa      	ldr	r2, [r7, #12]
 801aba0:	4613      	mov	r3, r2
 801aba2:	005b      	lsls	r3, r3, #1
 801aba4:	4413      	add	r3, r2
 801aba6:	00db      	lsls	r3, r3, #3
 801aba8:	440b      	add	r3, r1
 801abaa:	3308      	adds	r3, #8
 801abac:	681b      	ldr	r3, [r3, #0]
 801abae:	687a      	ldr	r2, [r7, #4]
 801abb0:	429a      	cmp	r2, r3
 801abb2:	d102      	bne.n	801abba <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801abb4:	68f8      	ldr	r0, [r7, #12]
 801abb6:	f7ff fce5 	bl	801a584 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801abba:	68fb      	ldr	r3, [r7, #12]
 801abbc:	3301      	adds	r3, #1
 801abbe:	60fb      	str	r3, [r7, #12]
 801abc0:	68fb      	ldr	r3, [r7, #12]
 801abc2:	2b09      	cmp	r3, #9
 801abc4:	dddd      	ble.n	801ab82 <etharp_cleanup_netif+0xe>
    }
  }
}
 801abc6:	bf00      	nop
 801abc8:	bf00      	nop
 801abca:	3710      	adds	r7, #16
 801abcc:	46bd      	mov	sp, r7
 801abce:	bd80      	pop	{r7, pc}
 801abd0:	2400ccc8 	.word	0x2400ccc8

0801abd4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801abd4:	b5b0      	push	{r4, r5, r7, lr}
 801abd6:	b08a      	sub	sp, #40	@ 0x28
 801abd8:	af04      	add	r7, sp, #16
 801abda:	6078      	str	r0, [r7, #4]
 801abdc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801abde:	683b      	ldr	r3, [r7, #0]
 801abe0:	2b00      	cmp	r3, #0
 801abe2:	d107      	bne.n	801abf4 <etharp_input+0x20>
 801abe4:	4b3f      	ldr	r3, [pc, #252]	@ (801ace4 <etharp_input+0x110>)
 801abe6:	f240 228a 	movw	r2, #650	@ 0x28a
 801abea:	493f      	ldr	r1, [pc, #252]	@ (801ace8 <etharp_input+0x114>)
 801abec:	483f      	ldr	r0, [pc, #252]	@ (801acec <etharp_input+0x118>)
 801abee:	f002 fe01 	bl	801d7f4 <iprintf>
 801abf2:	e074      	b.n	801acde <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 801abf4:	687b      	ldr	r3, [r7, #4]
 801abf6:	685b      	ldr	r3, [r3, #4]
 801abf8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801abfa:	693b      	ldr	r3, [r7, #16]
 801abfc:	881b      	ldrh	r3, [r3, #0]
 801abfe:	b29b      	uxth	r3, r3
 801ac00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ac04:	d10c      	bne.n	801ac20 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ac06:	693b      	ldr	r3, [r7, #16]
 801ac08:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ac0a:	2b06      	cmp	r3, #6
 801ac0c:	d108      	bne.n	801ac20 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801ac0e:	693b      	ldr	r3, [r7, #16]
 801ac10:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ac12:	2b04      	cmp	r3, #4
 801ac14:	d104      	bne.n	801ac20 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801ac16:	693b      	ldr	r3, [r7, #16]
 801ac18:	885b      	ldrh	r3, [r3, #2]
 801ac1a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801ac1c:	2b08      	cmp	r3, #8
 801ac1e:	d003      	beq.n	801ac28 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801ac20:	6878      	ldr	r0, [r7, #4]
 801ac22:	f7f7 fbe9 	bl	80123f8 <pbuf_free>
    return;
 801ac26:	e05a      	b.n	801acde <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801ac28:	693b      	ldr	r3, [r7, #16]
 801ac2a:	330e      	adds	r3, #14
 801ac2c:	681b      	ldr	r3, [r3, #0]
 801ac2e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801ac30:	693b      	ldr	r3, [r7, #16]
 801ac32:	3318      	adds	r3, #24
 801ac34:	681b      	ldr	r3, [r3, #0]
 801ac36:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ac38:	683b      	ldr	r3, [r7, #0]
 801ac3a:	3304      	adds	r3, #4
 801ac3c:	681b      	ldr	r3, [r3, #0]
 801ac3e:	2b00      	cmp	r3, #0
 801ac40:	d102      	bne.n	801ac48 <etharp_input+0x74>
    for_us = 0;
 801ac42:	2300      	movs	r3, #0
 801ac44:	75fb      	strb	r3, [r7, #23]
 801ac46:	e009      	b.n	801ac5c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801ac48:	68ba      	ldr	r2, [r7, #8]
 801ac4a:	683b      	ldr	r3, [r7, #0]
 801ac4c:	3304      	adds	r3, #4
 801ac4e:	681b      	ldr	r3, [r3, #0]
 801ac50:	429a      	cmp	r2, r3
 801ac52:	bf0c      	ite	eq
 801ac54:	2301      	moveq	r3, #1
 801ac56:	2300      	movne	r3, #0
 801ac58:	b2db      	uxtb	r3, r3
 801ac5a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801ac5c:	693b      	ldr	r3, [r7, #16]
 801ac5e:	f103 0208 	add.w	r2, r3, #8
 801ac62:	7dfb      	ldrb	r3, [r7, #23]
 801ac64:	2b00      	cmp	r3, #0
 801ac66:	d001      	beq.n	801ac6c <etharp_input+0x98>
 801ac68:	2301      	movs	r3, #1
 801ac6a:	e000      	b.n	801ac6e <etharp_input+0x9a>
 801ac6c:	2302      	movs	r3, #2
 801ac6e:	f107 010c 	add.w	r1, r7, #12
 801ac72:	6838      	ldr	r0, [r7, #0]
 801ac74:	f7ff fed8 	bl	801aa28 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801ac78:	693b      	ldr	r3, [r7, #16]
 801ac7a:	88db      	ldrh	r3, [r3, #6]
 801ac7c:	b29b      	uxth	r3, r3
 801ac7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ac82:	d003      	beq.n	801ac8c <etharp_input+0xb8>
 801ac84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ac88:	d01e      	beq.n	801acc8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801ac8a:	e025      	b.n	801acd8 <etharp_input+0x104>
      if (for_us) {
 801ac8c:	7dfb      	ldrb	r3, [r7, #23]
 801ac8e:	2b00      	cmp	r3, #0
 801ac90:	d021      	beq.n	801acd6 <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801ac92:	683b      	ldr	r3, [r7, #0]
 801ac94:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 801ac98:	693b      	ldr	r3, [r7, #16]
 801ac9a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801ac9e:	683b      	ldr	r3, [r7, #0]
 801aca0:	f103 052a 	add.w	r5, r3, #42	@ 0x2a
 801aca4:	683b      	ldr	r3, [r7, #0]
 801aca6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801aca8:	693a      	ldr	r2, [r7, #16]
 801acaa:	3208      	adds	r2, #8
        etharp_raw(netif,
 801acac:	2102      	movs	r1, #2
 801acae:	9103      	str	r1, [sp, #12]
 801acb0:	f107 010c 	add.w	r1, r7, #12
 801acb4:	9102      	str	r1, [sp, #8]
 801acb6:	9201      	str	r2, [sp, #4]
 801acb8:	9300      	str	r3, [sp, #0]
 801acba:	462b      	mov	r3, r5
 801acbc:	4622      	mov	r2, r4
 801acbe:	4601      	mov	r1, r0
 801acc0:	6838      	ldr	r0, [r7, #0]
 801acc2:	f000 faef 	bl	801b2a4 <etharp_raw>
      break;
 801acc6:	e006      	b.n	801acd6 <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 801acc8:	f107 030c 	add.w	r3, r7, #12
 801accc:	4619      	mov	r1, r3
 801acce:	6838      	ldr	r0, [r7, #0]
 801acd0:	f7fe fa02 	bl	80190d8 <dhcp_arp_reply>
      break;
 801acd4:	e000      	b.n	801acd8 <etharp_input+0x104>
      break;
 801acd6:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801acd8:	6878      	ldr	r0, [r7, #4]
 801acda:	f7f7 fb8d 	bl	80123f8 <pbuf_free>
}
 801acde:	3718      	adds	r7, #24
 801ace0:	46bd      	mov	sp, r7
 801ace2:	bdb0      	pop	{r4, r5, r7, pc}
 801ace4:	0802217c 	.word	0x0802217c
 801ace8:	080222cc 	.word	0x080222cc
 801acec:	080221f4 	.word	0x080221f4

0801acf0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801acf0:	b580      	push	{r7, lr}
 801acf2:	b086      	sub	sp, #24
 801acf4:	af02      	add	r7, sp, #8
 801acf6:	60f8      	str	r0, [r7, #12]
 801acf8:	60b9      	str	r1, [r7, #8]
 801acfa:	4613      	mov	r3, r2
 801acfc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801acfe:	79fa      	ldrb	r2, [r7, #7]
 801ad00:	4944      	ldr	r1, [pc, #272]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ad02:	4613      	mov	r3, r2
 801ad04:	005b      	lsls	r3, r3, #1
 801ad06:	4413      	add	r3, r2
 801ad08:	00db      	lsls	r3, r3, #3
 801ad0a:	440b      	add	r3, r1
 801ad0c:	3314      	adds	r3, #20
 801ad0e:	781b      	ldrb	r3, [r3, #0]
 801ad10:	2b01      	cmp	r3, #1
 801ad12:	d806      	bhi.n	801ad22 <etharp_output_to_arp_index+0x32>
 801ad14:	4b40      	ldr	r3, [pc, #256]	@ (801ae18 <etharp_output_to_arp_index+0x128>)
 801ad16:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801ad1a:	4940      	ldr	r1, [pc, #256]	@ (801ae1c <etharp_output_to_arp_index+0x12c>)
 801ad1c:	4840      	ldr	r0, [pc, #256]	@ (801ae20 <etharp_output_to_arp_index+0x130>)
 801ad1e:	f002 fd69 	bl	801d7f4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801ad22:	79fa      	ldrb	r2, [r7, #7]
 801ad24:	493b      	ldr	r1, [pc, #236]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ad26:	4613      	mov	r3, r2
 801ad28:	005b      	lsls	r3, r3, #1
 801ad2a:	4413      	add	r3, r2
 801ad2c:	00db      	lsls	r3, r3, #3
 801ad2e:	440b      	add	r3, r1
 801ad30:	3314      	adds	r3, #20
 801ad32:	781b      	ldrb	r3, [r3, #0]
 801ad34:	2b02      	cmp	r3, #2
 801ad36:	d153      	bne.n	801ade0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801ad38:	79fa      	ldrb	r2, [r7, #7]
 801ad3a:	4936      	ldr	r1, [pc, #216]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ad3c:	4613      	mov	r3, r2
 801ad3e:	005b      	lsls	r3, r3, #1
 801ad40:	4413      	add	r3, r2
 801ad42:	00db      	lsls	r3, r3, #3
 801ad44:	440b      	add	r3, r1
 801ad46:	3312      	adds	r3, #18
 801ad48:	881b      	ldrh	r3, [r3, #0]
 801ad4a:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801ad4e:	d919      	bls.n	801ad84 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801ad50:	79fa      	ldrb	r2, [r7, #7]
 801ad52:	4613      	mov	r3, r2
 801ad54:	005b      	lsls	r3, r3, #1
 801ad56:	4413      	add	r3, r2
 801ad58:	00db      	lsls	r3, r3, #3
 801ad5a:	4a2e      	ldr	r2, [pc, #184]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ad5c:	4413      	add	r3, r2
 801ad5e:	3304      	adds	r3, #4
 801ad60:	4619      	mov	r1, r3
 801ad62:	68f8      	ldr	r0, [r7, #12]
 801ad64:	f000 fb4c 	bl	801b400 <etharp_request>
 801ad68:	4603      	mov	r3, r0
 801ad6a:	2b00      	cmp	r3, #0
 801ad6c:	d138      	bne.n	801ade0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ad6e:	79fa      	ldrb	r2, [r7, #7]
 801ad70:	4928      	ldr	r1, [pc, #160]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ad72:	4613      	mov	r3, r2
 801ad74:	005b      	lsls	r3, r3, #1
 801ad76:	4413      	add	r3, r2
 801ad78:	00db      	lsls	r3, r3, #3
 801ad7a:	440b      	add	r3, r1
 801ad7c:	3314      	adds	r3, #20
 801ad7e:	2203      	movs	r2, #3
 801ad80:	701a      	strb	r2, [r3, #0]
 801ad82:	e02d      	b.n	801ade0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801ad84:	79fa      	ldrb	r2, [r7, #7]
 801ad86:	4923      	ldr	r1, [pc, #140]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ad88:	4613      	mov	r3, r2
 801ad8a:	005b      	lsls	r3, r3, #1
 801ad8c:	4413      	add	r3, r2
 801ad8e:	00db      	lsls	r3, r3, #3
 801ad90:	440b      	add	r3, r1
 801ad92:	3312      	adds	r3, #18
 801ad94:	881b      	ldrh	r3, [r3, #0]
 801ad96:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801ad9a:	d321      	bcc.n	801ade0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801ad9c:	79fa      	ldrb	r2, [r7, #7]
 801ad9e:	4613      	mov	r3, r2
 801ada0:	005b      	lsls	r3, r3, #1
 801ada2:	4413      	add	r3, r2
 801ada4:	00db      	lsls	r3, r3, #3
 801ada6:	4a1b      	ldr	r2, [pc, #108]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801ada8:	4413      	add	r3, r2
 801adaa:	1d19      	adds	r1, r3, #4
 801adac:	79fa      	ldrb	r2, [r7, #7]
 801adae:	4613      	mov	r3, r2
 801adb0:	005b      	lsls	r3, r3, #1
 801adb2:	4413      	add	r3, r2
 801adb4:	00db      	lsls	r3, r3, #3
 801adb6:	3308      	adds	r3, #8
 801adb8:	4a16      	ldr	r2, [pc, #88]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801adba:	4413      	add	r3, r2
 801adbc:	3304      	adds	r3, #4
 801adbe:	461a      	mov	r2, r3
 801adc0:	68f8      	ldr	r0, [r7, #12]
 801adc2:	f000 fafb 	bl	801b3bc <etharp_request_dst>
 801adc6:	4603      	mov	r3, r0
 801adc8:	2b00      	cmp	r3, #0
 801adca:	d109      	bne.n	801ade0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801adcc:	79fa      	ldrb	r2, [r7, #7]
 801adce:	4911      	ldr	r1, [pc, #68]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801add0:	4613      	mov	r3, r2
 801add2:	005b      	lsls	r3, r3, #1
 801add4:	4413      	add	r3, r2
 801add6:	00db      	lsls	r3, r3, #3
 801add8:	440b      	add	r3, r1
 801adda:	3314      	adds	r3, #20
 801addc:	2203      	movs	r2, #3
 801adde:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801ade0:	68fb      	ldr	r3, [r7, #12]
 801ade2:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
 801ade6:	79fa      	ldrb	r2, [r7, #7]
 801ade8:	4613      	mov	r3, r2
 801adea:	005b      	lsls	r3, r3, #1
 801adec:	4413      	add	r3, r2
 801adee:	00db      	lsls	r3, r3, #3
 801adf0:	3308      	adds	r3, #8
 801adf2:	4a08      	ldr	r2, [pc, #32]	@ (801ae14 <etharp_output_to_arp_index+0x124>)
 801adf4:	4413      	add	r3, r2
 801adf6:	3304      	adds	r3, #4
 801adf8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801adfc:	9200      	str	r2, [sp, #0]
 801adfe:	460a      	mov	r2, r1
 801ae00:	68b9      	ldr	r1, [r7, #8]
 801ae02:	68f8      	ldr	r0, [r7, #12]
 801ae04:	f001 fe84 	bl	801cb10 <ethernet_output>
 801ae08:	4603      	mov	r3, r0
}
 801ae0a:	4618      	mov	r0, r3
 801ae0c:	3710      	adds	r7, #16
 801ae0e:	46bd      	mov	sp, r7
 801ae10:	bd80      	pop	{r7, pc}
 801ae12:	bf00      	nop
 801ae14:	2400ccc8 	.word	0x2400ccc8
 801ae18:	0802217c 	.word	0x0802217c
 801ae1c:	080222ec 	.word	0x080222ec
 801ae20:	080221f4 	.word	0x080221f4

0801ae24 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801ae24:	b580      	push	{r7, lr}
 801ae26:	b08a      	sub	sp, #40	@ 0x28
 801ae28:	af02      	add	r7, sp, #8
 801ae2a:	60f8      	str	r0, [r7, #12]
 801ae2c:	60b9      	str	r1, [r7, #8]
 801ae2e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801ae30:	687b      	ldr	r3, [r7, #4]
 801ae32:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ae34:	68fb      	ldr	r3, [r7, #12]
 801ae36:	2b00      	cmp	r3, #0
 801ae38:	d106      	bne.n	801ae48 <etharp_output+0x24>
 801ae3a:	4b73      	ldr	r3, [pc, #460]	@ (801b008 <etharp_output+0x1e4>)
 801ae3c:	f240 321e 	movw	r2, #798	@ 0x31e
 801ae40:	4972      	ldr	r1, [pc, #456]	@ (801b00c <etharp_output+0x1e8>)
 801ae42:	4873      	ldr	r0, [pc, #460]	@ (801b010 <etharp_output+0x1ec>)
 801ae44:	f002 fcd6 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801ae48:	68bb      	ldr	r3, [r7, #8]
 801ae4a:	2b00      	cmp	r3, #0
 801ae4c:	d106      	bne.n	801ae5c <etharp_output+0x38>
 801ae4e:	4b6e      	ldr	r3, [pc, #440]	@ (801b008 <etharp_output+0x1e4>)
 801ae50:	f240 321f 	movw	r2, #799	@ 0x31f
 801ae54:	496f      	ldr	r1, [pc, #444]	@ (801b014 <etharp_output+0x1f0>)
 801ae56:	486e      	ldr	r0, [pc, #440]	@ (801b010 <etharp_output+0x1ec>)
 801ae58:	f002 fccc 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801ae5c:	687b      	ldr	r3, [r7, #4]
 801ae5e:	2b00      	cmp	r3, #0
 801ae60:	d106      	bne.n	801ae70 <etharp_output+0x4c>
 801ae62:	4b69      	ldr	r3, [pc, #420]	@ (801b008 <etharp_output+0x1e4>)
 801ae64:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801ae68:	496b      	ldr	r1, [pc, #428]	@ (801b018 <etharp_output+0x1f4>)
 801ae6a:	4869      	ldr	r0, [pc, #420]	@ (801b010 <etharp_output+0x1ec>)
 801ae6c:	f002 fcc2 	bl	801d7f4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801ae70:	687b      	ldr	r3, [r7, #4]
 801ae72:	681b      	ldr	r3, [r3, #0]
 801ae74:	68f9      	ldr	r1, [r7, #12]
 801ae76:	4618      	mov	r0, r3
 801ae78:	f000 ff3c 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801ae7c:	4603      	mov	r3, r0
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d002      	beq.n	801ae88 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801ae82:	4b66      	ldr	r3, [pc, #408]	@ (801b01c <etharp_output+0x1f8>)
 801ae84:	61fb      	str	r3, [r7, #28]
 801ae86:	e0af      	b.n	801afe8 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801ae88:	687b      	ldr	r3, [r7, #4]
 801ae8a:	681b      	ldr	r3, [r3, #0]
 801ae8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ae90:	2be0      	cmp	r3, #224	@ 0xe0
 801ae92:	d118      	bne.n	801aec6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801ae94:	2301      	movs	r3, #1
 801ae96:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801ae98:	2300      	movs	r3, #0
 801ae9a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801ae9c:	235e      	movs	r3, #94	@ 0x5e
 801ae9e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801aea0:	687b      	ldr	r3, [r7, #4]
 801aea2:	3301      	adds	r3, #1
 801aea4:	781b      	ldrb	r3, [r3, #0]
 801aea6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801aeaa:	b2db      	uxtb	r3, r3
 801aeac:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801aeae:	687b      	ldr	r3, [r7, #4]
 801aeb0:	3302      	adds	r3, #2
 801aeb2:	781b      	ldrb	r3, [r3, #0]
 801aeb4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801aeb6:	687b      	ldr	r3, [r7, #4]
 801aeb8:	3303      	adds	r3, #3
 801aeba:	781b      	ldrb	r3, [r3, #0]
 801aebc:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801aebe:	f107 0310 	add.w	r3, r7, #16
 801aec2:	61fb      	str	r3, [r7, #28]
 801aec4:	e090      	b.n	801afe8 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	681a      	ldr	r2, [r3, #0]
 801aeca:	68fb      	ldr	r3, [r7, #12]
 801aecc:	3304      	adds	r3, #4
 801aece:	681b      	ldr	r3, [r3, #0]
 801aed0:	405a      	eors	r2, r3
 801aed2:	68fb      	ldr	r3, [r7, #12]
 801aed4:	3308      	adds	r3, #8
 801aed6:	681b      	ldr	r3, [r3, #0]
 801aed8:	4013      	ands	r3, r2
 801aeda:	2b00      	cmp	r3, #0
 801aedc:	d012      	beq.n	801af04 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801aede:	687b      	ldr	r3, [r7, #4]
 801aee0:	681b      	ldr	r3, [r3, #0]
 801aee2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801aee4:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801aee8:	4293      	cmp	r3, r2
 801aeea:	d00b      	beq.n	801af04 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801aeec:	68fb      	ldr	r3, [r7, #12]
 801aeee:	330c      	adds	r3, #12
 801aef0:	681b      	ldr	r3, [r3, #0]
 801aef2:	2b00      	cmp	r3, #0
 801aef4:	d003      	beq.n	801aefe <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801aef6:	68fb      	ldr	r3, [r7, #12]
 801aef8:	330c      	adds	r3, #12
 801aefa:	61bb      	str	r3, [r7, #24]
 801aefc:	e002      	b.n	801af04 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801aefe:	f06f 0303 	mvn.w	r3, #3
 801af02:	e07d      	b.n	801b000 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801af04:	4b46      	ldr	r3, [pc, #280]	@ (801b020 <etharp_output+0x1fc>)
 801af06:	781b      	ldrb	r3, [r3, #0]
 801af08:	4619      	mov	r1, r3
 801af0a:	4a46      	ldr	r2, [pc, #280]	@ (801b024 <etharp_output+0x200>)
 801af0c:	460b      	mov	r3, r1
 801af0e:	005b      	lsls	r3, r3, #1
 801af10:	440b      	add	r3, r1
 801af12:	00db      	lsls	r3, r3, #3
 801af14:	4413      	add	r3, r2
 801af16:	3314      	adds	r3, #20
 801af18:	781b      	ldrb	r3, [r3, #0]
 801af1a:	2b01      	cmp	r3, #1
 801af1c:	d925      	bls.n	801af6a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801af1e:	4b40      	ldr	r3, [pc, #256]	@ (801b020 <etharp_output+0x1fc>)
 801af20:	781b      	ldrb	r3, [r3, #0]
 801af22:	4619      	mov	r1, r3
 801af24:	4a3f      	ldr	r2, [pc, #252]	@ (801b024 <etharp_output+0x200>)
 801af26:	460b      	mov	r3, r1
 801af28:	005b      	lsls	r3, r3, #1
 801af2a:	440b      	add	r3, r1
 801af2c:	00db      	lsls	r3, r3, #3
 801af2e:	4413      	add	r3, r2
 801af30:	3308      	adds	r3, #8
 801af32:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801af34:	68fa      	ldr	r2, [r7, #12]
 801af36:	429a      	cmp	r2, r3
 801af38:	d117      	bne.n	801af6a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801af3a:	69bb      	ldr	r3, [r7, #24]
 801af3c:	681a      	ldr	r2, [r3, #0]
 801af3e:	4b38      	ldr	r3, [pc, #224]	@ (801b020 <etharp_output+0x1fc>)
 801af40:	781b      	ldrb	r3, [r3, #0]
 801af42:	4618      	mov	r0, r3
 801af44:	4937      	ldr	r1, [pc, #220]	@ (801b024 <etharp_output+0x200>)
 801af46:	4603      	mov	r3, r0
 801af48:	005b      	lsls	r3, r3, #1
 801af4a:	4403      	add	r3, r0
 801af4c:	00db      	lsls	r3, r3, #3
 801af4e:	440b      	add	r3, r1
 801af50:	3304      	adds	r3, #4
 801af52:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801af54:	429a      	cmp	r2, r3
 801af56:	d108      	bne.n	801af6a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801af58:	4b31      	ldr	r3, [pc, #196]	@ (801b020 <etharp_output+0x1fc>)
 801af5a:	781b      	ldrb	r3, [r3, #0]
 801af5c:	461a      	mov	r2, r3
 801af5e:	68b9      	ldr	r1, [r7, #8]
 801af60:	68f8      	ldr	r0, [r7, #12]
 801af62:	f7ff fec5 	bl	801acf0 <etharp_output_to_arp_index>
 801af66:	4603      	mov	r3, r0
 801af68:	e04a      	b.n	801b000 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801af6a:	2300      	movs	r3, #0
 801af6c:	75fb      	strb	r3, [r7, #23]
 801af6e:	e031      	b.n	801afd4 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801af70:	7dfa      	ldrb	r2, [r7, #23]
 801af72:	492c      	ldr	r1, [pc, #176]	@ (801b024 <etharp_output+0x200>)
 801af74:	4613      	mov	r3, r2
 801af76:	005b      	lsls	r3, r3, #1
 801af78:	4413      	add	r3, r2
 801af7a:	00db      	lsls	r3, r3, #3
 801af7c:	440b      	add	r3, r1
 801af7e:	3314      	adds	r3, #20
 801af80:	781b      	ldrb	r3, [r3, #0]
 801af82:	2b01      	cmp	r3, #1
 801af84:	d923      	bls.n	801afce <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801af86:	7dfa      	ldrb	r2, [r7, #23]
 801af88:	4926      	ldr	r1, [pc, #152]	@ (801b024 <etharp_output+0x200>)
 801af8a:	4613      	mov	r3, r2
 801af8c:	005b      	lsls	r3, r3, #1
 801af8e:	4413      	add	r3, r2
 801af90:	00db      	lsls	r3, r3, #3
 801af92:	440b      	add	r3, r1
 801af94:	3308      	adds	r3, #8
 801af96:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801af98:	68fa      	ldr	r2, [r7, #12]
 801af9a:	429a      	cmp	r2, r3
 801af9c:	d117      	bne.n	801afce <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801af9e:	69bb      	ldr	r3, [r7, #24]
 801afa0:	6819      	ldr	r1, [r3, #0]
 801afa2:	7dfa      	ldrb	r2, [r7, #23]
 801afa4:	481f      	ldr	r0, [pc, #124]	@ (801b024 <etharp_output+0x200>)
 801afa6:	4613      	mov	r3, r2
 801afa8:	005b      	lsls	r3, r3, #1
 801afaa:	4413      	add	r3, r2
 801afac:	00db      	lsls	r3, r3, #3
 801afae:	4403      	add	r3, r0
 801afb0:	3304      	adds	r3, #4
 801afb2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801afb4:	4299      	cmp	r1, r3
 801afb6:	d10a      	bne.n	801afce <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801afb8:	4a19      	ldr	r2, [pc, #100]	@ (801b020 <etharp_output+0x1fc>)
 801afba:	7dfb      	ldrb	r3, [r7, #23]
 801afbc:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801afbe:	7dfb      	ldrb	r3, [r7, #23]
 801afc0:	461a      	mov	r2, r3
 801afc2:	68b9      	ldr	r1, [r7, #8]
 801afc4:	68f8      	ldr	r0, [r7, #12]
 801afc6:	f7ff fe93 	bl	801acf0 <etharp_output_to_arp_index>
 801afca:	4603      	mov	r3, r0
 801afcc:	e018      	b.n	801b000 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801afce:	7dfb      	ldrb	r3, [r7, #23]
 801afd0:	3301      	adds	r3, #1
 801afd2:	75fb      	strb	r3, [r7, #23]
 801afd4:	7dfb      	ldrb	r3, [r7, #23]
 801afd6:	2b09      	cmp	r3, #9
 801afd8:	d9ca      	bls.n	801af70 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801afda:	68ba      	ldr	r2, [r7, #8]
 801afdc:	69b9      	ldr	r1, [r7, #24]
 801afde:	68f8      	ldr	r0, [r7, #12]
 801afe0:	f000 f822 	bl	801b028 <etharp_query>
 801afe4:	4603      	mov	r3, r0
 801afe6:	e00b      	b.n	801b000 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801afe8:	68fb      	ldr	r3, [r7, #12]
 801afea:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 801afee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801aff2:	9300      	str	r3, [sp, #0]
 801aff4:	69fb      	ldr	r3, [r7, #28]
 801aff6:	68b9      	ldr	r1, [r7, #8]
 801aff8:	68f8      	ldr	r0, [r7, #12]
 801affa:	f001 fd89 	bl	801cb10 <ethernet_output>
 801affe:	4603      	mov	r3, r0
}
 801b000:	4618      	mov	r0, r3
 801b002:	3720      	adds	r7, #32
 801b004:	46bd      	mov	sp, r7
 801b006:	bd80      	pop	{r7, pc}
 801b008:	0802217c 	.word	0x0802217c
 801b00c:	080222cc 	.word	0x080222cc
 801b010:	080221f4 	.word	0x080221f4
 801b014:	0802231c 	.word	0x0802231c
 801b018:	080222bc 	.word	0x080222bc
 801b01c:	08022a38 	.word	0x08022a38
 801b020:	2400cdb8 	.word	0x2400cdb8
 801b024:	2400ccc8 	.word	0x2400ccc8

0801b028 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b028:	b580      	push	{r7, lr}
 801b02a:	b08c      	sub	sp, #48	@ 0x30
 801b02c:	af02      	add	r7, sp, #8
 801b02e:	60f8      	str	r0, [r7, #12]
 801b030:	60b9      	str	r1, [r7, #8]
 801b032:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b034:	68fb      	ldr	r3, [r7, #12]
 801b036:	332a      	adds	r3, #42	@ 0x2a
 801b038:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b03a:	23ff      	movs	r3, #255	@ 0xff
 801b03c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b040:	2300      	movs	r3, #0
 801b042:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b044:	68bb      	ldr	r3, [r7, #8]
 801b046:	681b      	ldr	r3, [r3, #0]
 801b048:	68f9      	ldr	r1, [r7, #12]
 801b04a:	4618      	mov	r0, r3
 801b04c:	f000 fe52 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801b050:	4603      	mov	r3, r0
 801b052:	2b00      	cmp	r3, #0
 801b054:	d10c      	bne.n	801b070 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b056:	68bb      	ldr	r3, [r7, #8]
 801b058:	681b      	ldr	r3, [r3, #0]
 801b05a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b05e:	2be0      	cmp	r3, #224	@ 0xe0
 801b060:	d006      	beq.n	801b070 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b062:	68bb      	ldr	r3, [r7, #8]
 801b064:	2b00      	cmp	r3, #0
 801b066:	d003      	beq.n	801b070 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b068:	68bb      	ldr	r3, [r7, #8]
 801b06a:	681b      	ldr	r3, [r3, #0]
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d102      	bne.n	801b076 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b070:	f06f 030f 	mvn.w	r3, #15
 801b074:	e101      	b.n	801b27a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b076:	68fa      	ldr	r2, [r7, #12]
 801b078:	2101      	movs	r1, #1
 801b07a:	68b8      	ldr	r0, [r7, #8]
 801b07c:	f7ff fb5c 	bl	801a738 <etharp_find_entry>
 801b080:	4603      	mov	r3, r0
 801b082:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b084:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b088:	2b00      	cmp	r3, #0
 801b08a:	da02      	bge.n	801b092 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b08c:	8a7b      	ldrh	r3, [r7, #18]
 801b08e:	b25b      	sxtb	r3, r3
 801b090:	e0f3      	b.n	801b27a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b092:	8a7b      	ldrh	r3, [r7, #18]
 801b094:	2b7e      	cmp	r3, #126	@ 0x7e
 801b096:	d906      	bls.n	801b0a6 <etharp_query+0x7e>
 801b098:	4b7a      	ldr	r3, [pc, #488]	@ (801b284 <etharp_query+0x25c>)
 801b09a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b09e:	497a      	ldr	r1, [pc, #488]	@ (801b288 <etharp_query+0x260>)
 801b0a0:	487a      	ldr	r0, [pc, #488]	@ (801b28c <etharp_query+0x264>)
 801b0a2:	f002 fba7 	bl	801d7f4 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b0a6:	8a7b      	ldrh	r3, [r7, #18]
 801b0a8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b0aa:	7c7a      	ldrb	r2, [r7, #17]
 801b0ac:	4978      	ldr	r1, [pc, #480]	@ (801b290 <etharp_query+0x268>)
 801b0ae:	4613      	mov	r3, r2
 801b0b0:	005b      	lsls	r3, r3, #1
 801b0b2:	4413      	add	r3, r2
 801b0b4:	00db      	lsls	r3, r3, #3
 801b0b6:	440b      	add	r3, r1
 801b0b8:	3314      	adds	r3, #20
 801b0ba:	781b      	ldrb	r3, [r3, #0]
 801b0bc:	2b00      	cmp	r3, #0
 801b0be:	d115      	bne.n	801b0ec <etharp_query+0xc4>
    is_new_entry = 1;
 801b0c0:	2301      	movs	r3, #1
 801b0c2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b0c4:	7c7a      	ldrb	r2, [r7, #17]
 801b0c6:	4972      	ldr	r1, [pc, #456]	@ (801b290 <etharp_query+0x268>)
 801b0c8:	4613      	mov	r3, r2
 801b0ca:	005b      	lsls	r3, r3, #1
 801b0cc:	4413      	add	r3, r2
 801b0ce:	00db      	lsls	r3, r3, #3
 801b0d0:	440b      	add	r3, r1
 801b0d2:	3314      	adds	r3, #20
 801b0d4:	2201      	movs	r2, #1
 801b0d6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b0d8:	7c7a      	ldrb	r2, [r7, #17]
 801b0da:	496d      	ldr	r1, [pc, #436]	@ (801b290 <etharp_query+0x268>)
 801b0dc:	4613      	mov	r3, r2
 801b0de:	005b      	lsls	r3, r3, #1
 801b0e0:	4413      	add	r3, r2
 801b0e2:	00db      	lsls	r3, r3, #3
 801b0e4:	440b      	add	r3, r1
 801b0e6:	3308      	adds	r3, #8
 801b0e8:	68fa      	ldr	r2, [r7, #12]
 801b0ea:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b0ec:	7c7a      	ldrb	r2, [r7, #17]
 801b0ee:	4968      	ldr	r1, [pc, #416]	@ (801b290 <etharp_query+0x268>)
 801b0f0:	4613      	mov	r3, r2
 801b0f2:	005b      	lsls	r3, r3, #1
 801b0f4:	4413      	add	r3, r2
 801b0f6:	00db      	lsls	r3, r3, #3
 801b0f8:	440b      	add	r3, r1
 801b0fa:	3314      	adds	r3, #20
 801b0fc:	781b      	ldrb	r3, [r3, #0]
 801b0fe:	2b01      	cmp	r3, #1
 801b100:	d011      	beq.n	801b126 <etharp_query+0xfe>
 801b102:	7c7a      	ldrb	r2, [r7, #17]
 801b104:	4962      	ldr	r1, [pc, #392]	@ (801b290 <etharp_query+0x268>)
 801b106:	4613      	mov	r3, r2
 801b108:	005b      	lsls	r3, r3, #1
 801b10a:	4413      	add	r3, r2
 801b10c:	00db      	lsls	r3, r3, #3
 801b10e:	440b      	add	r3, r1
 801b110:	3314      	adds	r3, #20
 801b112:	781b      	ldrb	r3, [r3, #0]
 801b114:	2b01      	cmp	r3, #1
 801b116:	d806      	bhi.n	801b126 <etharp_query+0xfe>
 801b118:	4b5a      	ldr	r3, [pc, #360]	@ (801b284 <etharp_query+0x25c>)
 801b11a:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b11e:	495d      	ldr	r1, [pc, #372]	@ (801b294 <etharp_query+0x26c>)
 801b120:	485a      	ldr	r0, [pc, #360]	@ (801b28c <etharp_query+0x264>)
 801b122:	f002 fb67 	bl	801d7f4 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b126:	6a3b      	ldr	r3, [r7, #32]
 801b128:	2b00      	cmp	r3, #0
 801b12a:	d102      	bne.n	801b132 <etharp_query+0x10a>
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	2b00      	cmp	r3, #0
 801b130:	d10c      	bne.n	801b14c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b132:	68b9      	ldr	r1, [r7, #8]
 801b134:	68f8      	ldr	r0, [r7, #12]
 801b136:	f000 f963 	bl	801b400 <etharp_request>
 801b13a:	4603      	mov	r3, r0
 801b13c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b140:	687b      	ldr	r3, [r7, #4]
 801b142:	2b00      	cmp	r3, #0
 801b144:	d102      	bne.n	801b14c <etharp_query+0x124>
      return result;
 801b146:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b14a:	e096      	b.n	801b27a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b14c:	687b      	ldr	r3, [r7, #4]
 801b14e:	2b00      	cmp	r3, #0
 801b150:	d106      	bne.n	801b160 <etharp_query+0x138>
 801b152:	4b4c      	ldr	r3, [pc, #304]	@ (801b284 <etharp_query+0x25c>)
 801b154:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b158:	494f      	ldr	r1, [pc, #316]	@ (801b298 <etharp_query+0x270>)
 801b15a:	484c      	ldr	r0, [pc, #304]	@ (801b28c <etharp_query+0x264>)
 801b15c:	f002 fb4a 	bl	801d7f4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b160:	7c7a      	ldrb	r2, [r7, #17]
 801b162:	494b      	ldr	r1, [pc, #300]	@ (801b290 <etharp_query+0x268>)
 801b164:	4613      	mov	r3, r2
 801b166:	005b      	lsls	r3, r3, #1
 801b168:	4413      	add	r3, r2
 801b16a:	00db      	lsls	r3, r3, #3
 801b16c:	440b      	add	r3, r1
 801b16e:	3314      	adds	r3, #20
 801b170:	781b      	ldrb	r3, [r3, #0]
 801b172:	2b01      	cmp	r3, #1
 801b174:	d917      	bls.n	801b1a6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b176:	4a49      	ldr	r2, [pc, #292]	@ (801b29c <etharp_query+0x274>)
 801b178:	7c7b      	ldrb	r3, [r7, #17]
 801b17a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b17c:	7c7a      	ldrb	r2, [r7, #17]
 801b17e:	4613      	mov	r3, r2
 801b180:	005b      	lsls	r3, r3, #1
 801b182:	4413      	add	r3, r2
 801b184:	00db      	lsls	r3, r3, #3
 801b186:	3308      	adds	r3, #8
 801b188:	4a41      	ldr	r2, [pc, #260]	@ (801b290 <etharp_query+0x268>)
 801b18a:	4413      	add	r3, r2
 801b18c:	3304      	adds	r3, #4
 801b18e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b192:	9200      	str	r2, [sp, #0]
 801b194:	697a      	ldr	r2, [r7, #20]
 801b196:	6879      	ldr	r1, [r7, #4]
 801b198:	68f8      	ldr	r0, [r7, #12]
 801b19a:	f001 fcb9 	bl	801cb10 <ethernet_output>
 801b19e:	4603      	mov	r3, r0
 801b1a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b1a4:	e067      	b.n	801b276 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b1a6:	7c7a      	ldrb	r2, [r7, #17]
 801b1a8:	4939      	ldr	r1, [pc, #228]	@ (801b290 <etharp_query+0x268>)
 801b1aa:	4613      	mov	r3, r2
 801b1ac:	005b      	lsls	r3, r3, #1
 801b1ae:	4413      	add	r3, r2
 801b1b0:	00db      	lsls	r3, r3, #3
 801b1b2:	440b      	add	r3, r1
 801b1b4:	3314      	adds	r3, #20
 801b1b6:	781b      	ldrb	r3, [r3, #0]
 801b1b8:	2b01      	cmp	r3, #1
 801b1ba:	d15c      	bne.n	801b276 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b1bc:	2300      	movs	r3, #0
 801b1be:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b1c4:	e01c      	b.n	801b200 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b1c6:	69fb      	ldr	r3, [r7, #28]
 801b1c8:	895a      	ldrh	r2, [r3, #10]
 801b1ca:	69fb      	ldr	r3, [r7, #28]
 801b1cc:	891b      	ldrh	r3, [r3, #8]
 801b1ce:	429a      	cmp	r2, r3
 801b1d0:	d10a      	bne.n	801b1e8 <etharp_query+0x1c0>
 801b1d2:	69fb      	ldr	r3, [r7, #28]
 801b1d4:	681b      	ldr	r3, [r3, #0]
 801b1d6:	2b00      	cmp	r3, #0
 801b1d8:	d006      	beq.n	801b1e8 <etharp_query+0x1c0>
 801b1da:	4b2a      	ldr	r3, [pc, #168]	@ (801b284 <etharp_query+0x25c>)
 801b1dc:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b1e0:	492f      	ldr	r1, [pc, #188]	@ (801b2a0 <etharp_query+0x278>)
 801b1e2:	482a      	ldr	r0, [pc, #168]	@ (801b28c <etharp_query+0x264>)
 801b1e4:	f002 fb06 	bl	801d7f4 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b1e8:	69fb      	ldr	r3, [r7, #28]
 801b1ea:	7b1b      	ldrb	r3, [r3, #12]
 801b1ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b1f0:	2b00      	cmp	r3, #0
 801b1f2:	d002      	beq.n	801b1fa <etharp_query+0x1d2>
        copy_needed = 1;
 801b1f4:	2301      	movs	r3, #1
 801b1f6:	61bb      	str	r3, [r7, #24]
        break;
 801b1f8:	e005      	b.n	801b206 <etharp_query+0x1de>
      }
      p = p->next;
 801b1fa:	69fb      	ldr	r3, [r7, #28]
 801b1fc:	681b      	ldr	r3, [r3, #0]
 801b1fe:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b200:	69fb      	ldr	r3, [r7, #28]
 801b202:	2b00      	cmp	r3, #0
 801b204:	d1df      	bne.n	801b1c6 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b206:	69bb      	ldr	r3, [r7, #24]
 801b208:	2b00      	cmp	r3, #0
 801b20a:	d007      	beq.n	801b21c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b20c:	687a      	ldr	r2, [r7, #4]
 801b20e:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b212:	200e      	movs	r0, #14
 801b214:	f7f7 fb68 	bl	80128e8 <pbuf_clone>
 801b218:	61f8      	str	r0, [r7, #28]
 801b21a:	e004      	b.n	801b226 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b21c:	687b      	ldr	r3, [r7, #4]
 801b21e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b220:	69f8      	ldr	r0, [r7, #28]
 801b222:	f7f7 f98f 	bl	8012544 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b226:	69fb      	ldr	r3, [r7, #28]
 801b228:	2b00      	cmp	r3, #0
 801b22a:	d021      	beq.n	801b270 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b22c:	7c7a      	ldrb	r2, [r7, #17]
 801b22e:	4918      	ldr	r1, [pc, #96]	@ (801b290 <etharp_query+0x268>)
 801b230:	4613      	mov	r3, r2
 801b232:	005b      	lsls	r3, r3, #1
 801b234:	4413      	add	r3, r2
 801b236:	00db      	lsls	r3, r3, #3
 801b238:	440b      	add	r3, r1
 801b23a:	681b      	ldr	r3, [r3, #0]
 801b23c:	2b00      	cmp	r3, #0
 801b23e:	d00a      	beq.n	801b256 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b240:	7c7a      	ldrb	r2, [r7, #17]
 801b242:	4913      	ldr	r1, [pc, #76]	@ (801b290 <etharp_query+0x268>)
 801b244:	4613      	mov	r3, r2
 801b246:	005b      	lsls	r3, r3, #1
 801b248:	4413      	add	r3, r2
 801b24a:	00db      	lsls	r3, r3, #3
 801b24c:	440b      	add	r3, r1
 801b24e:	681b      	ldr	r3, [r3, #0]
 801b250:	4618      	mov	r0, r3
 801b252:	f7f7 f8d1 	bl	80123f8 <pbuf_free>
      }
      arp_table[i].q = p;
 801b256:	7c7a      	ldrb	r2, [r7, #17]
 801b258:	490d      	ldr	r1, [pc, #52]	@ (801b290 <etharp_query+0x268>)
 801b25a:	4613      	mov	r3, r2
 801b25c:	005b      	lsls	r3, r3, #1
 801b25e:	4413      	add	r3, r2
 801b260:	00db      	lsls	r3, r3, #3
 801b262:	440b      	add	r3, r1
 801b264:	69fa      	ldr	r2, [r7, #28]
 801b266:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b268:	2300      	movs	r3, #0
 801b26a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b26e:	e002      	b.n	801b276 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b270:	23ff      	movs	r3, #255	@ 0xff
 801b272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b276:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b27a:	4618      	mov	r0, r3
 801b27c:	3728      	adds	r7, #40	@ 0x28
 801b27e:	46bd      	mov	sp, r7
 801b280:	bd80      	pop	{r7, pc}
 801b282:	bf00      	nop
 801b284:	0802217c 	.word	0x0802217c
 801b288:	08022328 	.word	0x08022328
 801b28c:	080221f4 	.word	0x080221f4
 801b290:	2400ccc8 	.word	0x2400ccc8
 801b294:	08022338 	.word	0x08022338
 801b298:	0802231c 	.word	0x0802231c
 801b29c:	2400cdb8 	.word	0x2400cdb8
 801b2a0:	08022360 	.word	0x08022360

0801b2a4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b2a4:	b580      	push	{r7, lr}
 801b2a6:	b08a      	sub	sp, #40	@ 0x28
 801b2a8:	af02      	add	r7, sp, #8
 801b2aa:	60f8      	str	r0, [r7, #12]
 801b2ac:	60b9      	str	r1, [r7, #8]
 801b2ae:	607a      	str	r2, [r7, #4]
 801b2b0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b2b2:	2300      	movs	r3, #0
 801b2b4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b2b6:	68fb      	ldr	r3, [r7, #12]
 801b2b8:	2b00      	cmp	r3, #0
 801b2ba:	d106      	bne.n	801b2ca <etharp_raw+0x26>
 801b2bc:	4b3a      	ldr	r3, [pc, #232]	@ (801b3a8 <etharp_raw+0x104>)
 801b2be:	f240 4257 	movw	r2, #1111	@ 0x457
 801b2c2:	493a      	ldr	r1, [pc, #232]	@ (801b3ac <etharp_raw+0x108>)
 801b2c4:	483a      	ldr	r0, [pc, #232]	@ (801b3b0 <etharp_raw+0x10c>)
 801b2c6:	f002 fa95 	bl	801d7f4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b2ca:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b2ce:	211c      	movs	r1, #28
 801b2d0:	200e      	movs	r0, #14
 801b2d2:	f7f6 fdad 	bl	8011e30 <pbuf_alloc>
 801b2d6:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b2d8:	69bb      	ldr	r3, [r7, #24]
 801b2da:	2b00      	cmp	r3, #0
 801b2dc:	d102      	bne.n	801b2e4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b2de:	f04f 33ff 	mov.w	r3, #4294967295
 801b2e2:	e05d      	b.n	801b3a0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b2e4:	69bb      	ldr	r3, [r7, #24]
 801b2e6:	895b      	ldrh	r3, [r3, #10]
 801b2e8:	2b1b      	cmp	r3, #27
 801b2ea:	d806      	bhi.n	801b2fa <etharp_raw+0x56>
 801b2ec:	4b2e      	ldr	r3, [pc, #184]	@ (801b3a8 <etharp_raw+0x104>)
 801b2ee:	f240 4262 	movw	r2, #1122	@ 0x462
 801b2f2:	4930      	ldr	r1, [pc, #192]	@ (801b3b4 <etharp_raw+0x110>)
 801b2f4:	482e      	ldr	r0, [pc, #184]	@ (801b3b0 <etharp_raw+0x10c>)
 801b2f6:	f002 fa7d 	bl	801d7f4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b2fa:	69bb      	ldr	r3, [r7, #24]
 801b2fc:	685b      	ldr	r3, [r3, #4]
 801b2fe:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b300:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b302:	4618      	mov	r0, r3
 801b304:	f7f5 fbc2 	bl	8010a8c <lwip_htons>
 801b308:	4603      	mov	r3, r0
 801b30a:	461a      	mov	r2, r3
 801b30c:	697b      	ldr	r3, [r7, #20]
 801b30e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b310:	68fb      	ldr	r3, [r7, #12]
 801b312:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801b316:	2b06      	cmp	r3, #6
 801b318:	d006      	beq.n	801b328 <etharp_raw+0x84>
 801b31a:	4b23      	ldr	r3, [pc, #140]	@ (801b3a8 <etharp_raw+0x104>)
 801b31c:	f240 4269 	movw	r2, #1129	@ 0x469
 801b320:	4925      	ldr	r1, [pc, #148]	@ (801b3b8 <etharp_raw+0x114>)
 801b322:	4823      	ldr	r0, [pc, #140]	@ (801b3b0 <etharp_raw+0x10c>)
 801b324:	f002 fa66 	bl	801d7f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b328:	697b      	ldr	r3, [r7, #20]
 801b32a:	3308      	adds	r3, #8
 801b32c:	2206      	movs	r2, #6
 801b32e:	6839      	ldr	r1, [r7, #0]
 801b330:	4618      	mov	r0, r3
 801b332:	f002 fc86 	bl	801dc42 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b336:	697b      	ldr	r3, [r7, #20]
 801b338:	3312      	adds	r3, #18
 801b33a:	2206      	movs	r2, #6
 801b33c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b33e:	4618      	mov	r0, r3
 801b340:	f002 fc7f 	bl	801dc42 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b344:	697b      	ldr	r3, [r7, #20]
 801b346:	330e      	adds	r3, #14
 801b348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b34a:	6812      	ldr	r2, [r2, #0]
 801b34c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b34e:	697b      	ldr	r3, [r7, #20]
 801b350:	3318      	adds	r3, #24
 801b352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b354:	6812      	ldr	r2, [r2, #0]
 801b356:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b358:	697b      	ldr	r3, [r7, #20]
 801b35a:	2200      	movs	r2, #0
 801b35c:	701a      	strb	r2, [r3, #0]
 801b35e:	2200      	movs	r2, #0
 801b360:	f042 0201 	orr.w	r2, r2, #1
 801b364:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b366:	697b      	ldr	r3, [r7, #20]
 801b368:	2200      	movs	r2, #0
 801b36a:	f042 0208 	orr.w	r2, r2, #8
 801b36e:	709a      	strb	r2, [r3, #2]
 801b370:	2200      	movs	r2, #0
 801b372:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b374:	697b      	ldr	r3, [r7, #20]
 801b376:	2206      	movs	r2, #6
 801b378:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b37a:	697b      	ldr	r3, [r7, #20]
 801b37c:	2204      	movs	r2, #4
 801b37e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b380:	f640 0306 	movw	r3, #2054	@ 0x806
 801b384:	9300      	str	r3, [sp, #0]
 801b386:	687b      	ldr	r3, [r7, #4]
 801b388:	68ba      	ldr	r2, [r7, #8]
 801b38a:	69b9      	ldr	r1, [r7, #24]
 801b38c:	68f8      	ldr	r0, [r7, #12]
 801b38e:	f001 fbbf 	bl	801cb10 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b392:	69b8      	ldr	r0, [r7, #24]
 801b394:	f7f7 f830 	bl	80123f8 <pbuf_free>
  p = NULL;
 801b398:	2300      	movs	r3, #0
 801b39a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b39c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b3a0:	4618      	mov	r0, r3
 801b3a2:	3720      	adds	r7, #32
 801b3a4:	46bd      	mov	sp, r7
 801b3a6:	bd80      	pop	{r7, pc}
 801b3a8:	0802217c 	.word	0x0802217c
 801b3ac:	080222cc 	.word	0x080222cc
 801b3b0:	080221f4 	.word	0x080221f4
 801b3b4:	0802237c 	.word	0x0802237c
 801b3b8:	080223b0 	.word	0x080223b0

0801b3bc <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b3bc:	b580      	push	{r7, lr}
 801b3be:	b088      	sub	sp, #32
 801b3c0:	af04      	add	r7, sp, #16
 801b3c2:	60f8      	str	r0, [r7, #12]
 801b3c4:	60b9      	str	r1, [r7, #8]
 801b3c6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b3c8:	68fb      	ldr	r3, [r7, #12]
 801b3ca:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b3ce:	68fb      	ldr	r3, [r7, #12]
 801b3d0:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 801b3d4:	68fb      	ldr	r3, [r7, #12]
 801b3d6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b3d8:	2201      	movs	r2, #1
 801b3da:	9203      	str	r2, [sp, #12]
 801b3dc:	68ba      	ldr	r2, [r7, #8]
 801b3de:	9202      	str	r2, [sp, #8]
 801b3e0:	4a06      	ldr	r2, [pc, #24]	@ (801b3fc <etharp_request_dst+0x40>)
 801b3e2:	9201      	str	r2, [sp, #4]
 801b3e4:	9300      	str	r3, [sp, #0]
 801b3e6:	4603      	mov	r3, r0
 801b3e8:	687a      	ldr	r2, [r7, #4]
 801b3ea:	68f8      	ldr	r0, [r7, #12]
 801b3ec:	f7ff ff5a 	bl	801b2a4 <etharp_raw>
 801b3f0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b3f2:	4618      	mov	r0, r3
 801b3f4:	3710      	adds	r7, #16
 801b3f6:	46bd      	mov	sp, r7
 801b3f8:	bd80      	pop	{r7, pc}
 801b3fa:	bf00      	nop
 801b3fc:	08022a40 	.word	0x08022a40

0801b400 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b400:	b580      	push	{r7, lr}
 801b402:	b082      	sub	sp, #8
 801b404:	af00      	add	r7, sp, #0
 801b406:	6078      	str	r0, [r7, #4]
 801b408:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b40a:	4a05      	ldr	r2, [pc, #20]	@ (801b420 <etharp_request+0x20>)
 801b40c:	6839      	ldr	r1, [r7, #0]
 801b40e:	6878      	ldr	r0, [r7, #4]
 801b410:	f7ff ffd4 	bl	801b3bc <etharp_request_dst>
 801b414:	4603      	mov	r3, r0
}
 801b416:	4618      	mov	r0, r3
 801b418:	3708      	adds	r7, #8
 801b41a:	46bd      	mov	sp, r7
 801b41c:	bd80      	pop	{r7, pc}
 801b41e:	bf00      	nop
 801b420:	08022a38 	.word	0x08022a38

0801b424 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b424:	b580      	push	{r7, lr}
 801b426:	b08e      	sub	sp, #56	@ 0x38
 801b428:	af04      	add	r7, sp, #16
 801b42a:	6078      	str	r0, [r7, #4]
 801b42c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b42e:	4b87      	ldr	r3, [pc, #540]	@ (801b64c <icmp_input+0x228>)
 801b430:	689b      	ldr	r3, [r3, #8]
 801b432:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b436:	781b      	ldrb	r3, [r3, #0]
 801b438:	f003 030f 	and.w	r3, r3, #15
 801b43c:	b2db      	uxtb	r3, r3
 801b43e:	009b      	lsls	r3, r3, #2
 801b440:	b2db      	uxtb	r3, r3
 801b442:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801b444:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b446:	2b13      	cmp	r3, #19
 801b448:	f240 80e8 	bls.w	801b61c <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b44c:	687b      	ldr	r3, [r7, #4]
 801b44e:	895b      	ldrh	r3, [r3, #10]
 801b450:	2b03      	cmp	r3, #3
 801b452:	f240 80e5 	bls.w	801b620 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b456:	687b      	ldr	r3, [r7, #4]
 801b458:	685b      	ldr	r3, [r3, #4]
 801b45a:	781b      	ldrb	r3, [r3, #0]
 801b45c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b460:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801b464:	2b00      	cmp	r3, #0
 801b466:	f000 80d2 	beq.w	801b60e <icmp_input+0x1ea>
 801b46a:	2b08      	cmp	r3, #8
 801b46c:	f040 80d2 	bne.w	801b614 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b470:	4b77      	ldr	r3, [pc, #476]	@ (801b650 <icmp_input+0x22c>)
 801b472:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b474:	4b75      	ldr	r3, [pc, #468]	@ (801b64c <icmp_input+0x228>)
 801b476:	695b      	ldr	r3, [r3, #20]
 801b478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b47c:	2be0      	cmp	r3, #224	@ 0xe0
 801b47e:	f000 80d6 	beq.w	801b62e <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b482:	4b72      	ldr	r3, [pc, #456]	@ (801b64c <icmp_input+0x228>)
 801b484:	695b      	ldr	r3, [r3, #20]
 801b486:	4a71      	ldr	r2, [pc, #452]	@ (801b64c <icmp_input+0x228>)
 801b488:	6812      	ldr	r2, [r2, #0]
 801b48a:	4611      	mov	r1, r2
 801b48c:	4618      	mov	r0, r3
 801b48e:	f000 fc31 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801b492:	4603      	mov	r3, r0
 801b494:	2b00      	cmp	r3, #0
 801b496:	f040 80cc 	bne.w	801b632 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b49a:	687b      	ldr	r3, [r7, #4]
 801b49c:	891b      	ldrh	r3, [r3, #8]
 801b49e:	2b07      	cmp	r3, #7
 801b4a0:	f240 80c0 	bls.w	801b624 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 801b4a4:	6878      	ldr	r0, [r7, #4]
 801b4a6:	f7f5 fb8e 	bl	8010bc6 <inet_chksum_pbuf>
 801b4aa:	4603      	mov	r3, r0
 801b4ac:	2b00      	cmp	r3, #0
 801b4ae:	d003      	beq.n	801b4b8 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 801b4b0:	6878      	ldr	r0, [r7, #4]
 801b4b2:	f7f6 ffa1 	bl	80123f8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801b4b6:	e0c5      	b.n	801b644 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b4b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b4ba:	330e      	adds	r3, #14
 801b4bc:	4619      	mov	r1, r3
 801b4be:	6878      	ldr	r0, [r7, #4]
 801b4c0:	f7f6 ff04 	bl	80122cc <pbuf_add_header>
 801b4c4:	4603      	mov	r3, r0
 801b4c6:	2b00      	cmp	r3, #0
 801b4c8:	d04b      	beq.n	801b562 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b4ca:	687b      	ldr	r3, [r7, #4]
 801b4cc:	891a      	ldrh	r2, [r3, #8]
 801b4ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b4d0:	4413      	add	r3, r2
 801b4d2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b4d4:	687b      	ldr	r3, [r7, #4]
 801b4d6:	891b      	ldrh	r3, [r3, #8]
 801b4d8:	8b7a      	ldrh	r2, [r7, #26]
 801b4da:	429a      	cmp	r2, r3
 801b4dc:	f0c0 80ab 	bcc.w	801b636 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b4e0:	8b7b      	ldrh	r3, [r7, #26]
 801b4e2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b4e6:	4619      	mov	r1, r3
 801b4e8:	200e      	movs	r0, #14
 801b4ea:	f7f6 fca1 	bl	8011e30 <pbuf_alloc>
 801b4ee:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b4f0:	697b      	ldr	r3, [r7, #20]
 801b4f2:	2b00      	cmp	r3, #0
 801b4f4:	f000 80a1 	beq.w	801b63a <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b4f8:	697b      	ldr	r3, [r7, #20]
 801b4fa:	895b      	ldrh	r3, [r3, #10]
 801b4fc:	461a      	mov	r2, r3
 801b4fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b500:	3308      	adds	r3, #8
 801b502:	429a      	cmp	r2, r3
 801b504:	d203      	bcs.n	801b50e <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b506:	6978      	ldr	r0, [r7, #20]
 801b508:	f7f6 ff76 	bl	80123f8 <pbuf_free>
          goto icmperr;
 801b50c:	e096      	b.n	801b63c <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b50e:	697b      	ldr	r3, [r7, #20]
 801b510:	685b      	ldr	r3, [r3, #4]
 801b512:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801b514:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b516:	4618      	mov	r0, r3
 801b518:	f002 fb93 	bl	801dc42 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b51c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b51e:	4619      	mov	r1, r3
 801b520:	6978      	ldr	r0, [r7, #20]
 801b522:	f7f6 fee3 	bl	80122ec <pbuf_remove_header>
 801b526:	4603      	mov	r3, r0
 801b528:	2b00      	cmp	r3, #0
 801b52a:	d009      	beq.n	801b540 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b52c:	4b49      	ldr	r3, [pc, #292]	@ (801b654 <icmp_input+0x230>)
 801b52e:	22b6      	movs	r2, #182	@ 0xb6
 801b530:	4949      	ldr	r1, [pc, #292]	@ (801b658 <icmp_input+0x234>)
 801b532:	484a      	ldr	r0, [pc, #296]	@ (801b65c <icmp_input+0x238>)
 801b534:	f002 f95e 	bl	801d7f4 <iprintf>
          pbuf_free(r);
 801b538:	6978      	ldr	r0, [r7, #20]
 801b53a:	f7f6 ff5d 	bl	80123f8 <pbuf_free>
          goto icmperr;
 801b53e:	e07d      	b.n	801b63c <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b540:	6879      	ldr	r1, [r7, #4]
 801b542:	6978      	ldr	r0, [r7, #20]
 801b544:	f7f7 f88c 	bl	8012660 <pbuf_copy>
 801b548:	4603      	mov	r3, r0
 801b54a:	2b00      	cmp	r3, #0
 801b54c:	d003      	beq.n	801b556 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b54e:	6978      	ldr	r0, [r7, #20]
 801b550:	f7f6 ff52 	bl	80123f8 <pbuf_free>
          goto icmperr;
 801b554:	e072      	b.n	801b63c <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801b556:	6878      	ldr	r0, [r7, #4]
 801b558:	f7f6 ff4e 	bl	80123f8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b55c:	697b      	ldr	r3, [r7, #20]
 801b55e:	607b      	str	r3, [r7, #4]
 801b560:	e00f      	b.n	801b582 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b562:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b564:	330e      	adds	r3, #14
 801b566:	4619      	mov	r1, r3
 801b568:	6878      	ldr	r0, [r7, #4]
 801b56a:	f7f6 febf 	bl	80122ec <pbuf_remove_header>
 801b56e:	4603      	mov	r3, r0
 801b570:	2b00      	cmp	r3, #0
 801b572:	d006      	beq.n	801b582 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b574:	4b37      	ldr	r3, [pc, #220]	@ (801b654 <icmp_input+0x230>)
 801b576:	22c7      	movs	r2, #199	@ 0xc7
 801b578:	4939      	ldr	r1, [pc, #228]	@ (801b660 <icmp_input+0x23c>)
 801b57a:	4838      	ldr	r0, [pc, #224]	@ (801b65c <icmp_input+0x238>)
 801b57c:	f002 f93a 	bl	801d7f4 <iprintf>
          goto icmperr;
 801b580:	e05c      	b.n	801b63c <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b582:	687b      	ldr	r3, [r7, #4]
 801b584:	685b      	ldr	r3, [r3, #4]
 801b586:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b588:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b58a:	4619      	mov	r1, r3
 801b58c:	6878      	ldr	r0, [r7, #4]
 801b58e:	f7f6 fe9d 	bl	80122cc <pbuf_add_header>
 801b592:	4603      	mov	r3, r0
 801b594:	2b00      	cmp	r3, #0
 801b596:	d13c      	bne.n	801b612 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b598:	687b      	ldr	r3, [r7, #4]
 801b59a:	685b      	ldr	r3, [r3, #4]
 801b59c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b59e:	69fb      	ldr	r3, [r7, #28]
 801b5a0:	681a      	ldr	r2, [r3, #0]
 801b5a2:	68fb      	ldr	r3, [r7, #12]
 801b5a4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b5a6:	4b29      	ldr	r3, [pc, #164]	@ (801b64c <icmp_input+0x228>)
 801b5a8:	691a      	ldr	r2, [r3, #16]
 801b5aa:	68fb      	ldr	r3, [r7, #12]
 801b5ac:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b5ae:	693b      	ldr	r3, [r7, #16]
 801b5b0:	2200      	movs	r2, #0
 801b5b2:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801b5b4:	693b      	ldr	r3, [r7, #16]
 801b5b6:	885b      	ldrh	r3, [r3, #2]
 801b5b8:	b29b      	uxth	r3, r3
 801b5ba:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801b5be:	4293      	cmp	r3, r2
 801b5c0:	d907      	bls.n	801b5d2 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801b5c2:	693b      	ldr	r3, [r7, #16]
 801b5c4:	885b      	ldrh	r3, [r3, #2]
 801b5c6:	b29b      	uxth	r3, r3
 801b5c8:	3309      	adds	r3, #9
 801b5ca:	b29a      	uxth	r2, r3
 801b5cc:	693b      	ldr	r3, [r7, #16]
 801b5ce:	805a      	strh	r2, [r3, #2]
 801b5d0:	e006      	b.n	801b5e0 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801b5d2:	693b      	ldr	r3, [r7, #16]
 801b5d4:	885b      	ldrh	r3, [r3, #2]
 801b5d6:	b29b      	uxth	r3, r3
 801b5d8:	3308      	adds	r3, #8
 801b5da:	b29a      	uxth	r2, r3
 801b5dc:	693b      	ldr	r3, [r7, #16]
 801b5de:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b5e0:	68fb      	ldr	r3, [r7, #12]
 801b5e2:	22ff      	movs	r2, #255	@ 0xff
 801b5e4:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b5e6:	68fb      	ldr	r3, [r7, #12]
 801b5e8:	2200      	movs	r2, #0
 801b5ea:	729a      	strb	r2, [r3, #10]
 801b5ec:	2200      	movs	r2, #0
 801b5ee:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801b5f0:	683b      	ldr	r3, [r7, #0]
 801b5f2:	9302      	str	r3, [sp, #8]
 801b5f4:	2301      	movs	r3, #1
 801b5f6:	9301      	str	r3, [sp, #4]
 801b5f8:	2300      	movs	r3, #0
 801b5fa:	9300      	str	r3, [sp, #0]
 801b5fc:	23ff      	movs	r3, #255	@ 0xff
 801b5fe:	2200      	movs	r2, #0
 801b600:	69f9      	ldr	r1, [r7, #28]
 801b602:	6878      	ldr	r0, [r7, #4]
 801b604:	f000 fa9e 	bl	801bb44 <ip4_output_if>
 801b608:	4603      	mov	r3, r0
 801b60a:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801b60c:	e001      	b.n	801b612 <icmp_input+0x1ee>
      break;
 801b60e:	bf00      	nop
 801b610:	e000      	b.n	801b614 <icmp_input+0x1f0>
      break;
 801b612:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801b614:	6878      	ldr	r0, [r7, #4]
 801b616:	f7f6 feef 	bl	80123f8 <pbuf_free>
  return;
 801b61a:	e013      	b.n	801b644 <icmp_input+0x220>
    goto lenerr;
 801b61c:	bf00      	nop
 801b61e:	e002      	b.n	801b626 <icmp_input+0x202>
    goto lenerr;
 801b620:	bf00      	nop
 801b622:	e000      	b.n	801b626 <icmp_input+0x202>
        goto lenerr;
 801b624:	bf00      	nop
lenerr:
  pbuf_free(p);
 801b626:	6878      	ldr	r0, [r7, #4]
 801b628:	f7f6 fee6 	bl	80123f8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b62c:	e00a      	b.n	801b644 <icmp_input+0x220>
        goto icmperr;
 801b62e:	bf00      	nop
 801b630:	e004      	b.n	801b63c <icmp_input+0x218>
        goto icmperr;
 801b632:	bf00      	nop
 801b634:	e002      	b.n	801b63c <icmp_input+0x218>
          goto icmperr;
 801b636:	bf00      	nop
 801b638:	e000      	b.n	801b63c <icmp_input+0x218>
          goto icmperr;
 801b63a:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801b63c:	6878      	ldr	r0, [r7, #4]
 801b63e:	f7f6 fedb 	bl	80123f8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b642:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801b644:	3728      	adds	r7, #40	@ 0x28
 801b646:	46bd      	mov	sp, r7
 801b648:	bd80      	pop	{r7, pc}
 801b64a:	bf00      	nop
 801b64c:	24009b14 	.word	0x24009b14
 801b650:	24009b28 	.word	0x24009b28
 801b654:	080223f4 	.word	0x080223f4
 801b658:	0802242c 	.word	0x0802242c
 801b65c:	08022464 	.word	0x08022464
 801b660:	0802248c 	.word	0x0802248c

0801b664 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801b664:	b580      	push	{r7, lr}
 801b666:	b082      	sub	sp, #8
 801b668:	af00      	add	r7, sp, #0
 801b66a:	6078      	str	r0, [r7, #4]
 801b66c:	460b      	mov	r3, r1
 801b66e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801b670:	78fb      	ldrb	r3, [r7, #3]
 801b672:	461a      	mov	r2, r3
 801b674:	2103      	movs	r1, #3
 801b676:	6878      	ldr	r0, [r7, #4]
 801b678:	f000 f814 	bl	801b6a4 <icmp_send_response>
}
 801b67c:	bf00      	nop
 801b67e:	3708      	adds	r7, #8
 801b680:	46bd      	mov	sp, r7
 801b682:	bd80      	pop	{r7, pc}

0801b684 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801b684:	b580      	push	{r7, lr}
 801b686:	b082      	sub	sp, #8
 801b688:	af00      	add	r7, sp, #0
 801b68a:	6078      	str	r0, [r7, #4]
 801b68c:	460b      	mov	r3, r1
 801b68e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801b690:	78fb      	ldrb	r3, [r7, #3]
 801b692:	461a      	mov	r2, r3
 801b694:	210b      	movs	r1, #11
 801b696:	6878      	ldr	r0, [r7, #4]
 801b698:	f000 f804 	bl	801b6a4 <icmp_send_response>
}
 801b69c:	bf00      	nop
 801b69e:	3708      	adds	r7, #8
 801b6a0:	46bd      	mov	sp, r7
 801b6a2:	bd80      	pop	{r7, pc}

0801b6a4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801b6a4:	b580      	push	{r7, lr}
 801b6a6:	b08c      	sub	sp, #48	@ 0x30
 801b6a8:	af04      	add	r7, sp, #16
 801b6aa:	6078      	str	r0, [r7, #4]
 801b6ac:	460b      	mov	r3, r1
 801b6ae:	70fb      	strb	r3, [r7, #3]
 801b6b0:	4613      	mov	r3, r2
 801b6b2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801b6b4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b6b8:	2124      	movs	r1, #36	@ 0x24
 801b6ba:	2022      	movs	r0, #34	@ 0x22
 801b6bc:	f7f6 fbb8 	bl	8011e30 <pbuf_alloc>
 801b6c0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801b6c2:	69fb      	ldr	r3, [r7, #28]
 801b6c4:	2b00      	cmp	r3, #0
 801b6c6:	d056      	beq.n	801b776 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801b6c8:	69fb      	ldr	r3, [r7, #28]
 801b6ca:	895b      	ldrh	r3, [r3, #10]
 801b6cc:	2b23      	cmp	r3, #35	@ 0x23
 801b6ce:	d806      	bhi.n	801b6de <icmp_send_response+0x3a>
 801b6d0:	4b2b      	ldr	r3, [pc, #172]	@ (801b780 <icmp_send_response+0xdc>)
 801b6d2:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801b6d6:	492b      	ldr	r1, [pc, #172]	@ (801b784 <icmp_send_response+0xe0>)
 801b6d8:	482b      	ldr	r0, [pc, #172]	@ (801b788 <icmp_send_response+0xe4>)
 801b6da:	f002 f88b 	bl	801d7f4 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801b6de:	687b      	ldr	r3, [r7, #4]
 801b6e0:	685b      	ldr	r3, [r3, #4]
 801b6e2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801b6e4:	69fb      	ldr	r3, [r7, #28]
 801b6e6:	685b      	ldr	r3, [r3, #4]
 801b6e8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801b6ea:	697b      	ldr	r3, [r7, #20]
 801b6ec:	78fa      	ldrb	r2, [r7, #3]
 801b6ee:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801b6f0:	697b      	ldr	r3, [r7, #20]
 801b6f2:	78ba      	ldrb	r2, [r7, #2]
 801b6f4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801b6f6:	697b      	ldr	r3, [r7, #20]
 801b6f8:	2200      	movs	r2, #0
 801b6fa:	711a      	strb	r2, [r3, #4]
 801b6fc:	2200      	movs	r2, #0
 801b6fe:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801b700:	697b      	ldr	r3, [r7, #20]
 801b702:	2200      	movs	r2, #0
 801b704:	719a      	strb	r2, [r3, #6]
 801b706:	2200      	movs	r2, #0
 801b708:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801b70a:	69fb      	ldr	r3, [r7, #28]
 801b70c:	685b      	ldr	r3, [r3, #4]
 801b70e:	f103 0008 	add.w	r0, r3, #8
 801b712:	687b      	ldr	r3, [r7, #4]
 801b714:	685b      	ldr	r3, [r3, #4]
 801b716:	221c      	movs	r2, #28
 801b718:	4619      	mov	r1, r3
 801b71a:	f002 fa92 	bl	801dc42 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801b71e:	69bb      	ldr	r3, [r7, #24]
 801b720:	68db      	ldr	r3, [r3, #12]
 801b722:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801b724:	f107 030c 	add.w	r3, r7, #12
 801b728:	4618      	mov	r0, r3
 801b72a:	f000 f82f 	bl	801b78c <ip4_route>
 801b72e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801b730:	693b      	ldr	r3, [r7, #16]
 801b732:	2b00      	cmp	r3, #0
 801b734:	d01b      	beq.n	801b76e <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801b736:	697b      	ldr	r3, [r7, #20]
 801b738:	2200      	movs	r2, #0
 801b73a:	709a      	strb	r2, [r3, #2]
 801b73c:	2200      	movs	r2, #0
 801b73e:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801b740:	69fb      	ldr	r3, [r7, #28]
 801b742:	895b      	ldrh	r3, [r3, #10]
 801b744:	4619      	mov	r1, r3
 801b746:	6978      	ldr	r0, [r7, #20]
 801b748:	f7f5 fa2b 	bl	8010ba2 <inet_chksum>
 801b74c:	4603      	mov	r3, r0
 801b74e:	461a      	mov	r2, r3
 801b750:	697b      	ldr	r3, [r7, #20]
 801b752:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801b754:	f107 020c 	add.w	r2, r7, #12
 801b758:	693b      	ldr	r3, [r7, #16]
 801b75a:	9302      	str	r3, [sp, #8]
 801b75c:	2301      	movs	r3, #1
 801b75e:	9301      	str	r3, [sp, #4]
 801b760:	2300      	movs	r3, #0
 801b762:	9300      	str	r3, [sp, #0]
 801b764:	23ff      	movs	r3, #255	@ 0xff
 801b766:	2100      	movs	r1, #0
 801b768:	69f8      	ldr	r0, [r7, #28]
 801b76a:	f000 f9eb 	bl	801bb44 <ip4_output_if>
  }
  pbuf_free(q);
 801b76e:	69f8      	ldr	r0, [r7, #28]
 801b770:	f7f6 fe42 	bl	80123f8 <pbuf_free>
 801b774:	e000      	b.n	801b778 <icmp_send_response+0xd4>
    return;
 801b776:	bf00      	nop
}
 801b778:	3720      	adds	r7, #32
 801b77a:	46bd      	mov	sp, r7
 801b77c:	bd80      	pop	{r7, pc}
 801b77e:	bf00      	nop
 801b780:	080223f4 	.word	0x080223f4
 801b784:	080224c0 	.word	0x080224c0
 801b788:	08022464 	.word	0x08022464

0801b78c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801b78c:	b480      	push	{r7}
 801b78e:	b085      	sub	sp, #20
 801b790:	af00      	add	r7, sp, #0
 801b792:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801b794:	4b33      	ldr	r3, [pc, #204]	@ (801b864 <ip4_route+0xd8>)
 801b796:	681b      	ldr	r3, [r3, #0]
 801b798:	60fb      	str	r3, [r7, #12]
 801b79a:	e036      	b.n	801b80a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b79c:	68fb      	ldr	r3, [r7, #12]
 801b79e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b7a2:	f003 0301 	and.w	r3, r3, #1
 801b7a6:	b2db      	uxtb	r3, r3
 801b7a8:	2b00      	cmp	r3, #0
 801b7aa:	d02b      	beq.n	801b804 <ip4_route+0x78>
 801b7ac:	68fb      	ldr	r3, [r7, #12]
 801b7ae:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b7b2:	089b      	lsrs	r3, r3, #2
 801b7b4:	f003 0301 	and.w	r3, r3, #1
 801b7b8:	b2db      	uxtb	r3, r3
 801b7ba:	2b00      	cmp	r3, #0
 801b7bc:	d022      	beq.n	801b804 <ip4_route+0x78>
 801b7be:	68fb      	ldr	r3, [r7, #12]
 801b7c0:	3304      	adds	r3, #4
 801b7c2:	681b      	ldr	r3, [r3, #0]
 801b7c4:	2b00      	cmp	r3, #0
 801b7c6:	d01d      	beq.n	801b804 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801b7c8:	687b      	ldr	r3, [r7, #4]
 801b7ca:	681a      	ldr	r2, [r3, #0]
 801b7cc:	68fb      	ldr	r3, [r7, #12]
 801b7ce:	3304      	adds	r3, #4
 801b7d0:	681b      	ldr	r3, [r3, #0]
 801b7d2:	405a      	eors	r2, r3
 801b7d4:	68fb      	ldr	r3, [r7, #12]
 801b7d6:	3308      	adds	r3, #8
 801b7d8:	681b      	ldr	r3, [r3, #0]
 801b7da:	4013      	ands	r3, r2
 801b7dc:	2b00      	cmp	r3, #0
 801b7de:	d101      	bne.n	801b7e4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801b7e0:	68fb      	ldr	r3, [r7, #12]
 801b7e2:	e038      	b.n	801b856 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801b7e4:	68fb      	ldr	r3, [r7, #12]
 801b7e6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b7ea:	f003 0302 	and.w	r3, r3, #2
 801b7ee:	2b00      	cmp	r3, #0
 801b7f0:	d108      	bne.n	801b804 <ip4_route+0x78>
 801b7f2:	687b      	ldr	r3, [r7, #4]
 801b7f4:	681a      	ldr	r2, [r3, #0]
 801b7f6:	68fb      	ldr	r3, [r7, #12]
 801b7f8:	330c      	adds	r3, #12
 801b7fa:	681b      	ldr	r3, [r3, #0]
 801b7fc:	429a      	cmp	r2, r3
 801b7fe:	d101      	bne.n	801b804 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801b800:	68fb      	ldr	r3, [r7, #12]
 801b802:	e028      	b.n	801b856 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801b804:	68fb      	ldr	r3, [r7, #12]
 801b806:	681b      	ldr	r3, [r3, #0]
 801b808:	60fb      	str	r3, [r7, #12]
 801b80a:	68fb      	ldr	r3, [r7, #12]
 801b80c:	2b00      	cmp	r3, #0
 801b80e:	d1c5      	bne.n	801b79c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b810:	4b15      	ldr	r3, [pc, #84]	@ (801b868 <ip4_route+0xdc>)
 801b812:	681b      	ldr	r3, [r3, #0]
 801b814:	2b00      	cmp	r3, #0
 801b816:	d01a      	beq.n	801b84e <ip4_route+0xc2>
 801b818:	4b13      	ldr	r3, [pc, #76]	@ (801b868 <ip4_route+0xdc>)
 801b81a:	681b      	ldr	r3, [r3, #0]
 801b81c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b820:	f003 0301 	and.w	r3, r3, #1
 801b824:	2b00      	cmp	r3, #0
 801b826:	d012      	beq.n	801b84e <ip4_route+0xc2>
 801b828:	4b0f      	ldr	r3, [pc, #60]	@ (801b868 <ip4_route+0xdc>)
 801b82a:	681b      	ldr	r3, [r3, #0]
 801b82c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b830:	f003 0304 	and.w	r3, r3, #4
 801b834:	2b00      	cmp	r3, #0
 801b836:	d00a      	beq.n	801b84e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b838:	4b0b      	ldr	r3, [pc, #44]	@ (801b868 <ip4_route+0xdc>)
 801b83a:	681b      	ldr	r3, [r3, #0]
 801b83c:	3304      	adds	r3, #4
 801b83e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b840:	2b00      	cmp	r3, #0
 801b842:	d004      	beq.n	801b84e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	681b      	ldr	r3, [r3, #0]
 801b848:	b2db      	uxtb	r3, r3
 801b84a:	2b7f      	cmp	r3, #127	@ 0x7f
 801b84c:	d101      	bne.n	801b852 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b84e:	2300      	movs	r3, #0
 801b850:	e001      	b.n	801b856 <ip4_route+0xca>
  }

  return netif_default;
 801b852:	4b05      	ldr	r3, [pc, #20]	@ (801b868 <ip4_route+0xdc>)
 801b854:	681b      	ldr	r3, [r3, #0]
}
 801b856:	4618      	mov	r0, r3
 801b858:	3714      	adds	r7, #20
 801b85a:	46bd      	mov	sp, r7
 801b85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b860:	4770      	bx	lr
 801b862:	bf00      	nop
 801b864:	2400cc28 	.word	0x2400cc28
 801b868:	2400cc2c 	.word	0x2400cc2c

0801b86c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b86c:	b580      	push	{r7, lr}
 801b86e:	b082      	sub	sp, #8
 801b870:	af00      	add	r7, sp, #0
 801b872:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b874:	687b      	ldr	r3, [r7, #4]
 801b876:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b87a:	f003 0301 	and.w	r3, r3, #1
 801b87e:	b2db      	uxtb	r3, r3
 801b880:	2b00      	cmp	r3, #0
 801b882:	d016      	beq.n	801b8b2 <ip4_input_accept+0x46>
 801b884:	687b      	ldr	r3, [r7, #4]
 801b886:	3304      	adds	r3, #4
 801b888:	681b      	ldr	r3, [r3, #0]
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d011      	beq.n	801b8b2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b88e:	4b0b      	ldr	r3, [pc, #44]	@ (801b8bc <ip4_input_accept+0x50>)
 801b890:	695a      	ldr	r2, [r3, #20]
 801b892:	687b      	ldr	r3, [r7, #4]
 801b894:	3304      	adds	r3, #4
 801b896:	681b      	ldr	r3, [r3, #0]
 801b898:	429a      	cmp	r2, r3
 801b89a:	d008      	beq.n	801b8ae <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b89c:	4b07      	ldr	r3, [pc, #28]	@ (801b8bc <ip4_input_accept+0x50>)
 801b89e:	695b      	ldr	r3, [r3, #20]
 801b8a0:	6879      	ldr	r1, [r7, #4]
 801b8a2:	4618      	mov	r0, r3
 801b8a4:	f000 fa26 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801b8a8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b8aa:	2b00      	cmp	r3, #0
 801b8ac:	d001      	beq.n	801b8b2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b8ae:	2301      	movs	r3, #1
 801b8b0:	e000      	b.n	801b8b4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b8b2:	2300      	movs	r3, #0
}
 801b8b4:	4618      	mov	r0, r3
 801b8b6:	3708      	adds	r7, #8
 801b8b8:	46bd      	mov	sp, r7
 801b8ba:	bd80      	pop	{r7, pc}
 801b8bc:	24009b14 	.word	0x24009b14

0801b8c0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b8c0:	b580      	push	{r7, lr}
 801b8c2:	b088      	sub	sp, #32
 801b8c4:	af00      	add	r7, sp, #0
 801b8c6:	6078      	str	r0, [r7, #4]
 801b8c8:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801b8ca:	2301      	movs	r3, #1
 801b8cc:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b8ce:	687b      	ldr	r3, [r7, #4]
 801b8d0:	685b      	ldr	r3, [r3, #4]
 801b8d2:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 801b8d4:	69fb      	ldr	r3, [r7, #28]
 801b8d6:	781b      	ldrb	r3, [r3, #0]
 801b8d8:	091b      	lsrs	r3, r3, #4
 801b8da:	b2db      	uxtb	r3, r3
 801b8dc:	2b04      	cmp	r3, #4
 801b8de:	d004      	beq.n	801b8ea <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b8e0:	6878      	ldr	r0, [r7, #4]
 801b8e2:	f7f6 fd89 	bl	80123f8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b8e6:	2300      	movs	r3, #0
 801b8e8:	e123      	b.n	801bb32 <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b8ea:	69fb      	ldr	r3, [r7, #28]
 801b8ec:	781b      	ldrb	r3, [r3, #0]
 801b8ee:	f003 030f 	and.w	r3, r3, #15
 801b8f2:	b2db      	uxtb	r3, r3
 801b8f4:	009b      	lsls	r3, r3, #2
 801b8f6:	b2db      	uxtb	r3, r3
 801b8f8:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b8fa:	69fb      	ldr	r3, [r7, #28]
 801b8fc:	885b      	ldrh	r3, [r3, #2]
 801b8fe:	b29b      	uxth	r3, r3
 801b900:	4618      	mov	r0, r3
 801b902:	f7f5 f8c3 	bl	8010a8c <lwip_htons>
 801b906:	4603      	mov	r3, r0
 801b908:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b90a:	687b      	ldr	r3, [r7, #4]
 801b90c:	891b      	ldrh	r3, [r3, #8]
 801b90e:	8a3a      	ldrh	r2, [r7, #16]
 801b910:	429a      	cmp	r2, r3
 801b912:	d204      	bcs.n	801b91e <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801b914:	8a3b      	ldrh	r3, [r7, #16]
 801b916:	4619      	mov	r1, r3
 801b918:	6878      	ldr	r0, [r7, #4]
 801b91a:	f7f6 fbe7 	bl	80120ec <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b91e:	687b      	ldr	r3, [r7, #4]
 801b920:	895b      	ldrh	r3, [r3, #10]
 801b922:	8a7a      	ldrh	r2, [r7, #18]
 801b924:	429a      	cmp	r2, r3
 801b926:	d807      	bhi.n	801b938 <ip4_input+0x78>
 801b928:	687b      	ldr	r3, [r7, #4]
 801b92a:	891b      	ldrh	r3, [r3, #8]
 801b92c:	8a3a      	ldrh	r2, [r7, #16]
 801b92e:	429a      	cmp	r2, r3
 801b930:	d802      	bhi.n	801b938 <ip4_input+0x78>
 801b932:	8a7b      	ldrh	r3, [r7, #18]
 801b934:	2b13      	cmp	r3, #19
 801b936:	d804      	bhi.n	801b942 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b938:	6878      	ldr	r0, [r7, #4]
 801b93a:	f7f6 fd5d 	bl	80123f8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b93e:	2300      	movs	r3, #0
 801b940:	e0f7      	b.n	801bb32 <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b942:	69fb      	ldr	r3, [r7, #28]
 801b944:	691b      	ldr	r3, [r3, #16]
 801b946:	4a7d      	ldr	r2, [pc, #500]	@ (801bb3c <ip4_input+0x27c>)
 801b948:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b94a:	69fb      	ldr	r3, [r7, #28]
 801b94c:	68db      	ldr	r3, [r3, #12]
 801b94e:	4a7b      	ldr	r2, [pc, #492]	@ (801bb3c <ip4_input+0x27c>)
 801b950:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b952:	4b7a      	ldr	r3, [pc, #488]	@ (801bb3c <ip4_input+0x27c>)
 801b954:	695b      	ldr	r3, [r3, #20]
 801b956:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b95a:	2be0      	cmp	r3, #224	@ 0xe0
 801b95c:	d112      	bne.n	801b984 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b95e:	683b      	ldr	r3, [r7, #0]
 801b960:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b964:	f003 0301 	and.w	r3, r3, #1
 801b968:	b2db      	uxtb	r3, r3
 801b96a:	2b00      	cmp	r3, #0
 801b96c:	d007      	beq.n	801b97e <ip4_input+0xbe>
 801b96e:	683b      	ldr	r3, [r7, #0]
 801b970:	3304      	adds	r3, #4
 801b972:	681b      	ldr	r3, [r3, #0]
 801b974:	2b00      	cmp	r3, #0
 801b976:	d002      	beq.n	801b97e <ip4_input+0xbe>
      netif = inp;
 801b978:	683b      	ldr	r3, [r7, #0]
 801b97a:	61bb      	str	r3, [r7, #24]
 801b97c:	e02a      	b.n	801b9d4 <ip4_input+0x114>
    } else {
      netif = NULL;
 801b97e:	2300      	movs	r3, #0
 801b980:	61bb      	str	r3, [r7, #24]
 801b982:	e027      	b.n	801b9d4 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b984:	6838      	ldr	r0, [r7, #0]
 801b986:	f7ff ff71 	bl	801b86c <ip4_input_accept>
 801b98a:	4603      	mov	r3, r0
 801b98c:	2b00      	cmp	r3, #0
 801b98e:	d002      	beq.n	801b996 <ip4_input+0xd6>
      netif = inp;
 801b990:	683b      	ldr	r3, [r7, #0]
 801b992:	61bb      	str	r3, [r7, #24]
 801b994:	e01e      	b.n	801b9d4 <ip4_input+0x114>
    } else {
      netif = NULL;
 801b996:	2300      	movs	r3, #0
 801b998:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b99a:	4b68      	ldr	r3, [pc, #416]	@ (801bb3c <ip4_input+0x27c>)
 801b99c:	695b      	ldr	r3, [r3, #20]
 801b99e:	b2db      	uxtb	r3, r3
 801b9a0:	2b7f      	cmp	r3, #127	@ 0x7f
 801b9a2:	d017      	beq.n	801b9d4 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b9a4:	4b66      	ldr	r3, [pc, #408]	@ (801bb40 <ip4_input+0x280>)
 801b9a6:	681b      	ldr	r3, [r3, #0]
 801b9a8:	61bb      	str	r3, [r7, #24]
 801b9aa:	e00e      	b.n	801b9ca <ip4_input+0x10a>
          if (netif == inp) {
 801b9ac:	69ba      	ldr	r2, [r7, #24]
 801b9ae:	683b      	ldr	r3, [r7, #0]
 801b9b0:	429a      	cmp	r2, r3
 801b9b2:	d006      	beq.n	801b9c2 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b9b4:	69b8      	ldr	r0, [r7, #24]
 801b9b6:	f7ff ff59 	bl	801b86c <ip4_input_accept>
 801b9ba:	4603      	mov	r3, r0
 801b9bc:	2b00      	cmp	r3, #0
 801b9be:	d108      	bne.n	801b9d2 <ip4_input+0x112>
 801b9c0:	e000      	b.n	801b9c4 <ip4_input+0x104>
            continue;
 801b9c2:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b9c4:	69bb      	ldr	r3, [r7, #24]
 801b9c6:	681b      	ldr	r3, [r3, #0]
 801b9c8:	61bb      	str	r3, [r7, #24]
 801b9ca:	69bb      	ldr	r3, [r7, #24]
 801b9cc:	2b00      	cmp	r3, #0
 801b9ce:	d1ed      	bne.n	801b9ac <ip4_input+0xec>
 801b9d0:	e000      	b.n	801b9d4 <ip4_input+0x114>
            break;
 801b9d2:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 801b9d4:	69bb      	ldr	r3, [r7, #24]
 801b9d6:	2b00      	cmp	r3, #0
 801b9d8:	d111      	bne.n	801b9fe <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801b9da:	69fb      	ldr	r3, [r7, #28]
 801b9dc:	7a5b      	ldrb	r3, [r3, #9]
 801b9de:	2b11      	cmp	r3, #17
 801b9e0:	d10d      	bne.n	801b9fe <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801b9e2:	8a7b      	ldrh	r3, [r7, #18]
 801b9e4:	69fa      	ldr	r2, [r7, #28]
 801b9e6:	4413      	add	r3, r2
 801b9e8:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801b9ea:	68fb      	ldr	r3, [r7, #12]
 801b9ec:	885b      	ldrh	r3, [r3, #2]
 801b9ee:	b29b      	uxth	r3, r3
 801b9f0:	f5b3 4f88 	cmp.w	r3, #17408	@ 0x4400
 801b9f4:	d103      	bne.n	801b9fe <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801b9f6:	683b      	ldr	r3, [r7, #0]
 801b9f8:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801b9fa:	2300      	movs	r3, #0
 801b9fc:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801b9fe:	697b      	ldr	r3, [r7, #20]
 801ba00:	2b00      	cmp	r3, #0
 801ba02:	d017      	beq.n	801ba34 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801ba04:	4b4d      	ldr	r3, [pc, #308]	@ (801bb3c <ip4_input+0x27c>)
 801ba06:	691b      	ldr	r3, [r3, #16]
 801ba08:	2b00      	cmp	r3, #0
 801ba0a:	d013      	beq.n	801ba34 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ba0c:	4b4b      	ldr	r3, [pc, #300]	@ (801bb3c <ip4_input+0x27c>)
 801ba0e:	691b      	ldr	r3, [r3, #16]
 801ba10:	6839      	ldr	r1, [r7, #0]
 801ba12:	4618      	mov	r0, r3
 801ba14:	f000 f96e 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801ba18:	4603      	mov	r3, r0
 801ba1a:	2b00      	cmp	r3, #0
 801ba1c:	d105      	bne.n	801ba2a <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801ba1e:	4b47      	ldr	r3, [pc, #284]	@ (801bb3c <ip4_input+0x27c>)
 801ba20:	691b      	ldr	r3, [r3, #16]
 801ba22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ba26:	2be0      	cmp	r3, #224	@ 0xe0
 801ba28:	d104      	bne.n	801ba34 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801ba2a:	6878      	ldr	r0, [r7, #4]
 801ba2c:	f7f6 fce4 	bl	80123f8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801ba30:	2300      	movs	r3, #0
 801ba32:	e07e      	b.n	801bb32 <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801ba34:	69bb      	ldr	r3, [r7, #24]
 801ba36:	2b00      	cmp	r3, #0
 801ba38:	d104      	bne.n	801ba44 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801ba3a:	6878      	ldr	r0, [r7, #4]
 801ba3c:	f7f6 fcdc 	bl	80123f8 <pbuf_free>
    return ERR_OK;
 801ba40:	2300      	movs	r3, #0
 801ba42:	e076      	b.n	801bb32 <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801ba44:	69fb      	ldr	r3, [r7, #28]
 801ba46:	88db      	ldrh	r3, [r3, #6]
 801ba48:	b29b      	uxth	r3, r3
 801ba4a:	461a      	mov	r2, r3
 801ba4c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801ba50:	4013      	ands	r3, r2
 801ba52:	2b00      	cmp	r3, #0
 801ba54:	d00b      	beq.n	801ba6e <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801ba56:	6878      	ldr	r0, [r7, #4]
 801ba58:	f000 fc92 	bl	801c380 <ip4_reass>
 801ba5c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801ba5e:	687b      	ldr	r3, [r7, #4]
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	d101      	bne.n	801ba68 <ip4_input+0x1a8>
      return ERR_OK;
 801ba64:	2300      	movs	r3, #0
 801ba66:	e064      	b.n	801bb32 <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801ba68:	687b      	ldr	r3, [r7, #4]
 801ba6a:	685b      	ldr	r3, [r3, #4]
 801ba6c:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801ba6e:	4a33      	ldr	r2, [pc, #204]	@ (801bb3c <ip4_input+0x27c>)
 801ba70:	69bb      	ldr	r3, [r7, #24]
 801ba72:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801ba74:	4a31      	ldr	r2, [pc, #196]	@ (801bb3c <ip4_input+0x27c>)
 801ba76:	683b      	ldr	r3, [r7, #0]
 801ba78:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801ba7a:	4a30      	ldr	r2, [pc, #192]	@ (801bb3c <ip4_input+0x27c>)
 801ba7c:	69fb      	ldr	r3, [r7, #28]
 801ba7e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801ba80:	69fb      	ldr	r3, [r7, #28]
 801ba82:	781b      	ldrb	r3, [r3, #0]
 801ba84:	f003 030f 	and.w	r3, r3, #15
 801ba88:	b2db      	uxtb	r3, r3
 801ba8a:	009b      	lsls	r3, r3, #2
 801ba8c:	b2db      	uxtb	r3, r3
 801ba8e:	461a      	mov	r2, r3
 801ba90:	4b2a      	ldr	r3, [pc, #168]	@ (801bb3c <ip4_input+0x27c>)
 801ba92:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801ba94:	8a7b      	ldrh	r3, [r7, #18]
 801ba96:	4619      	mov	r1, r3
 801ba98:	6878      	ldr	r0, [r7, #4]
 801ba9a:	f7f6 fc27 	bl	80122ec <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801ba9e:	69fb      	ldr	r3, [r7, #28]
 801baa0:	7a5b      	ldrb	r3, [r3, #9]
 801baa2:	2b11      	cmp	r3, #17
 801baa4:	d006      	beq.n	801bab4 <ip4_input+0x1f4>
 801baa6:	2b11      	cmp	r3, #17
 801baa8:	dc13      	bgt.n	801bad2 <ip4_input+0x212>
 801baaa:	2b01      	cmp	r3, #1
 801baac:	d00c      	beq.n	801bac8 <ip4_input+0x208>
 801baae:	2b06      	cmp	r3, #6
 801bab0:	d005      	beq.n	801babe <ip4_input+0x1fe>
 801bab2:	e00e      	b.n	801bad2 <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801bab4:	6839      	ldr	r1, [r7, #0]
 801bab6:	6878      	ldr	r0, [r7, #4]
 801bab8:	f7fc fac8 	bl	801804c <udp_input>
        break;
 801babc:	e026      	b.n	801bb0c <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801babe:	6839      	ldr	r1, [r7, #0]
 801bac0:	6878      	ldr	r0, [r7, #4]
 801bac2:	f7f8 fadf 	bl	8014084 <tcp_input>
        break;
 801bac6:	e021      	b.n	801bb0c <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801bac8:	6839      	ldr	r1, [r7, #0]
 801baca:	6878      	ldr	r0, [r7, #4]
 801bacc:	f7ff fcaa 	bl	801b424 <icmp_input>
        break;
 801bad0:	e01c      	b.n	801bb0c <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801bad2:	4b1a      	ldr	r3, [pc, #104]	@ (801bb3c <ip4_input+0x27c>)
 801bad4:	695b      	ldr	r3, [r3, #20]
 801bad6:	69b9      	ldr	r1, [r7, #24]
 801bad8:	4618      	mov	r0, r3
 801bada:	f000 f90b 	bl	801bcf4 <ip4_addr_isbroadcast_u32>
 801bade:	4603      	mov	r3, r0
 801bae0:	2b00      	cmp	r3, #0
 801bae2:	d10f      	bne.n	801bb04 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bae4:	4b15      	ldr	r3, [pc, #84]	@ (801bb3c <ip4_input+0x27c>)
 801bae6:	695b      	ldr	r3, [r3, #20]
 801bae8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801baec:	2be0      	cmp	r3, #224	@ 0xe0
 801baee:	d009      	beq.n	801bb04 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801baf0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801baf4:	4619      	mov	r1, r3
 801baf6:	6878      	ldr	r0, [r7, #4]
 801baf8:	f7f6 fc6b 	bl	80123d2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801bafc:	2102      	movs	r1, #2
 801bafe:	6878      	ldr	r0, [r7, #4]
 801bb00:	f7ff fdb0 	bl	801b664 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801bb04:	6878      	ldr	r0, [r7, #4]
 801bb06:	f7f6 fc77 	bl	80123f8 <pbuf_free>
        break;
 801bb0a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801bb0c:	4b0b      	ldr	r3, [pc, #44]	@ (801bb3c <ip4_input+0x27c>)
 801bb0e:	2200      	movs	r2, #0
 801bb10:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801bb12:	4b0a      	ldr	r3, [pc, #40]	@ (801bb3c <ip4_input+0x27c>)
 801bb14:	2200      	movs	r2, #0
 801bb16:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801bb18:	4b08      	ldr	r3, [pc, #32]	@ (801bb3c <ip4_input+0x27c>)
 801bb1a:	2200      	movs	r2, #0
 801bb1c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801bb1e:	4b07      	ldr	r3, [pc, #28]	@ (801bb3c <ip4_input+0x27c>)
 801bb20:	2200      	movs	r2, #0
 801bb22:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801bb24:	4b05      	ldr	r3, [pc, #20]	@ (801bb3c <ip4_input+0x27c>)
 801bb26:	2200      	movs	r2, #0
 801bb28:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801bb2a:	4b04      	ldr	r3, [pc, #16]	@ (801bb3c <ip4_input+0x27c>)
 801bb2c:	2200      	movs	r2, #0
 801bb2e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801bb30:	2300      	movs	r3, #0
}
 801bb32:	4618      	mov	r0, r3
 801bb34:	3720      	adds	r7, #32
 801bb36:	46bd      	mov	sp, r7
 801bb38:	bd80      	pop	{r7, pc}
 801bb3a:	bf00      	nop
 801bb3c:	24009b14 	.word	0x24009b14
 801bb40:	2400cc28 	.word	0x2400cc28

0801bb44 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801bb44:	b580      	push	{r7, lr}
 801bb46:	b08a      	sub	sp, #40	@ 0x28
 801bb48:	af04      	add	r7, sp, #16
 801bb4a:	60f8      	str	r0, [r7, #12]
 801bb4c:	60b9      	str	r1, [r7, #8]
 801bb4e:	607a      	str	r2, [r7, #4]
 801bb50:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801bb52:	68bb      	ldr	r3, [r7, #8]
 801bb54:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801bb56:	687b      	ldr	r3, [r7, #4]
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	d009      	beq.n	801bb70 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801bb5c:	68bb      	ldr	r3, [r7, #8]
 801bb5e:	2b00      	cmp	r3, #0
 801bb60:	d003      	beq.n	801bb6a <ip4_output_if+0x26>
 801bb62:	68bb      	ldr	r3, [r7, #8]
 801bb64:	681b      	ldr	r3, [r3, #0]
 801bb66:	2b00      	cmp	r3, #0
 801bb68:	d102      	bne.n	801bb70 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801bb6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bb6c:	3304      	adds	r3, #4
 801bb6e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801bb70:	78fa      	ldrb	r2, [r7, #3]
 801bb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bb74:	9302      	str	r3, [sp, #8]
 801bb76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bb7a:	9301      	str	r3, [sp, #4]
 801bb7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801bb80:	9300      	str	r3, [sp, #0]
 801bb82:	4613      	mov	r3, r2
 801bb84:	687a      	ldr	r2, [r7, #4]
 801bb86:	6979      	ldr	r1, [r7, #20]
 801bb88:	68f8      	ldr	r0, [r7, #12]
 801bb8a:	f000 f805 	bl	801bb98 <ip4_output_if_src>
 801bb8e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801bb90:	4618      	mov	r0, r3
 801bb92:	3718      	adds	r7, #24
 801bb94:	46bd      	mov	sp, r7
 801bb96:	bd80      	pop	{r7, pc}

0801bb98 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801bb98:	b580      	push	{r7, lr}
 801bb9a:	b088      	sub	sp, #32
 801bb9c:	af00      	add	r7, sp, #0
 801bb9e:	60f8      	str	r0, [r7, #12]
 801bba0:	60b9      	str	r1, [r7, #8]
 801bba2:	607a      	str	r2, [r7, #4]
 801bba4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801bba6:	68fb      	ldr	r3, [r7, #12]
 801bba8:	7b9b      	ldrb	r3, [r3, #14]
 801bbaa:	2b01      	cmp	r3, #1
 801bbac:	d006      	beq.n	801bbbc <ip4_output_if_src+0x24>
 801bbae:	4b4b      	ldr	r3, [pc, #300]	@ (801bcdc <ip4_output_if_src+0x144>)
 801bbb0:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801bbb4:	494a      	ldr	r1, [pc, #296]	@ (801bce0 <ip4_output_if_src+0x148>)
 801bbb6:	484b      	ldr	r0, [pc, #300]	@ (801bce4 <ip4_output_if_src+0x14c>)
 801bbb8:	f001 fe1c 	bl	801d7f4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801bbbc:	687b      	ldr	r3, [r7, #4]
 801bbbe:	2b00      	cmp	r3, #0
 801bbc0:	d060      	beq.n	801bc84 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801bbc2:	2314      	movs	r3, #20
 801bbc4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801bbc6:	2114      	movs	r1, #20
 801bbc8:	68f8      	ldr	r0, [r7, #12]
 801bbca:	f7f6 fb7f 	bl	80122cc <pbuf_add_header>
 801bbce:	4603      	mov	r3, r0
 801bbd0:	2b00      	cmp	r3, #0
 801bbd2:	d002      	beq.n	801bbda <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801bbd4:	f06f 0301 	mvn.w	r3, #1
 801bbd8:	e07c      	b.n	801bcd4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801bbda:	68fb      	ldr	r3, [r7, #12]
 801bbdc:	685b      	ldr	r3, [r3, #4]
 801bbde:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801bbe0:	68fb      	ldr	r3, [r7, #12]
 801bbe2:	895b      	ldrh	r3, [r3, #10]
 801bbe4:	2b13      	cmp	r3, #19
 801bbe6:	d806      	bhi.n	801bbf6 <ip4_output_if_src+0x5e>
 801bbe8:	4b3c      	ldr	r3, [pc, #240]	@ (801bcdc <ip4_output_if_src+0x144>)
 801bbea:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801bbee:	493e      	ldr	r1, [pc, #248]	@ (801bce8 <ip4_output_if_src+0x150>)
 801bbf0:	483c      	ldr	r0, [pc, #240]	@ (801bce4 <ip4_output_if_src+0x14c>)
 801bbf2:	f001 fdff 	bl	801d7f4 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801bbf6:	69fb      	ldr	r3, [r7, #28]
 801bbf8:	78fa      	ldrb	r2, [r7, #3]
 801bbfa:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801bbfc:	69fb      	ldr	r3, [r7, #28]
 801bbfe:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801bc02:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801bc04:	687b      	ldr	r3, [r7, #4]
 801bc06:	681a      	ldr	r2, [r3, #0]
 801bc08:	69fb      	ldr	r3, [r7, #28]
 801bc0a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801bc0c:	8b7b      	ldrh	r3, [r7, #26]
 801bc0e:	089b      	lsrs	r3, r3, #2
 801bc10:	b29b      	uxth	r3, r3
 801bc12:	b2db      	uxtb	r3, r3
 801bc14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bc18:	b2da      	uxtb	r2, r3
 801bc1a:	69fb      	ldr	r3, [r7, #28]
 801bc1c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801bc1e:	69fb      	ldr	r3, [r7, #28]
 801bc20:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801bc24:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801bc26:	68fb      	ldr	r3, [r7, #12]
 801bc28:	891b      	ldrh	r3, [r3, #8]
 801bc2a:	4618      	mov	r0, r3
 801bc2c:	f7f4 ff2e 	bl	8010a8c <lwip_htons>
 801bc30:	4603      	mov	r3, r0
 801bc32:	461a      	mov	r2, r3
 801bc34:	69fb      	ldr	r3, [r7, #28]
 801bc36:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801bc38:	69fb      	ldr	r3, [r7, #28]
 801bc3a:	2200      	movs	r2, #0
 801bc3c:	719a      	strb	r2, [r3, #6]
 801bc3e:	2200      	movs	r2, #0
 801bc40:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801bc42:	4b2a      	ldr	r3, [pc, #168]	@ (801bcec <ip4_output_if_src+0x154>)
 801bc44:	881b      	ldrh	r3, [r3, #0]
 801bc46:	4618      	mov	r0, r3
 801bc48:	f7f4 ff20 	bl	8010a8c <lwip_htons>
 801bc4c:	4603      	mov	r3, r0
 801bc4e:	461a      	mov	r2, r3
 801bc50:	69fb      	ldr	r3, [r7, #28]
 801bc52:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801bc54:	4b25      	ldr	r3, [pc, #148]	@ (801bcec <ip4_output_if_src+0x154>)
 801bc56:	881b      	ldrh	r3, [r3, #0]
 801bc58:	3301      	adds	r3, #1
 801bc5a:	b29a      	uxth	r2, r3
 801bc5c:	4b23      	ldr	r3, [pc, #140]	@ (801bcec <ip4_output_if_src+0x154>)
 801bc5e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801bc60:	68bb      	ldr	r3, [r7, #8]
 801bc62:	2b00      	cmp	r3, #0
 801bc64:	d104      	bne.n	801bc70 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801bc66:	4b22      	ldr	r3, [pc, #136]	@ (801bcf0 <ip4_output_if_src+0x158>)
 801bc68:	681a      	ldr	r2, [r3, #0]
 801bc6a:	69fb      	ldr	r3, [r7, #28]
 801bc6c:	60da      	str	r2, [r3, #12]
 801bc6e:	e003      	b.n	801bc78 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801bc70:	68bb      	ldr	r3, [r7, #8]
 801bc72:	681a      	ldr	r2, [r3, #0]
 801bc74:	69fb      	ldr	r3, [r7, #28]
 801bc76:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801bc78:	69fb      	ldr	r3, [r7, #28]
 801bc7a:	2200      	movs	r2, #0
 801bc7c:	729a      	strb	r2, [r3, #10]
 801bc7e:	2200      	movs	r2, #0
 801bc80:	72da      	strb	r2, [r3, #11]
 801bc82:	e00f      	b.n	801bca4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801bc84:	68fb      	ldr	r3, [r7, #12]
 801bc86:	895b      	ldrh	r3, [r3, #10]
 801bc88:	2b13      	cmp	r3, #19
 801bc8a:	d802      	bhi.n	801bc92 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801bc8c:	f06f 0301 	mvn.w	r3, #1
 801bc90:	e020      	b.n	801bcd4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801bc92:	68fb      	ldr	r3, [r7, #12]
 801bc94:	685b      	ldr	r3, [r3, #4]
 801bc96:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801bc98:	69fb      	ldr	r3, [r7, #28]
 801bc9a:	691b      	ldr	r3, [r3, #16]
 801bc9c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801bc9e:	f107 0314 	add.w	r3, r7, #20
 801bca2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801bca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	d00c      	beq.n	801bcc6 <ip4_output_if_src+0x12e>
 801bcac:	68fb      	ldr	r3, [r7, #12]
 801bcae:	891a      	ldrh	r2, [r3, #8]
 801bcb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801bcb4:	429a      	cmp	r2, r3
 801bcb6:	d906      	bls.n	801bcc6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801bcb8:	687a      	ldr	r2, [r7, #4]
 801bcba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801bcbc:	68f8      	ldr	r0, [r7, #12]
 801bcbe:	f000 fd53 	bl	801c768 <ip4_frag>
 801bcc2:	4603      	mov	r3, r0
 801bcc4:	e006      	b.n	801bcd4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801bcc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcc8:	695b      	ldr	r3, [r3, #20]
 801bcca:	687a      	ldr	r2, [r7, #4]
 801bccc:	68f9      	ldr	r1, [r7, #12]
 801bcce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801bcd0:	4798      	blx	r3
 801bcd2:	4603      	mov	r3, r0
}
 801bcd4:	4618      	mov	r0, r3
 801bcd6:	3720      	adds	r7, #32
 801bcd8:	46bd      	mov	sp, r7
 801bcda:	bd80      	pop	{r7, pc}
 801bcdc:	080224ec 	.word	0x080224ec
 801bce0:	08022520 	.word	0x08022520
 801bce4:	0802252c 	.word	0x0802252c
 801bce8:	08022554 	.word	0x08022554
 801bcec:	2400cdba 	.word	0x2400cdba
 801bcf0:	08022a30 	.word	0x08022a30

0801bcf4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801bcf4:	b480      	push	{r7}
 801bcf6:	b085      	sub	sp, #20
 801bcf8:	af00      	add	r7, sp, #0
 801bcfa:	6078      	str	r0, [r7, #4]
 801bcfc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801bcfe:	687b      	ldr	r3, [r7, #4]
 801bd00:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801bd02:	687b      	ldr	r3, [r7, #4]
 801bd04:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bd08:	d002      	beq.n	801bd10 <ip4_addr_isbroadcast_u32+0x1c>
 801bd0a:	687b      	ldr	r3, [r7, #4]
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	d101      	bne.n	801bd14 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801bd10:	2301      	movs	r3, #1
 801bd12:	e02a      	b.n	801bd6a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801bd14:	683b      	ldr	r3, [r7, #0]
 801bd16:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801bd1a:	f003 0302 	and.w	r3, r3, #2
 801bd1e:	2b00      	cmp	r3, #0
 801bd20:	d101      	bne.n	801bd26 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801bd22:	2300      	movs	r3, #0
 801bd24:	e021      	b.n	801bd6a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801bd26:	683b      	ldr	r3, [r7, #0]
 801bd28:	3304      	adds	r3, #4
 801bd2a:	681b      	ldr	r3, [r3, #0]
 801bd2c:	687a      	ldr	r2, [r7, #4]
 801bd2e:	429a      	cmp	r2, r3
 801bd30:	d101      	bne.n	801bd36 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801bd32:	2300      	movs	r3, #0
 801bd34:	e019      	b.n	801bd6a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801bd36:	68fa      	ldr	r2, [r7, #12]
 801bd38:	683b      	ldr	r3, [r7, #0]
 801bd3a:	3304      	adds	r3, #4
 801bd3c:	681b      	ldr	r3, [r3, #0]
 801bd3e:	405a      	eors	r2, r3
 801bd40:	683b      	ldr	r3, [r7, #0]
 801bd42:	3308      	adds	r3, #8
 801bd44:	681b      	ldr	r3, [r3, #0]
 801bd46:	4013      	ands	r3, r2
 801bd48:	2b00      	cmp	r3, #0
 801bd4a:	d10d      	bne.n	801bd68 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801bd4c:	683b      	ldr	r3, [r7, #0]
 801bd4e:	3308      	adds	r3, #8
 801bd50:	681b      	ldr	r3, [r3, #0]
 801bd52:	43da      	mvns	r2, r3
 801bd54:	687b      	ldr	r3, [r7, #4]
 801bd56:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801bd58:	683b      	ldr	r3, [r7, #0]
 801bd5a:	3308      	adds	r3, #8
 801bd5c:	681b      	ldr	r3, [r3, #0]
 801bd5e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801bd60:	429a      	cmp	r2, r3
 801bd62:	d101      	bne.n	801bd68 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801bd64:	2301      	movs	r3, #1
 801bd66:	e000      	b.n	801bd6a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801bd68:	2300      	movs	r3, #0
  }
}
 801bd6a:	4618      	mov	r0, r3
 801bd6c:	3714      	adds	r7, #20
 801bd6e:	46bd      	mov	sp, r7
 801bd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd74:	4770      	bx	lr
	...

0801bd78 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801bd78:	b580      	push	{r7, lr}
 801bd7a:	b084      	sub	sp, #16
 801bd7c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801bd7e:	2300      	movs	r3, #0
 801bd80:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801bd82:	4b12      	ldr	r3, [pc, #72]	@ (801bdcc <ip_reass_tmr+0x54>)
 801bd84:	681b      	ldr	r3, [r3, #0]
 801bd86:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801bd88:	e018      	b.n	801bdbc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801bd8a:	68fb      	ldr	r3, [r7, #12]
 801bd8c:	7fdb      	ldrb	r3, [r3, #31]
 801bd8e:	2b00      	cmp	r3, #0
 801bd90:	d00b      	beq.n	801bdaa <ip_reass_tmr+0x32>
      r->timer--;
 801bd92:	68fb      	ldr	r3, [r7, #12]
 801bd94:	7fdb      	ldrb	r3, [r3, #31]
 801bd96:	3b01      	subs	r3, #1
 801bd98:	b2da      	uxtb	r2, r3
 801bd9a:	68fb      	ldr	r3, [r7, #12]
 801bd9c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801bd9e:	68fb      	ldr	r3, [r7, #12]
 801bda0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801bda2:	68fb      	ldr	r3, [r7, #12]
 801bda4:	681b      	ldr	r3, [r3, #0]
 801bda6:	60fb      	str	r3, [r7, #12]
 801bda8:	e008      	b.n	801bdbc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801bdaa:	68fb      	ldr	r3, [r7, #12]
 801bdac:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801bdae:	68fb      	ldr	r3, [r7, #12]
 801bdb0:	681b      	ldr	r3, [r3, #0]
 801bdb2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801bdb4:	68b9      	ldr	r1, [r7, #8]
 801bdb6:	6878      	ldr	r0, [r7, #4]
 801bdb8:	f000 f80a 	bl	801bdd0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801bdbc:	68fb      	ldr	r3, [r7, #12]
 801bdbe:	2b00      	cmp	r3, #0
 801bdc0:	d1e3      	bne.n	801bd8a <ip_reass_tmr+0x12>
    }
  }
}
 801bdc2:	bf00      	nop
 801bdc4:	bf00      	nop
 801bdc6:	3710      	adds	r7, #16
 801bdc8:	46bd      	mov	sp, r7
 801bdca:	bd80      	pop	{r7, pc}
 801bdcc:	2400cdbc 	.word	0x2400cdbc

0801bdd0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bdd0:	b580      	push	{r7, lr}
 801bdd2:	b088      	sub	sp, #32
 801bdd4:	af00      	add	r7, sp, #0
 801bdd6:	6078      	str	r0, [r7, #4]
 801bdd8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801bdda:	2300      	movs	r3, #0
 801bddc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801bdde:	683a      	ldr	r2, [r7, #0]
 801bde0:	687b      	ldr	r3, [r7, #4]
 801bde2:	429a      	cmp	r2, r3
 801bde4:	d105      	bne.n	801bdf2 <ip_reass_free_complete_datagram+0x22>
 801bde6:	4b45      	ldr	r3, [pc, #276]	@ (801befc <ip_reass_free_complete_datagram+0x12c>)
 801bde8:	22ab      	movs	r2, #171	@ 0xab
 801bdea:	4945      	ldr	r1, [pc, #276]	@ (801bf00 <ip_reass_free_complete_datagram+0x130>)
 801bdec:	4845      	ldr	r0, [pc, #276]	@ (801bf04 <ip_reass_free_complete_datagram+0x134>)
 801bdee:	f001 fd01 	bl	801d7f4 <iprintf>
  if (prev != NULL) {
 801bdf2:	683b      	ldr	r3, [r7, #0]
 801bdf4:	2b00      	cmp	r3, #0
 801bdf6:	d00a      	beq.n	801be0e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801bdf8:	683b      	ldr	r3, [r7, #0]
 801bdfa:	681b      	ldr	r3, [r3, #0]
 801bdfc:	687a      	ldr	r2, [r7, #4]
 801bdfe:	429a      	cmp	r2, r3
 801be00:	d005      	beq.n	801be0e <ip_reass_free_complete_datagram+0x3e>
 801be02:	4b3e      	ldr	r3, [pc, #248]	@ (801befc <ip_reass_free_complete_datagram+0x12c>)
 801be04:	22ad      	movs	r2, #173	@ 0xad
 801be06:	4940      	ldr	r1, [pc, #256]	@ (801bf08 <ip_reass_free_complete_datagram+0x138>)
 801be08:	483e      	ldr	r0, [pc, #248]	@ (801bf04 <ip_reass_free_complete_datagram+0x134>)
 801be0a:	f001 fcf3 	bl	801d7f4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801be0e:	687b      	ldr	r3, [r7, #4]
 801be10:	685b      	ldr	r3, [r3, #4]
 801be12:	685b      	ldr	r3, [r3, #4]
 801be14:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801be16:	697b      	ldr	r3, [r7, #20]
 801be18:	889b      	ldrh	r3, [r3, #4]
 801be1a:	b29b      	uxth	r3, r3
 801be1c:	2b00      	cmp	r3, #0
 801be1e:	d12a      	bne.n	801be76 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801be20:	687b      	ldr	r3, [r7, #4]
 801be22:	685b      	ldr	r3, [r3, #4]
 801be24:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801be26:	697b      	ldr	r3, [r7, #20]
 801be28:	681a      	ldr	r2, [r3, #0]
 801be2a:	687b      	ldr	r3, [r7, #4]
 801be2c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801be2e:	69bb      	ldr	r3, [r7, #24]
 801be30:	6858      	ldr	r0, [r3, #4]
 801be32:	687b      	ldr	r3, [r7, #4]
 801be34:	3308      	adds	r3, #8
 801be36:	2214      	movs	r2, #20
 801be38:	4619      	mov	r1, r3
 801be3a:	f001 ff02 	bl	801dc42 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801be3e:	2101      	movs	r1, #1
 801be40:	69b8      	ldr	r0, [r7, #24]
 801be42:	f7ff fc1f 	bl	801b684 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801be46:	69b8      	ldr	r0, [r7, #24]
 801be48:	f7f6 fb64 	bl	8012514 <pbuf_clen>
 801be4c:	4603      	mov	r3, r0
 801be4e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801be50:	8bfa      	ldrh	r2, [r7, #30]
 801be52:	8a7b      	ldrh	r3, [r7, #18]
 801be54:	4413      	add	r3, r2
 801be56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801be5a:	db05      	blt.n	801be68 <ip_reass_free_complete_datagram+0x98>
 801be5c:	4b27      	ldr	r3, [pc, #156]	@ (801befc <ip_reass_free_complete_datagram+0x12c>)
 801be5e:	22bc      	movs	r2, #188	@ 0xbc
 801be60:	492a      	ldr	r1, [pc, #168]	@ (801bf0c <ip_reass_free_complete_datagram+0x13c>)
 801be62:	4828      	ldr	r0, [pc, #160]	@ (801bf04 <ip_reass_free_complete_datagram+0x134>)
 801be64:	f001 fcc6 	bl	801d7f4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801be68:	8bfa      	ldrh	r2, [r7, #30]
 801be6a:	8a7b      	ldrh	r3, [r7, #18]
 801be6c:	4413      	add	r3, r2
 801be6e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801be70:	69b8      	ldr	r0, [r7, #24]
 801be72:	f7f6 fac1 	bl	80123f8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801be76:	687b      	ldr	r3, [r7, #4]
 801be78:	685b      	ldr	r3, [r3, #4]
 801be7a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801be7c:	e01f      	b.n	801bebe <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801be7e:	69bb      	ldr	r3, [r7, #24]
 801be80:	685b      	ldr	r3, [r3, #4]
 801be82:	617b      	str	r3, [r7, #20]
    pcur = p;
 801be84:	69bb      	ldr	r3, [r7, #24]
 801be86:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801be88:	697b      	ldr	r3, [r7, #20]
 801be8a:	681b      	ldr	r3, [r3, #0]
 801be8c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801be8e:	68f8      	ldr	r0, [r7, #12]
 801be90:	f7f6 fb40 	bl	8012514 <pbuf_clen>
 801be94:	4603      	mov	r3, r0
 801be96:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801be98:	8bfa      	ldrh	r2, [r7, #30]
 801be9a:	8a7b      	ldrh	r3, [r7, #18]
 801be9c:	4413      	add	r3, r2
 801be9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801bea2:	db05      	blt.n	801beb0 <ip_reass_free_complete_datagram+0xe0>
 801bea4:	4b15      	ldr	r3, [pc, #84]	@ (801befc <ip_reass_free_complete_datagram+0x12c>)
 801bea6:	22cc      	movs	r2, #204	@ 0xcc
 801bea8:	4918      	ldr	r1, [pc, #96]	@ (801bf0c <ip_reass_free_complete_datagram+0x13c>)
 801beaa:	4816      	ldr	r0, [pc, #88]	@ (801bf04 <ip_reass_free_complete_datagram+0x134>)
 801beac:	f001 fca2 	bl	801d7f4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801beb0:	8bfa      	ldrh	r2, [r7, #30]
 801beb2:	8a7b      	ldrh	r3, [r7, #18]
 801beb4:	4413      	add	r3, r2
 801beb6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801beb8:	68f8      	ldr	r0, [r7, #12]
 801beba:	f7f6 fa9d 	bl	80123f8 <pbuf_free>
  while (p != NULL) {
 801bebe:	69bb      	ldr	r3, [r7, #24]
 801bec0:	2b00      	cmp	r3, #0
 801bec2:	d1dc      	bne.n	801be7e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801bec4:	6839      	ldr	r1, [r7, #0]
 801bec6:	6878      	ldr	r0, [r7, #4]
 801bec8:	f000 f8c2 	bl	801c050 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801becc:	4b10      	ldr	r3, [pc, #64]	@ (801bf10 <ip_reass_free_complete_datagram+0x140>)
 801bece:	881b      	ldrh	r3, [r3, #0]
 801bed0:	8bfa      	ldrh	r2, [r7, #30]
 801bed2:	429a      	cmp	r2, r3
 801bed4:	d905      	bls.n	801bee2 <ip_reass_free_complete_datagram+0x112>
 801bed6:	4b09      	ldr	r3, [pc, #36]	@ (801befc <ip_reass_free_complete_datagram+0x12c>)
 801bed8:	22d2      	movs	r2, #210	@ 0xd2
 801beda:	490e      	ldr	r1, [pc, #56]	@ (801bf14 <ip_reass_free_complete_datagram+0x144>)
 801bedc:	4809      	ldr	r0, [pc, #36]	@ (801bf04 <ip_reass_free_complete_datagram+0x134>)
 801bede:	f001 fc89 	bl	801d7f4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801bee2:	4b0b      	ldr	r3, [pc, #44]	@ (801bf10 <ip_reass_free_complete_datagram+0x140>)
 801bee4:	881a      	ldrh	r2, [r3, #0]
 801bee6:	8bfb      	ldrh	r3, [r7, #30]
 801bee8:	1ad3      	subs	r3, r2, r3
 801beea:	b29a      	uxth	r2, r3
 801beec:	4b08      	ldr	r3, [pc, #32]	@ (801bf10 <ip_reass_free_complete_datagram+0x140>)
 801beee:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801bef0:	8bfb      	ldrh	r3, [r7, #30]
}
 801bef2:	4618      	mov	r0, r3
 801bef4:	3720      	adds	r7, #32
 801bef6:	46bd      	mov	sp, r7
 801bef8:	bd80      	pop	{r7, pc}
 801befa:	bf00      	nop
 801befc:	08022584 	.word	0x08022584
 801bf00:	080225c0 	.word	0x080225c0
 801bf04:	080225cc 	.word	0x080225cc
 801bf08:	080225f4 	.word	0x080225f4
 801bf0c:	08022608 	.word	0x08022608
 801bf10:	2400cdc0 	.word	0x2400cdc0
 801bf14:	08022628 	.word	0x08022628

0801bf18 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801bf18:	b580      	push	{r7, lr}
 801bf1a:	b08a      	sub	sp, #40	@ 0x28
 801bf1c:	af00      	add	r7, sp, #0
 801bf1e:	6078      	str	r0, [r7, #4]
 801bf20:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801bf22:	2300      	movs	r3, #0
 801bf24:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801bf26:	2300      	movs	r3, #0
 801bf28:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801bf2a:	2300      	movs	r3, #0
 801bf2c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801bf2e:	2300      	movs	r3, #0
 801bf30:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801bf32:	2300      	movs	r3, #0
 801bf34:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801bf36:	4b28      	ldr	r3, [pc, #160]	@ (801bfd8 <ip_reass_remove_oldest_datagram+0xc0>)
 801bf38:	681b      	ldr	r3, [r3, #0]
 801bf3a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801bf3c:	e030      	b.n	801bfa0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801bf3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf40:	695a      	ldr	r2, [r3, #20]
 801bf42:	687b      	ldr	r3, [r7, #4]
 801bf44:	68db      	ldr	r3, [r3, #12]
 801bf46:	429a      	cmp	r2, r3
 801bf48:	d10c      	bne.n	801bf64 <ip_reass_remove_oldest_datagram+0x4c>
 801bf4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf4c:	699a      	ldr	r2, [r3, #24]
 801bf4e:	687b      	ldr	r3, [r7, #4]
 801bf50:	691b      	ldr	r3, [r3, #16]
 801bf52:	429a      	cmp	r2, r3
 801bf54:	d106      	bne.n	801bf64 <ip_reass_remove_oldest_datagram+0x4c>
 801bf56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf58:	899a      	ldrh	r2, [r3, #12]
 801bf5a:	687b      	ldr	r3, [r7, #4]
 801bf5c:	889b      	ldrh	r3, [r3, #4]
 801bf5e:	b29b      	uxth	r3, r3
 801bf60:	429a      	cmp	r2, r3
 801bf62:	d014      	beq.n	801bf8e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801bf64:	693b      	ldr	r3, [r7, #16]
 801bf66:	3301      	adds	r3, #1
 801bf68:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801bf6a:	6a3b      	ldr	r3, [r7, #32]
 801bf6c:	2b00      	cmp	r3, #0
 801bf6e:	d104      	bne.n	801bf7a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801bf70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf72:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bf74:	69fb      	ldr	r3, [r7, #28]
 801bf76:	61bb      	str	r3, [r7, #24]
 801bf78:	e009      	b.n	801bf8e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801bf7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf7c:	7fda      	ldrb	r2, [r3, #31]
 801bf7e:	6a3b      	ldr	r3, [r7, #32]
 801bf80:	7fdb      	ldrb	r3, [r3, #31]
 801bf82:	429a      	cmp	r2, r3
 801bf84:	d803      	bhi.n	801bf8e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801bf86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf88:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bf8a:	69fb      	ldr	r3, [r7, #28]
 801bf8c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801bf8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf90:	681b      	ldr	r3, [r3, #0]
 801bf92:	2b00      	cmp	r3, #0
 801bf94:	d001      	beq.n	801bf9a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801bf96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf98:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801bf9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf9c:	681b      	ldr	r3, [r3, #0]
 801bf9e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801bfa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bfa2:	2b00      	cmp	r3, #0
 801bfa4:	d1cb      	bne.n	801bf3e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801bfa6:	6a3b      	ldr	r3, [r7, #32]
 801bfa8:	2b00      	cmp	r3, #0
 801bfaa:	d008      	beq.n	801bfbe <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801bfac:	69b9      	ldr	r1, [r7, #24]
 801bfae:	6a38      	ldr	r0, [r7, #32]
 801bfb0:	f7ff ff0e 	bl	801bdd0 <ip_reass_free_complete_datagram>
 801bfb4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801bfb6:	697a      	ldr	r2, [r7, #20]
 801bfb8:	68fb      	ldr	r3, [r7, #12]
 801bfba:	4413      	add	r3, r2
 801bfbc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801bfbe:	697a      	ldr	r2, [r7, #20]
 801bfc0:	683b      	ldr	r3, [r7, #0]
 801bfc2:	429a      	cmp	r2, r3
 801bfc4:	da02      	bge.n	801bfcc <ip_reass_remove_oldest_datagram+0xb4>
 801bfc6:	693b      	ldr	r3, [r7, #16]
 801bfc8:	2b01      	cmp	r3, #1
 801bfca:	dcac      	bgt.n	801bf26 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801bfcc:	697b      	ldr	r3, [r7, #20]
}
 801bfce:	4618      	mov	r0, r3
 801bfd0:	3728      	adds	r7, #40	@ 0x28
 801bfd2:	46bd      	mov	sp, r7
 801bfd4:	bd80      	pop	{r7, pc}
 801bfd6:	bf00      	nop
 801bfd8:	2400cdbc 	.word	0x2400cdbc

0801bfdc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801bfdc:	b580      	push	{r7, lr}
 801bfde:	b084      	sub	sp, #16
 801bfe0:	af00      	add	r7, sp, #0
 801bfe2:	6078      	str	r0, [r7, #4]
 801bfe4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bfe6:	2004      	movs	r0, #4
 801bfe8:	f7f5 fae0 	bl	80115ac <memp_malloc>
 801bfec:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801bfee:	68fb      	ldr	r3, [r7, #12]
 801bff0:	2b00      	cmp	r3, #0
 801bff2:	d110      	bne.n	801c016 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801bff4:	6839      	ldr	r1, [r7, #0]
 801bff6:	6878      	ldr	r0, [r7, #4]
 801bff8:	f7ff ff8e 	bl	801bf18 <ip_reass_remove_oldest_datagram>
 801bffc:	4602      	mov	r2, r0
 801bffe:	683b      	ldr	r3, [r7, #0]
 801c000:	4293      	cmp	r3, r2
 801c002:	dc03      	bgt.n	801c00c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c004:	2004      	movs	r0, #4
 801c006:	f7f5 fad1 	bl	80115ac <memp_malloc>
 801c00a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	2b00      	cmp	r3, #0
 801c010:	d101      	bne.n	801c016 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c012:	2300      	movs	r3, #0
 801c014:	e016      	b.n	801c044 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c016:	2220      	movs	r2, #32
 801c018:	2100      	movs	r1, #0
 801c01a:	68f8      	ldr	r0, [r7, #12]
 801c01c:	f001 fd42 	bl	801daa4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c020:	68fb      	ldr	r3, [r7, #12]
 801c022:	220f      	movs	r2, #15
 801c024:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c026:	4b09      	ldr	r3, [pc, #36]	@ (801c04c <ip_reass_enqueue_new_datagram+0x70>)
 801c028:	681a      	ldr	r2, [r3, #0]
 801c02a:	68fb      	ldr	r3, [r7, #12]
 801c02c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c02e:	4a07      	ldr	r2, [pc, #28]	@ (801c04c <ip_reass_enqueue_new_datagram+0x70>)
 801c030:	68fb      	ldr	r3, [r7, #12]
 801c032:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c034:	68fb      	ldr	r3, [r7, #12]
 801c036:	3308      	adds	r3, #8
 801c038:	2214      	movs	r2, #20
 801c03a:	6879      	ldr	r1, [r7, #4]
 801c03c:	4618      	mov	r0, r3
 801c03e:	f001 fe00 	bl	801dc42 <memcpy>
  return ipr;
 801c042:	68fb      	ldr	r3, [r7, #12]
}
 801c044:	4618      	mov	r0, r3
 801c046:	3710      	adds	r7, #16
 801c048:	46bd      	mov	sp, r7
 801c04a:	bd80      	pop	{r7, pc}
 801c04c:	2400cdbc 	.word	0x2400cdbc

0801c050 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c050:	b580      	push	{r7, lr}
 801c052:	b082      	sub	sp, #8
 801c054:	af00      	add	r7, sp, #0
 801c056:	6078      	str	r0, [r7, #4]
 801c058:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c05a:	4b10      	ldr	r3, [pc, #64]	@ (801c09c <ip_reass_dequeue_datagram+0x4c>)
 801c05c:	681b      	ldr	r3, [r3, #0]
 801c05e:	687a      	ldr	r2, [r7, #4]
 801c060:	429a      	cmp	r2, r3
 801c062:	d104      	bne.n	801c06e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c064:	687b      	ldr	r3, [r7, #4]
 801c066:	681b      	ldr	r3, [r3, #0]
 801c068:	4a0c      	ldr	r2, [pc, #48]	@ (801c09c <ip_reass_dequeue_datagram+0x4c>)
 801c06a:	6013      	str	r3, [r2, #0]
 801c06c:	e00d      	b.n	801c08a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c06e:	683b      	ldr	r3, [r7, #0]
 801c070:	2b00      	cmp	r3, #0
 801c072:	d106      	bne.n	801c082 <ip_reass_dequeue_datagram+0x32>
 801c074:	4b0a      	ldr	r3, [pc, #40]	@ (801c0a0 <ip_reass_dequeue_datagram+0x50>)
 801c076:	f240 1245 	movw	r2, #325	@ 0x145
 801c07a:	490a      	ldr	r1, [pc, #40]	@ (801c0a4 <ip_reass_dequeue_datagram+0x54>)
 801c07c:	480a      	ldr	r0, [pc, #40]	@ (801c0a8 <ip_reass_dequeue_datagram+0x58>)
 801c07e:	f001 fbb9 	bl	801d7f4 <iprintf>
    prev->next = ipr->next;
 801c082:	687b      	ldr	r3, [r7, #4]
 801c084:	681a      	ldr	r2, [r3, #0]
 801c086:	683b      	ldr	r3, [r7, #0]
 801c088:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c08a:	6879      	ldr	r1, [r7, #4]
 801c08c:	2004      	movs	r0, #4
 801c08e:	f7f5 fb03 	bl	8011698 <memp_free>
}
 801c092:	bf00      	nop
 801c094:	3708      	adds	r7, #8
 801c096:	46bd      	mov	sp, r7
 801c098:	bd80      	pop	{r7, pc}
 801c09a:	bf00      	nop
 801c09c:	2400cdbc 	.word	0x2400cdbc
 801c0a0:	08022584 	.word	0x08022584
 801c0a4:	0802264c 	.word	0x0802264c
 801c0a8:	080225cc 	.word	0x080225cc

0801c0ac <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c0ac:	b580      	push	{r7, lr}
 801c0ae:	b08c      	sub	sp, #48	@ 0x30
 801c0b0:	af00      	add	r7, sp, #0
 801c0b2:	60f8      	str	r0, [r7, #12]
 801c0b4:	60b9      	str	r1, [r7, #8]
 801c0b6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c0b8:	2300      	movs	r3, #0
 801c0ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c0bc:	2301      	movs	r3, #1
 801c0be:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c0c0:	68bb      	ldr	r3, [r7, #8]
 801c0c2:	685b      	ldr	r3, [r3, #4]
 801c0c4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c0c6:	69fb      	ldr	r3, [r7, #28]
 801c0c8:	885b      	ldrh	r3, [r3, #2]
 801c0ca:	b29b      	uxth	r3, r3
 801c0cc:	4618      	mov	r0, r3
 801c0ce:	f7f4 fcdd 	bl	8010a8c <lwip_htons>
 801c0d2:	4603      	mov	r3, r0
 801c0d4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c0d6:	69fb      	ldr	r3, [r7, #28]
 801c0d8:	781b      	ldrb	r3, [r3, #0]
 801c0da:	f003 030f 	and.w	r3, r3, #15
 801c0de:	b2db      	uxtb	r3, r3
 801c0e0:	009b      	lsls	r3, r3, #2
 801c0e2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c0e4:	7e7b      	ldrb	r3, [r7, #25]
 801c0e6:	b29b      	uxth	r3, r3
 801c0e8:	8b7a      	ldrh	r2, [r7, #26]
 801c0ea:	429a      	cmp	r2, r3
 801c0ec:	d202      	bcs.n	801c0f4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c0ee:	f04f 33ff 	mov.w	r3, #4294967295
 801c0f2:	e135      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c0f4:	7e7b      	ldrb	r3, [r7, #25]
 801c0f6:	b29b      	uxth	r3, r3
 801c0f8:	8b7a      	ldrh	r2, [r7, #26]
 801c0fa:	1ad3      	subs	r3, r2, r3
 801c0fc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c0fe:	69fb      	ldr	r3, [r7, #28]
 801c100:	88db      	ldrh	r3, [r3, #6]
 801c102:	b29b      	uxth	r3, r3
 801c104:	4618      	mov	r0, r3
 801c106:	f7f4 fcc1 	bl	8010a8c <lwip_htons>
 801c10a:	4603      	mov	r3, r0
 801c10c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c110:	b29b      	uxth	r3, r3
 801c112:	00db      	lsls	r3, r3, #3
 801c114:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c116:	68bb      	ldr	r3, [r7, #8]
 801c118:	685b      	ldr	r3, [r3, #4]
 801c11a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801c11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c11e:	2200      	movs	r2, #0
 801c120:	701a      	strb	r2, [r3, #0]
 801c122:	2200      	movs	r2, #0
 801c124:	705a      	strb	r2, [r3, #1]
 801c126:	2200      	movs	r2, #0
 801c128:	709a      	strb	r2, [r3, #2]
 801c12a:	2200      	movs	r2, #0
 801c12c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c130:	8afa      	ldrh	r2, [r7, #22]
 801c132:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c134:	8afa      	ldrh	r2, [r7, #22]
 801c136:	8b7b      	ldrh	r3, [r7, #26]
 801c138:	4413      	add	r3, r2
 801c13a:	b29a      	uxth	r2, r3
 801c13c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c13e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c142:	88db      	ldrh	r3, [r3, #6]
 801c144:	b29b      	uxth	r3, r3
 801c146:	8afa      	ldrh	r2, [r7, #22]
 801c148:	429a      	cmp	r2, r3
 801c14a:	d902      	bls.n	801c152 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c14c:	f04f 33ff 	mov.w	r3, #4294967295
 801c150:	e106      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c152:	68fb      	ldr	r3, [r7, #12]
 801c154:	685b      	ldr	r3, [r3, #4]
 801c156:	627b      	str	r3, [r7, #36]	@ 0x24
 801c158:	e068      	b.n	801c22c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c15c:	685b      	ldr	r3, [r3, #4]
 801c15e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c162:	889b      	ldrh	r3, [r3, #4]
 801c164:	b29a      	uxth	r2, r3
 801c166:	693b      	ldr	r3, [r7, #16]
 801c168:	889b      	ldrh	r3, [r3, #4]
 801c16a:	b29b      	uxth	r3, r3
 801c16c:	429a      	cmp	r2, r3
 801c16e:	d235      	bcs.n	801c1dc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c174:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c178:	2b00      	cmp	r3, #0
 801c17a:	d020      	beq.n	801c1be <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c17e:	889b      	ldrh	r3, [r3, #4]
 801c180:	b29a      	uxth	r2, r3
 801c182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c184:	88db      	ldrh	r3, [r3, #6]
 801c186:	b29b      	uxth	r3, r3
 801c188:	429a      	cmp	r2, r3
 801c18a:	d307      	bcc.n	801c19c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c18e:	88db      	ldrh	r3, [r3, #6]
 801c190:	b29a      	uxth	r2, r3
 801c192:	693b      	ldr	r3, [r7, #16]
 801c194:	889b      	ldrh	r3, [r3, #4]
 801c196:	b29b      	uxth	r3, r3
 801c198:	429a      	cmp	r2, r3
 801c19a:	d902      	bls.n	801c1a2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c19c:	f04f 33ff 	mov.w	r3, #4294967295
 801c1a0:	e0de      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c1a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1a4:	68ba      	ldr	r2, [r7, #8]
 801c1a6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1aa:	88db      	ldrh	r3, [r3, #6]
 801c1ac:	b29a      	uxth	r2, r3
 801c1ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c1b0:	889b      	ldrh	r3, [r3, #4]
 801c1b2:	b29b      	uxth	r3, r3
 801c1b4:	429a      	cmp	r2, r3
 801c1b6:	d03d      	beq.n	801c234 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c1b8:	2300      	movs	r3, #0
 801c1ba:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c1bc:	e03a      	b.n	801c234 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c1c0:	88db      	ldrh	r3, [r3, #6]
 801c1c2:	b29a      	uxth	r2, r3
 801c1c4:	693b      	ldr	r3, [r7, #16]
 801c1c6:	889b      	ldrh	r3, [r3, #4]
 801c1c8:	b29b      	uxth	r3, r3
 801c1ca:	429a      	cmp	r2, r3
 801c1cc:	d902      	bls.n	801c1d4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c1ce:	f04f 33ff 	mov.w	r3, #4294967295
 801c1d2:	e0c5      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c1d4:	68fb      	ldr	r3, [r7, #12]
 801c1d6:	68ba      	ldr	r2, [r7, #8]
 801c1d8:	605a      	str	r2, [r3, #4]
      break;
 801c1da:	e02b      	b.n	801c234 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c1de:	889b      	ldrh	r3, [r3, #4]
 801c1e0:	b29a      	uxth	r2, r3
 801c1e2:	693b      	ldr	r3, [r7, #16]
 801c1e4:	889b      	ldrh	r3, [r3, #4]
 801c1e6:	b29b      	uxth	r3, r3
 801c1e8:	429a      	cmp	r2, r3
 801c1ea:	d102      	bne.n	801c1f2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c1ec:	f04f 33ff 	mov.w	r3, #4294967295
 801c1f0:	e0b6      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c1f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c1f4:	889b      	ldrh	r3, [r3, #4]
 801c1f6:	b29a      	uxth	r2, r3
 801c1f8:	693b      	ldr	r3, [r7, #16]
 801c1fa:	88db      	ldrh	r3, [r3, #6]
 801c1fc:	b29b      	uxth	r3, r3
 801c1fe:	429a      	cmp	r2, r3
 801c200:	d202      	bcs.n	801c208 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c202:	f04f 33ff 	mov.w	r3, #4294967295
 801c206:	e0ab      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c20a:	2b00      	cmp	r3, #0
 801c20c:	d009      	beq.n	801c222 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c20e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c210:	88db      	ldrh	r3, [r3, #6]
 801c212:	b29a      	uxth	r2, r3
 801c214:	693b      	ldr	r3, [r7, #16]
 801c216:	889b      	ldrh	r3, [r3, #4]
 801c218:	b29b      	uxth	r3, r3
 801c21a:	429a      	cmp	r2, r3
 801c21c:	d001      	beq.n	801c222 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c21e:	2300      	movs	r3, #0
 801c220:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c222:	693b      	ldr	r3, [r7, #16]
 801c224:	681b      	ldr	r3, [r3, #0]
 801c226:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801c228:	693b      	ldr	r3, [r7, #16]
 801c22a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801c22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c22e:	2b00      	cmp	r3, #0
 801c230:	d193      	bne.n	801c15a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c232:	e000      	b.n	801c236 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c234:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c238:	2b00      	cmp	r3, #0
 801c23a:	d12d      	bne.n	801c298 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c23e:	2b00      	cmp	r3, #0
 801c240:	d01c      	beq.n	801c27c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c244:	88db      	ldrh	r3, [r3, #6]
 801c246:	b29a      	uxth	r2, r3
 801c248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c24a:	889b      	ldrh	r3, [r3, #4]
 801c24c:	b29b      	uxth	r3, r3
 801c24e:	429a      	cmp	r2, r3
 801c250:	d906      	bls.n	801c260 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c252:	4b45      	ldr	r3, [pc, #276]	@ (801c368 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c254:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801c258:	4944      	ldr	r1, [pc, #272]	@ (801c36c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c25a:	4845      	ldr	r0, [pc, #276]	@ (801c370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c25c:	f001 faca 	bl	801d7f4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c262:	68ba      	ldr	r2, [r7, #8]
 801c264:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c268:	88db      	ldrh	r3, [r3, #6]
 801c26a:	b29a      	uxth	r2, r3
 801c26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c26e:	889b      	ldrh	r3, [r3, #4]
 801c270:	b29b      	uxth	r3, r3
 801c272:	429a      	cmp	r2, r3
 801c274:	d010      	beq.n	801c298 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c276:	2300      	movs	r3, #0
 801c278:	623b      	str	r3, [r7, #32]
 801c27a:	e00d      	b.n	801c298 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c27c:	68fb      	ldr	r3, [r7, #12]
 801c27e:	685b      	ldr	r3, [r3, #4]
 801c280:	2b00      	cmp	r3, #0
 801c282:	d006      	beq.n	801c292 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c284:	4b38      	ldr	r3, [pc, #224]	@ (801c368 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c286:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801c28a:	493a      	ldr	r1, [pc, #232]	@ (801c374 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c28c:	4838      	ldr	r0, [pc, #224]	@ (801c370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c28e:	f001 fab1 	bl	801d7f4 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c292:	68fb      	ldr	r3, [r7, #12]
 801c294:	68ba      	ldr	r2, [r7, #8]
 801c296:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c298:	687b      	ldr	r3, [r7, #4]
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d105      	bne.n	801c2aa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c29e:	68fb      	ldr	r3, [r7, #12]
 801c2a0:	7f9b      	ldrb	r3, [r3, #30]
 801c2a2:	f003 0301 	and.w	r3, r3, #1
 801c2a6:	2b00      	cmp	r3, #0
 801c2a8:	d059      	beq.n	801c35e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c2aa:	6a3b      	ldr	r3, [r7, #32]
 801c2ac:	2b00      	cmp	r3, #0
 801c2ae:	d04f      	beq.n	801c350 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c2b0:	68fb      	ldr	r3, [r7, #12]
 801c2b2:	685b      	ldr	r3, [r3, #4]
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	d006      	beq.n	801c2c6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c2b8:	68fb      	ldr	r3, [r7, #12]
 801c2ba:	685b      	ldr	r3, [r3, #4]
 801c2bc:	685b      	ldr	r3, [r3, #4]
 801c2be:	889b      	ldrh	r3, [r3, #4]
 801c2c0:	b29b      	uxth	r3, r3
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d002      	beq.n	801c2cc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c2c6:	2300      	movs	r3, #0
 801c2c8:	623b      	str	r3, [r7, #32]
 801c2ca:	e041      	b.n	801c350 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2ce:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801c2d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2d2:	681b      	ldr	r3, [r3, #0]
 801c2d4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c2d6:	e012      	b.n	801c2fe <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c2da:	685b      	ldr	r3, [r3, #4]
 801c2dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801c2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c2e0:	88db      	ldrh	r3, [r3, #6]
 801c2e2:	b29a      	uxth	r2, r3
 801c2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2e6:	889b      	ldrh	r3, [r3, #4]
 801c2e8:	b29b      	uxth	r3, r3
 801c2ea:	429a      	cmp	r2, r3
 801c2ec:	d002      	beq.n	801c2f4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c2ee:	2300      	movs	r3, #0
 801c2f0:	623b      	str	r3, [r7, #32]
            break;
 801c2f2:	e007      	b.n	801c304 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801c2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2fa:	681b      	ldr	r3, [r3, #0]
 801c2fc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c300:	2b00      	cmp	r3, #0
 801c302:	d1e9      	bne.n	801c2d8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c304:	6a3b      	ldr	r3, [r7, #32]
 801c306:	2b00      	cmp	r3, #0
 801c308:	d022      	beq.n	801c350 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c30a:	68fb      	ldr	r3, [r7, #12]
 801c30c:	685b      	ldr	r3, [r3, #4]
 801c30e:	2b00      	cmp	r3, #0
 801c310:	d106      	bne.n	801c320 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c312:	4b15      	ldr	r3, [pc, #84]	@ (801c368 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c314:	f240 12df 	movw	r2, #479	@ 0x1df
 801c318:	4917      	ldr	r1, [pc, #92]	@ (801c378 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c31a:	4815      	ldr	r0, [pc, #84]	@ (801c370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c31c:	f001 fa6a 	bl	801d7f4 <iprintf>
          LWIP_ASSERT("sanity check",
 801c320:	68fb      	ldr	r3, [r7, #12]
 801c322:	685b      	ldr	r3, [r3, #4]
 801c324:	685b      	ldr	r3, [r3, #4]
 801c326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c328:	429a      	cmp	r2, r3
 801c32a:	d106      	bne.n	801c33a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c32c:	4b0e      	ldr	r3, [pc, #56]	@ (801c368 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c32e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801c332:	4911      	ldr	r1, [pc, #68]	@ (801c378 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c334:	480e      	ldr	r0, [pc, #56]	@ (801c370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c336:	f001 fa5d 	bl	801d7f4 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c33c:	681b      	ldr	r3, [r3, #0]
 801c33e:	2b00      	cmp	r3, #0
 801c340:	d006      	beq.n	801c350 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c342:	4b09      	ldr	r3, [pc, #36]	@ (801c368 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c344:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801c348:	490c      	ldr	r1, [pc, #48]	@ (801c37c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c34a:	4809      	ldr	r0, [pc, #36]	@ (801c370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c34c:	f001 fa52 	bl	801d7f4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c350:	6a3b      	ldr	r3, [r7, #32]
 801c352:	2b00      	cmp	r3, #0
 801c354:	bf14      	ite	ne
 801c356:	2301      	movne	r3, #1
 801c358:	2300      	moveq	r3, #0
 801c35a:	b2db      	uxtb	r3, r3
 801c35c:	e000      	b.n	801c360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c35e:	2300      	movs	r3, #0
}
 801c360:	4618      	mov	r0, r3
 801c362:	3730      	adds	r7, #48	@ 0x30
 801c364:	46bd      	mov	sp, r7
 801c366:	bd80      	pop	{r7, pc}
 801c368:	08022584 	.word	0x08022584
 801c36c:	08022668 	.word	0x08022668
 801c370:	080225cc 	.word	0x080225cc
 801c374:	08022688 	.word	0x08022688
 801c378:	080226c0 	.word	0x080226c0
 801c37c:	080226d0 	.word	0x080226d0

0801c380 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c380:	b580      	push	{r7, lr}
 801c382:	b08e      	sub	sp, #56	@ 0x38
 801c384:	af00      	add	r7, sp, #0
 801c386:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c388:	687b      	ldr	r3, [r7, #4]
 801c38a:	685b      	ldr	r3, [r3, #4]
 801c38c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c390:	781b      	ldrb	r3, [r3, #0]
 801c392:	f003 030f 	and.w	r3, r3, #15
 801c396:	b2db      	uxtb	r3, r3
 801c398:	009b      	lsls	r3, r3, #2
 801c39a:	b2db      	uxtb	r3, r3
 801c39c:	2b14      	cmp	r3, #20
 801c39e:	f040 8171 	bne.w	801c684 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c3a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3a4:	88db      	ldrh	r3, [r3, #6]
 801c3a6:	b29b      	uxth	r3, r3
 801c3a8:	4618      	mov	r0, r3
 801c3aa:	f7f4 fb6f 	bl	8010a8c <lwip_htons>
 801c3ae:	4603      	mov	r3, r0
 801c3b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c3b4:	b29b      	uxth	r3, r3
 801c3b6:	00db      	lsls	r3, r3, #3
 801c3b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3bc:	885b      	ldrh	r3, [r3, #2]
 801c3be:	b29b      	uxth	r3, r3
 801c3c0:	4618      	mov	r0, r3
 801c3c2:	f7f4 fb63 	bl	8010a8c <lwip_htons>
 801c3c6:	4603      	mov	r3, r0
 801c3c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3cc:	781b      	ldrb	r3, [r3, #0]
 801c3ce:	f003 030f 	and.w	r3, r3, #15
 801c3d2:	b2db      	uxtb	r3, r3
 801c3d4:	009b      	lsls	r3, r3, #2
 801c3d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801c3da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c3de:	b29b      	uxth	r3, r3
 801c3e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c3e2:	429a      	cmp	r2, r3
 801c3e4:	f0c0 8150 	bcc.w	801c688 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c3e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c3ec:	b29b      	uxth	r3, r3
 801c3ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c3f0:	1ad3      	subs	r3, r2, r3
 801c3f2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c3f4:	6878      	ldr	r0, [r7, #4]
 801c3f6:	f7f6 f88d 	bl	8012514 <pbuf_clen>
 801c3fa:	4603      	mov	r3, r0
 801c3fc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c3fe:	4b8c      	ldr	r3, [pc, #560]	@ (801c630 <ip4_reass+0x2b0>)
 801c400:	881b      	ldrh	r3, [r3, #0]
 801c402:	461a      	mov	r2, r3
 801c404:	8c3b      	ldrh	r3, [r7, #32]
 801c406:	4413      	add	r3, r2
 801c408:	2b0a      	cmp	r3, #10
 801c40a:	dd10      	ble.n	801c42e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c40c:	8c3b      	ldrh	r3, [r7, #32]
 801c40e:	4619      	mov	r1, r3
 801c410:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c412:	f7ff fd81 	bl	801bf18 <ip_reass_remove_oldest_datagram>
 801c416:	4603      	mov	r3, r0
 801c418:	2b00      	cmp	r3, #0
 801c41a:	f000 8137 	beq.w	801c68c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c41e:	4b84      	ldr	r3, [pc, #528]	@ (801c630 <ip4_reass+0x2b0>)
 801c420:	881b      	ldrh	r3, [r3, #0]
 801c422:	461a      	mov	r2, r3
 801c424:	8c3b      	ldrh	r3, [r7, #32]
 801c426:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c428:	2b0a      	cmp	r3, #10
 801c42a:	f300 812f 	bgt.w	801c68c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c42e:	4b81      	ldr	r3, [pc, #516]	@ (801c634 <ip4_reass+0x2b4>)
 801c430:	681b      	ldr	r3, [r3, #0]
 801c432:	633b      	str	r3, [r7, #48]	@ 0x30
 801c434:	e015      	b.n	801c462 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c438:	695a      	ldr	r2, [r3, #20]
 801c43a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c43c:	68db      	ldr	r3, [r3, #12]
 801c43e:	429a      	cmp	r2, r3
 801c440:	d10c      	bne.n	801c45c <ip4_reass+0xdc>
 801c442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c444:	699a      	ldr	r2, [r3, #24]
 801c446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c448:	691b      	ldr	r3, [r3, #16]
 801c44a:	429a      	cmp	r2, r3
 801c44c:	d106      	bne.n	801c45c <ip4_reass+0xdc>
 801c44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c450:	899a      	ldrh	r2, [r3, #12]
 801c452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c454:	889b      	ldrh	r3, [r3, #4]
 801c456:	b29b      	uxth	r3, r3
 801c458:	429a      	cmp	r2, r3
 801c45a:	d006      	beq.n	801c46a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c45e:	681b      	ldr	r3, [r3, #0]
 801c460:	633b      	str	r3, [r7, #48]	@ 0x30
 801c462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c464:	2b00      	cmp	r3, #0
 801c466:	d1e6      	bne.n	801c436 <ip4_reass+0xb6>
 801c468:	e000      	b.n	801c46c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c46a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c46e:	2b00      	cmp	r3, #0
 801c470:	d109      	bne.n	801c486 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c472:	8c3b      	ldrh	r3, [r7, #32]
 801c474:	4619      	mov	r1, r3
 801c476:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c478:	f7ff fdb0 	bl	801bfdc <ip_reass_enqueue_new_datagram>
 801c47c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c480:	2b00      	cmp	r3, #0
 801c482:	d11c      	bne.n	801c4be <ip4_reass+0x13e>
      goto nullreturn;
 801c484:	e105      	b.n	801c692 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c488:	88db      	ldrh	r3, [r3, #6]
 801c48a:	b29b      	uxth	r3, r3
 801c48c:	4618      	mov	r0, r3
 801c48e:	f7f4 fafd 	bl	8010a8c <lwip_htons>
 801c492:	4603      	mov	r3, r0
 801c494:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c498:	2b00      	cmp	r3, #0
 801c49a:	d110      	bne.n	801c4be <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c49c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c49e:	89db      	ldrh	r3, [r3, #14]
 801c4a0:	4618      	mov	r0, r3
 801c4a2:	f7f4 faf3 	bl	8010a8c <lwip_htons>
 801c4a6:	4603      	mov	r3, r0
 801c4a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c4ac:	2b00      	cmp	r3, #0
 801c4ae:	d006      	beq.n	801c4be <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c4b2:	3308      	adds	r3, #8
 801c4b4:	2214      	movs	r2, #20
 801c4b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c4b8:	4618      	mov	r0, r3
 801c4ba:	f001 fbc2 	bl	801dc42 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c4c0:	88db      	ldrh	r3, [r3, #6]
 801c4c2:	b29b      	uxth	r3, r3
 801c4c4:	f003 0320 	and.w	r3, r3, #32
 801c4c8:	2b00      	cmp	r3, #0
 801c4ca:	bf0c      	ite	eq
 801c4cc:	2301      	moveq	r3, #1
 801c4ce:	2300      	movne	r3, #0
 801c4d0:	b2db      	uxtb	r3, r3
 801c4d2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c4d4:	69fb      	ldr	r3, [r7, #28]
 801c4d6:	2b00      	cmp	r3, #0
 801c4d8:	d00e      	beq.n	801c4f8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c4da:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c4dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c4de:	4413      	add	r3, r2
 801c4e0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c4e2:	8b7a      	ldrh	r2, [r7, #26]
 801c4e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c4e6:	429a      	cmp	r2, r3
 801c4e8:	f0c0 80a0 	bcc.w	801c62c <ip4_reass+0x2ac>
 801c4ec:	8b7b      	ldrh	r3, [r7, #26]
 801c4ee:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801c4f2:	4293      	cmp	r3, r2
 801c4f4:	f200 809a 	bhi.w	801c62c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c4f8:	69fa      	ldr	r2, [r7, #28]
 801c4fa:	6879      	ldr	r1, [r7, #4]
 801c4fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c4fe:	f7ff fdd5 	bl	801c0ac <ip_reass_chain_frag_into_datagram_and_validate>
 801c502:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c504:	697b      	ldr	r3, [r7, #20]
 801c506:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c50a:	f000 809b 	beq.w	801c644 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c50e:	4b48      	ldr	r3, [pc, #288]	@ (801c630 <ip4_reass+0x2b0>)
 801c510:	881a      	ldrh	r2, [r3, #0]
 801c512:	8c3b      	ldrh	r3, [r7, #32]
 801c514:	4413      	add	r3, r2
 801c516:	b29a      	uxth	r2, r3
 801c518:	4b45      	ldr	r3, [pc, #276]	@ (801c630 <ip4_reass+0x2b0>)
 801c51a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c51c:	69fb      	ldr	r3, [r7, #28]
 801c51e:	2b00      	cmp	r3, #0
 801c520:	d00d      	beq.n	801c53e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c522:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c524:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c526:	4413      	add	r3, r2
 801c528:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c52c:	8a7a      	ldrh	r2, [r7, #18]
 801c52e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c532:	7f9b      	ldrb	r3, [r3, #30]
 801c534:	f043 0301 	orr.w	r3, r3, #1
 801c538:	b2da      	uxtb	r2, r3
 801c53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c53c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c53e:	697b      	ldr	r3, [r7, #20]
 801c540:	2b01      	cmp	r3, #1
 801c542:	d171      	bne.n	801c628 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c546:	8b9b      	ldrh	r3, [r3, #28]
 801c548:	3314      	adds	r3, #20
 801c54a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c54e:	685b      	ldr	r3, [r3, #4]
 801c550:	685b      	ldr	r3, [r3, #4]
 801c552:	681b      	ldr	r3, [r3, #0]
 801c554:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c558:	685b      	ldr	r3, [r3, #4]
 801c55a:	685b      	ldr	r3, [r3, #4]
 801c55c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c560:	3308      	adds	r3, #8
 801c562:	2214      	movs	r2, #20
 801c564:	4619      	mov	r1, r3
 801c566:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c568:	f001 fb6b 	bl	801dc42 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c56c:	8a3b      	ldrh	r3, [r7, #16]
 801c56e:	4618      	mov	r0, r3
 801c570:	f7f4 fa8c 	bl	8010a8c <lwip_htons>
 801c574:	4603      	mov	r3, r0
 801c576:	461a      	mov	r2, r3
 801c578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c57a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c57c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c57e:	2200      	movs	r2, #0
 801c580:	719a      	strb	r2, [r3, #6]
 801c582:	2200      	movs	r2, #0
 801c584:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c588:	2200      	movs	r2, #0
 801c58a:	729a      	strb	r2, [r3, #10]
 801c58c:	2200      	movs	r2, #0
 801c58e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c592:	685b      	ldr	r3, [r3, #4]
 801c594:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c596:	e00d      	b.n	801c5b4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c59a:	685b      	ldr	r3, [r3, #4]
 801c59c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c59e:	2114      	movs	r1, #20
 801c5a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801c5a2:	f7f5 fea3 	bl	80122ec <pbuf_remove_header>
      pbuf_cat(p, r);
 801c5a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c5a8:	6878      	ldr	r0, [r7, #4]
 801c5aa:	f7f5 fff3 	bl	8012594 <pbuf_cat>
      r = iprh->next_pbuf;
 801c5ae:	68fb      	ldr	r3, [r7, #12]
 801c5b0:	681b      	ldr	r3, [r3, #0]
 801c5b2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801c5b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c5b6:	2b00      	cmp	r3, #0
 801c5b8:	d1ee      	bne.n	801c598 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c5ba:	4b1e      	ldr	r3, [pc, #120]	@ (801c634 <ip4_reass+0x2b4>)
 801c5bc:	681b      	ldr	r3, [r3, #0]
 801c5be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c5c0:	429a      	cmp	r2, r3
 801c5c2:	d102      	bne.n	801c5ca <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c5c4:	2300      	movs	r3, #0
 801c5c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c5c8:	e010      	b.n	801c5ec <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c5ca:	4b1a      	ldr	r3, [pc, #104]	@ (801c634 <ip4_reass+0x2b4>)
 801c5cc:	681b      	ldr	r3, [r3, #0]
 801c5ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c5d0:	e007      	b.n	801c5e2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c5d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5d4:	681b      	ldr	r3, [r3, #0]
 801c5d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c5d8:	429a      	cmp	r2, r3
 801c5da:	d006      	beq.n	801c5ea <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5de:	681b      	ldr	r3, [r3, #0]
 801c5e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5e4:	2b00      	cmp	r3, #0
 801c5e6:	d1f4      	bne.n	801c5d2 <ip4_reass+0x252>
 801c5e8:	e000      	b.n	801c5ec <ip4_reass+0x26c>
          break;
 801c5ea:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c5ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c5ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c5f0:	f7ff fd2e 	bl	801c050 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c5f4:	6878      	ldr	r0, [r7, #4]
 801c5f6:	f7f5 ff8d 	bl	8012514 <pbuf_clen>
 801c5fa:	4603      	mov	r3, r0
 801c5fc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c5fe:	4b0c      	ldr	r3, [pc, #48]	@ (801c630 <ip4_reass+0x2b0>)
 801c600:	881b      	ldrh	r3, [r3, #0]
 801c602:	8c3a      	ldrh	r2, [r7, #32]
 801c604:	429a      	cmp	r2, r3
 801c606:	d906      	bls.n	801c616 <ip4_reass+0x296>
 801c608:	4b0b      	ldr	r3, [pc, #44]	@ (801c638 <ip4_reass+0x2b8>)
 801c60a:	f240 229b 	movw	r2, #667	@ 0x29b
 801c60e:	490b      	ldr	r1, [pc, #44]	@ (801c63c <ip4_reass+0x2bc>)
 801c610:	480b      	ldr	r0, [pc, #44]	@ (801c640 <ip4_reass+0x2c0>)
 801c612:	f001 f8ef 	bl	801d7f4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c616:	4b06      	ldr	r3, [pc, #24]	@ (801c630 <ip4_reass+0x2b0>)
 801c618:	881a      	ldrh	r2, [r3, #0]
 801c61a:	8c3b      	ldrh	r3, [r7, #32]
 801c61c:	1ad3      	subs	r3, r2, r3
 801c61e:	b29a      	uxth	r2, r3
 801c620:	4b03      	ldr	r3, [pc, #12]	@ (801c630 <ip4_reass+0x2b0>)
 801c622:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c624:	687b      	ldr	r3, [r7, #4]
 801c626:	e038      	b.n	801c69a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c628:	2300      	movs	r3, #0
 801c62a:	e036      	b.n	801c69a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801c62c:	bf00      	nop
 801c62e:	e00a      	b.n	801c646 <ip4_reass+0x2c6>
 801c630:	2400cdc0 	.word	0x2400cdc0
 801c634:	2400cdbc 	.word	0x2400cdbc
 801c638:	08022584 	.word	0x08022584
 801c63c:	080226f4 	.word	0x080226f4
 801c640:	080225cc 	.word	0x080225cc
    goto nullreturn_ipr;
 801c644:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801c646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c648:	2b00      	cmp	r3, #0
 801c64a:	d106      	bne.n	801c65a <ip4_reass+0x2da>
 801c64c:	4b15      	ldr	r3, [pc, #84]	@ (801c6a4 <ip4_reass+0x324>)
 801c64e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801c652:	4915      	ldr	r1, [pc, #84]	@ (801c6a8 <ip4_reass+0x328>)
 801c654:	4815      	ldr	r0, [pc, #84]	@ (801c6ac <ip4_reass+0x32c>)
 801c656:	f001 f8cd 	bl	801d7f4 <iprintf>
  if (ipr->p == NULL) {
 801c65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c65c:	685b      	ldr	r3, [r3, #4]
 801c65e:	2b00      	cmp	r3, #0
 801c660:	d116      	bne.n	801c690 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801c662:	4b13      	ldr	r3, [pc, #76]	@ (801c6b0 <ip4_reass+0x330>)
 801c664:	681b      	ldr	r3, [r3, #0]
 801c666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c668:	429a      	cmp	r2, r3
 801c66a:	d006      	beq.n	801c67a <ip4_reass+0x2fa>
 801c66c:	4b0d      	ldr	r3, [pc, #52]	@ (801c6a4 <ip4_reass+0x324>)
 801c66e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801c672:	4910      	ldr	r1, [pc, #64]	@ (801c6b4 <ip4_reass+0x334>)
 801c674:	480d      	ldr	r0, [pc, #52]	@ (801c6ac <ip4_reass+0x32c>)
 801c676:	f001 f8bd 	bl	801d7f4 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801c67a:	2100      	movs	r1, #0
 801c67c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c67e:	f7ff fce7 	bl	801c050 <ip_reass_dequeue_datagram>
 801c682:	e006      	b.n	801c692 <ip4_reass+0x312>
    goto nullreturn;
 801c684:	bf00      	nop
 801c686:	e004      	b.n	801c692 <ip4_reass+0x312>
    goto nullreturn;
 801c688:	bf00      	nop
 801c68a:	e002      	b.n	801c692 <ip4_reass+0x312>
      goto nullreturn;
 801c68c:	bf00      	nop
 801c68e:	e000      	b.n	801c692 <ip4_reass+0x312>
  }

nullreturn:
 801c690:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801c692:	6878      	ldr	r0, [r7, #4]
 801c694:	f7f5 feb0 	bl	80123f8 <pbuf_free>
  return NULL;
 801c698:	2300      	movs	r3, #0
}
 801c69a:	4618      	mov	r0, r3
 801c69c:	3738      	adds	r7, #56	@ 0x38
 801c69e:	46bd      	mov	sp, r7
 801c6a0:	bd80      	pop	{r7, pc}
 801c6a2:	bf00      	nop
 801c6a4:	08022584 	.word	0x08022584
 801c6a8:	08022710 	.word	0x08022710
 801c6ac:	080225cc 	.word	0x080225cc
 801c6b0:	2400cdbc 	.word	0x2400cdbc
 801c6b4:	0802271c 	.word	0x0802271c

0801c6b8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801c6b8:	b580      	push	{r7, lr}
 801c6ba:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801c6bc:	2005      	movs	r0, #5
 801c6be:	f7f4 ff75 	bl	80115ac <memp_malloc>
 801c6c2:	4603      	mov	r3, r0
}
 801c6c4:	4618      	mov	r0, r3
 801c6c6:	bd80      	pop	{r7, pc}

0801c6c8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801c6c8:	b580      	push	{r7, lr}
 801c6ca:	b082      	sub	sp, #8
 801c6cc:	af00      	add	r7, sp, #0
 801c6ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801c6d0:	687b      	ldr	r3, [r7, #4]
 801c6d2:	2b00      	cmp	r3, #0
 801c6d4:	d106      	bne.n	801c6e4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801c6d6:	4b07      	ldr	r3, [pc, #28]	@ (801c6f4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801c6d8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801c6dc:	4906      	ldr	r1, [pc, #24]	@ (801c6f8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801c6de:	4807      	ldr	r0, [pc, #28]	@ (801c6fc <ip_frag_free_pbuf_custom_ref+0x34>)
 801c6e0:	f001 f888 	bl	801d7f4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801c6e4:	6879      	ldr	r1, [r7, #4]
 801c6e6:	2005      	movs	r0, #5
 801c6e8:	f7f4 ffd6 	bl	8011698 <memp_free>
}
 801c6ec:	bf00      	nop
 801c6ee:	3708      	adds	r7, #8
 801c6f0:	46bd      	mov	sp, r7
 801c6f2:	bd80      	pop	{r7, pc}
 801c6f4:	08022584 	.word	0x08022584
 801c6f8:	0802273c 	.word	0x0802273c
 801c6fc:	080225cc 	.word	0x080225cc

0801c700 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801c700:	b580      	push	{r7, lr}
 801c702:	b084      	sub	sp, #16
 801c704:	af00      	add	r7, sp, #0
 801c706:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801c708:	687b      	ldr	r3, [r7, #4]
 801c70a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801c70c:	68fb      	ldr	r3, [r7, #12]
 801c70e:	2b00      	cmp	r3, #0
 801c710:	d106      	bne.n	801c720 <ipfrag_free_pbuf_custom+0x20>
 801c712:	4b11      	ldr	r3, [pc, #68]	@ (801c758 <ipfrag_free_pbuf_custom+0x58>)
 801c714:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801c718:	4910      	ldr	r1, [pc, #64]	@ (801c75c <ipfrag_free_pbuf_custom+0x5c>)
 801c71a:	4811      	ldr	r0, [pc, #68]	@ (801c760 <ipfrag_free_pbuf_custom+0x60>)
 801c71c:	f001 f86a 	bl	801d7f4 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801c720:	68fa      	ldr	r2, [r7, #12]
 801c722:	687b      	ldr	r3, [r7, #4]
 801c724:	429a      	cmp	r2, r3
 801c726:	d006      	beq.n	801c736 <ipfrag_free_pbuf_custom+0x36>
 801c728:	4b0b      	ldr	r3, [pc, #44]	@ (801c758 <ipfrag_free_pbuf_custom+0x58>)
 801c72a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801c72e:	490d      	ldr	r1, [pc, #52]	@ (801c764 <ipfrag_free_pbuf_custom+0x64>)
 801c730:	480b      	ldr	r0, [pc, #44]	@ (801c760 <ipfrag_free_pbuf_custom+0x60>)
 801c732:	f001 f85f 	bl	801d7f4 <iprintf>
  if (pcr->original != NULL) {
 801c736:	68fb      	ldr	r3, [r7, #12]
 801c738:	695b      	ldr	r3, [r3, #20]
 801c73a:	2b00      	cmp	r3, #0
 801c73c:	d004      	beq.n	801c748 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801c73e:	68fb      	ldr	r3, [r7, #12]
 801c740:	695b      	ldr	r3, [r3, #20]
 801c742:	4618      	mov	r0, r3
 801c744:	f7f5 fe58 	bl	80123f8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801c748:	68f8      	ldr	r0, [r7, #12]
 801c74a:	f7ff ffbd 	bl	801c6c8 <ip_frag_free_pbuf_custom_ref>
}
 801c74e:	bf00      	nop
 801c750:	3710      	adds	r7, #16
 801c752:	46bd      	mov	sp, r7
 801c754:	bd80      	pop	{r7, pc}
 801c756:	bf00      	nop
 801c758:	08022584 	.word	0x08022584
 801c75c:	08022748 	.word	0x08022748
 801c760:	080225cc 	.word	0x080225cc
 801c764:	08022754 	.word	0x08022754

0801c768 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801c768:	b580      	push	{r7, lr}
 801c76a:	b094      	sub	sp, #80	@ 0x50
 801c76c:	af02      	add	r7, sp, #8
 801c76e:	60f8      	str	r0, [r7, #12]
 801c770:	60b9      	str	r1, [r7, #8]
 801c772:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801c774:	2300      	movs	r3, #0
 801c776:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801c77a:	68bb      	ldr	r3, [r7, #8]
 801c77c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801c77e:	3b14      	subs	r3, #20
 801c780:	2b00      	cmp	r3, #0
 801c782:	da00      	bge.n	801c786 <ip4_frag+0x1e>
 801c784:	3307      	adds	r3, #7
 801c786:	10db      	asrs	r3, r3, #3
 801c788:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801c78a:	2314      	movs	r3, #20
 801c78c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801c78e:	68fb      	ldr	r3, [r7, #12]
 801c790:	685b      	ldr	r3, [r3, #4]
 801c792:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801c794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c796:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801c798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c79a:	781b      	ldrb	r3, [r3, #0]
 801c79c:	f003 030f 	and.w	r3, r3, #15
 801c7a0:	b2db      	uxtb	r3, r3
 801c7a2:	009b      	lsls	r3, r3, #2
 801c7a4:	b2db      	uxtb	r3, r3
 801c7a6:	2b14      	cmp	r3, #20
 801c7a8:	d002      	beq.n	801c7b0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801c7aa:	f06f 0305 	mvn.w	r3, #5
 801c7ae:	e110      	b.n	801c9d2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801c7b0:	68fb      	ldr	r3, [r7, #12]
 801c7b2:	895b      	ldrh	r3, [r3, #10]
 801c7b4:	2b13      	cmp	r3, #19
 801c7b6:	d809      	bhi.n	801c7cc <ip4_frag+0x64>
 801c7b8:	4b88      	ldr	r3, [pc, #544]	@ (801c9dc <ip4_frag+0x274>)
 801c7ba:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801c7be:	4988      	ldr	r1, [pc, #544]	@ (801c9e0 <ip4_frag+0x278>)
 801c7c0:	4888      	ldr	r0, [pc, #544]	@ (801c9e4 <ip4_frag+0x27c>)
 801c7c2:	f001 f817 	bl	801d7f4 <iprintf>
 801c7c6:	f06f 0305 	mvn.w	r3, #5
 801c7ca:	e102      	b.n	801c9d2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801c7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7ce:	88db      	ldrh	r3, [r3, #6]
 801c7d0:	b29b      	uxth	r3, r3
 801c7d2:	4618      	mov	r0, r3
 801c7d4:	f7f4 f95a 	bl	8010a8c <lwip_htons>
 801c7d8:	4603      	mov	r3, r0
 801c7da:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801c7dc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c7de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c7e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c7e6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c7e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c7ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c7ee:	68fb      	ldr	r3, [r7, #12]
 801c7f0:	891b      	ldrh	r3, [r3, #8]
 801c7f2:	3b14      	subs	r3, #20
 801c7f4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801c7f8:	e0e1      	b.n	801c9be <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c7fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c7fc:	00db      	lsls	r3, r3, #3
 801c7fe:	b29b      	uxth	r3, r3
 801c800:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c804:	4293      	cmp	r3, r2
 801c806:	bf28      	it	cs
 801c808:	4613      	movcs	r3, r2
 801c80a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c80c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c810:	2114      	movs	r1, #20
 801c812:	200e      	movs	r0, #14
 801c814:	f7f5 fb0c 	bl	8011e30 <pbuf_alloc>
 801c818:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801c81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c81c:	2b00      	cmp	r3, #0
 801c81e:	f000 80d5 	beq.w	801c9cc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801c822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c824:	895b      	ldrh	r3, [r3, #10]
 801c826:	2b13      	cmp	r3, #19
 801c828:	d806      	bhi.n	801c838 <ip4_frag+0xd0>
 801c82a:	4b6c      	ldr	r3, [pc, #432]	@ (801c9dc <ip4_frag+0x274>)
 801c82c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801c830:	496d      	ldr	r1, [pc, #436]	@ (801c9e8 <ip4_frag+0x280>)
 801c832:	486c      	ldr	r0, [pc, #432]	@ (801c9e4 <ip4_frag+0x27c>)
 801c834:	f000 ffde 	bl	801d7f4 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c83a:	685b      	ldr	r3, [r3, #4]
 801c83c:	2214      	movs	r2, #20
 801c83e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c840:	4618      	mov	r0, r3
 801c842:	f001 f9fe 	bl	801dc42 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c848:	685b      	ldr	r3, [r3, #4]
 801c84a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801c84c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c84e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801c852:	e064      	b.n	801c91e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c854:	68fb      	ldr	r3, [r7, #12]
 801c856:	895a      	ldrh	r2, [r3, #10]
 801c858:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c85a:	1ad3      	subs	r3, r2, r3
 801c85c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c85e:	68fb      	ldr	r3, [r7, #12]
 801c860:	895b      	ldrh	r3, [r3, #10]
 801c862:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c864:	429a      	cmp	r2, r3
 801c866:	d906      	bls.n	801c876 <ip4_frag+0x10e>
 801c868:	4b5c      	ldr	r3, [pc, #368]	@ (801c9dc <ip4_frag+0x274>)
 801c86a:	f240 322d 	movw	r2, #813	@ 0x32d
 801c86e:	495f      	ldr	r1, [pc, #380]	@ (801c9ec <ip4_frag+0x284>)
 801c870:	485c      	ldr	r0, [pc, #368]	@ (801c9e4 <ip4_frag+0x27c>)
 801c872:	f000 ffbf 	bl	801d7f4 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c876:	8bfa      	ldrh	r2, [r7, #30]
 801c878:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c87c:	4293      	cmp	r3, r2
 801c87e:	bf28      	it	cs
 801c880:	4613      	movcs	r3, r2
 801c882:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c886:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c88a:	2b00      	cmp	r3, #0
 801c88c:	d105      	bne.n	801c89a <ip4_frag+0x132>
        poff = 0;
 801c88e:	2300      	movs	r3, #0
 801c890:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c892:	68fb      	ldr	r3, [r7, #12]
 801c894:	681b      	ldr	r3, [r3, #0]
 801c896:	60fb      	str	r3, [r7, #12]
        continue;
 801c898:	e041      	b.n	801c91e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c89a:	f7ff ff0d 	bl	801c6b8 <ip_frag_alloc_pbuf_custom_ref>
 801c89e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c8a0:	69bb      	ldr	r3, [r7, #24]
 801c8a2:	2b00      	cmp	r3, #0
 801c8a4:	d103      	bne.n	801c8ae <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c8a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c8a8:	f7f5 fda6 	bl	80123f8 <pbuf_free>
        goto memerr;
 801c8ac:	e08f      	b.n	801c9ce <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c8ae:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c8b0:	68fb      	ldr	r3, [r7, #12]
 801c8b2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c8b4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c8b6:	4413      	add	r3, r2
 801c8b8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801c8bc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801c8c0:	9201      	str	r2, [sp, #4]
 801c8c2:	9300      	str	r3, [sp, #0]
 801c8c4:	4603      	mov	r3, r0
 801c8c6:	2241      	movs	r2, #65	@ 0x41
 801c8c8:	2000      	movs	r0, #0
 801c8ca:	f7f5 fbdb 	bl	8012084 <pbuf_alloced_custom>
 801c8ce:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c8d0:	697b      	ldr	r3, [r7, #20]
 801c8d2:	2b00      	cmp	r3, #0
 801c8d4:	d106      	bne.n	801c8e4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c8d6:	69b8      	ldr	r0, [r7, #24]
 801c8d8:	f7ff fef6 	bl	801c6c8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c8dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c8de:	f7f5 fd8b 	bl	80123f8 <pbuf_free>
        goto memerr;
 801c8e2:	e074      	b.n	801c9ce <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801c8e4:	68f8      	ldr	r0, [r7, #12]
 801c8e6:	f7f5 fe2d 	bl	8012544 <pbuf_ref>
      pcr->original = p;
 801c8ea:	69bb      	ldr	r3, [r7, #24]
 801c8ec:	68fa      	ldr	r2, [r7, #12]
 801c8ee:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c8f0:	69bb      	ldr	r3, [r7, #24]
 801c8f2:	4a3f      	ldr	r2, [pc, #252]	@ (801c9f0 <ip4_frag+0x288>)
 801c8f4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c8f6:	6979      	ldr	r1, [r7, #20]
 801c8f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c8fa:	f7f5 fe4b 	bl	8012594 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c8fe:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801c902:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c906:	1ad3      	subs	r3, r2, r3
 801c908:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801c90c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c910:	2b00      	cmp	r3, #0
 801c912:	d004      	beq.n	801c91e <ip4_frag+0x1b6>
        poff = 0;
 801c914:	2300      	movs	r3, #0
 801c916:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c918:	68fb      	ldr	r3, [r7, #12]
 801c91a:	681b      	ldr	r3, [r3, #0]
 801c91c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c91e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c922:	2b00      	cmp	r3, #0
 801c924:	d196      	bne.n	801c854 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c926:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c928:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c92c:	4413      	add	r3, r2
 801c92e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c930:	68bb      	ldr	r3, [r7, #8]
 801c932:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801c934:	f1a3 0213 	sub.w	r2, r3, #19
 801c938:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c93c:	429a      	cmp	r2, r3
 801c93e:	bfcc      	ite	gt
 801c940:	2301      	movgt	r3, #1
 801c942:	2300      	movle	r3, #0
 801c944:	b2db      	uxtb	r3, r3
 801c946:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c948:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801c94c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c950:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801c952:	6a3b      	ldr	r3, [r7, #32]
 801c954:	2b00      	cmp	r3, #0
 801c956:	d002      	beq.n	801c95e <ip4_frag+0x1f6>
 801c958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c95a:	2b00      	cmp	r3, #0
 801c95c:	d003      	beq.n	801c966 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c95e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c960:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801c964:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c966:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c968:	4618      	mov	r0, r3
 801c96a:	f7f4 f88f 	bl	8010a8c <lwip_htons>
 801c96e:	4603      	mov	r3, r0
 801c970:	461a      	mov	r2, r3
 801c972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c974:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c976:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c978:	3314      	adds	r3, #20
 801c97a:	b29b      	uxth	r3, r3
 801c97c:	4618      	mov	r0, r3
 801c97e:	f7f4 f885 	bl	8010a8c <lwip_htons>
 801c982:	4603      	mov	r3, r0
 801c984:	461a      	mov	r2, r3
 801c986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c988:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c98c:	2200      	movs	r2, #0
 801c98e:	729a      	strb	r2, [r3, #10]
 801c990:	2200      	movs	r2, #0
 801c992:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c994:	68bb      	ldr	r3, [r7, #8]
 801c996:	695b      	ldr	r3, [r3, #20]
 801c998:	687a      	ldr	r2, [r7, #4]
 801c99a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c99c:	68b8      	ldr	r0, [r7, #8]
 801c99e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c9a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c9a2:	f7f5 fd29 	bl	80123f8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c9a6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c9aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c9ac:	1ad3      	subs	r3, r2, r3
 801c9ae:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801c9b2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801c9b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c9b8:	4413      	add	r3, r2
 801c9ba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801c9be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c9c2:	2b00      	cmp	r3, #0
 801c9c4:	f47f af19 	bne.w	801c7fa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c9c8:	2300      	movs	r3, #0
 801c9ca:	e002      	b.n	801c9d2 <ip4_frag+0x26a>
      goto memerr;
 801c9cc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c9ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c9d2:	4618      	mov	r0, r3
 801c9d4:	3748      	adds	r7, #72	@ 0x48
 801c9d6:	46bd      	mov	sp, r7
 801c9d8:	bd80      	pop	{r7, pc}
 801c9da:	bf00      	nop
 801c9dc:	08022584 	.word	0x08022584
 801c9e0:	08022760 	.word	0x08022760
 801c9e4:	080225cc 	.word	0x080225cc
 801c9e8:	0802277c 	.word	0x0802277c
 801c9ec:	0802279c 	.word	0x0802279c
 801c9f0:	0801c701 	.word	0x0801c701

0801c9f4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c9f4:	b580      	push	{r7, lr}
 801c9f6:	b086      	sub	sp, #24
 801c9f8:	af00      	add	r7, sp, #0
 801c9fa:	6078      	str	r0, [r7, #4]
 801c9fc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c9fe:	230e      	movs	r3, #14
 801ca00:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801ca02:	687b      	ldr	r3, [r7, #4]
 801ca04:	895b      	ldrh	r3, [r3, #10]
 801ca06:	2b0e      	cmp	r3, #14
 801ca08:	d96e      	bls.n	801cae8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801ca0a:	687b      	ldr	r3, [r7, #4]
 801ca0c:	7bdb      	ldrb	r3, [r3, #15]
 801ca0e:	2b00      	cmp	r3, #0
 801ca10:	d106      	bne.n	801ca20 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801ca12:	683b      	ldr	r3, [r7, #0]
 801ca14:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801ca18:	3301      	adds	r3, #1
 801ca1a:	b2da      	uxtb	r2, r3
 801ca1c:	687b      	ldr	r3, [r7, #4]
 801ca1e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801ca20:	687b      	ldr	r3, [r7, #4]
 801ca22:	685b      	ldr	r3, [r3, #4]
 801ca24:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801ca26:	693b      	ldr	r3, [r7, #16]
 801ca28:	7b1a      	ldrb	r2, [r3, #12]
 801ca2a:	7b5b      	ldrb	r3, [r3, #13]
 801ca2c:	021b      	lsls	r3, r3, #8
 801ca2e:	4313      	orrs	r3, r2
 801ca30:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801ca32:	693b      	ldr	r3, [r7, #16]
 801ca34:	781b      	ldrb	r3, [r3, #0]
 801ca36:	f003 0301 	and.w	r3, r3, #1
 801ca3a:	2b00      	cmp	r3, #0
 801ca3c:	d023      	beq.n	801ca86 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801ca3e:	693b      	ldr	r3, [r7, #16]
 801ca40:	781b      	ldrb	r3, [r3, #0]
 801ca42:	2b01      	cmp	r3, #1
 801ca44:	d10f      	bne.n	801ca66 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ca46:	693b      	ldr	r3, [r7, #16]
 801ca48:	785b      	ldrb	r3, [r3, #1]
 801ca4a:	2b00      	cmp	r3, #0
 801ca4c:	d11b      	bne.n	801ca86 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801ca4e:	693b      	ldr	r3, [r7, #16]
 801ca50:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ca52:	2b5e      	cmp	r3, #94	@ 0x5e
 801ca54:	d117      	bne.n	801ca86 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801ca56:	687b      	ldr	r3, [r7, #4]
 801ca58:	7b5b      	ldrb	r3, [r3, #13]
 801ca5a:	f043 0310 	orr.w	r3, r3, #16
 801ca5e:	b2da      	uxtb	r2, r3
 801ca60:	687b      	ldr	r3, [r7, #4]
 801ca62:	735a      	strb	r2, [r3, #13]
 801ca64:	e00f      	b.n	801ca86 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801ca66:	693b      	ldr	r3, [r7, #16]
 801ca68:	2206      	movs	r2, #6
 801ca6a:	4928      	ldr	r1, [pc, #160]	@ (801cb0c <ethernet_input+0x118>)
 801ca6c:	4618      	mov	r0, r3
 801ca6e:	f001 f809 	bl	801da84 <memcmp>
 801ca72:	4603      	mov	r3, r0
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d106      	bne.n	801ca86 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801ca78:	687b      	ldr	r3, [r7, #4]
 801ca7a:	7b5b      	ldrb	r3, [r3, #13]
 801ca7c:	f043 0308 	orr.w	r3, r3, #8
 801ca80:	b2da      	uxtb	r2, r3
 801ca82:	687b      	ldr	r3, [r7, #4]
 801ca84:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801ca86:	89fb      	ldrh	r3, [r7, #14]
 801ca88:	2b08      	cmp	r3, #8
 801ca8a:	d003      	beq.n	801ca94 <ethernet_input+0xa0>
 801ca8c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801ca90:	d014      	beq.n	801cabc <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801ca92:	e032      	b.n	801cafa <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ca94:	683b      	ldr	r3, [r7, #0]
 801ca96:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801ca9a:	f003 0308 	and.w	r3, r3, #8
 801ca9e:	2b00      	cmp	r3, #0
 801caa0:	d024      	beq.n	801caec <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801caa2:	8afb      	ldrh	r3, [r7, #22]
 801caa4:	4619      	mov	r1, r3
 801caa6:	6878      	ldr	r0, [r7, #4]
 801caa8:	f7f5 fc20 	bl	80122ec <pbuf_remove_header>
 801caac:	4603      	mov	r3, r0
 801caae:	2b00      	cmp	r3, #0
 801cab0:	d11e      	bne.n	801caf0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801cab2:	6839      	ldr	r1, [r7, #0]
 801cab4:	6878      	ldr	r0, [r7, #4]
 801cab6:	f7fe ff03 	bl	801b8c0 <ip4_input>
      break;
 801caba:	e013      	b.n	801cae4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cabc:	683b      	ldr	r3, [r7, #0]
 801cabe:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801cac2:	f003 0308 	and.w	r3, r3, #8
 801cac6:	2b00      	cmp	r3, #0
 801cac8:	d014      	beq.n	801caf4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801caca:	8afb      	ldrh	r3, [r7, #22]
 801cacc:	4619      	mov	r1, r3
 801cace:	6878      	ldr	r0, [r7, #4]
 801cad0:	f7f5 fc0c 	bl	80122ec <pbuf_remove_header>
 801cad4:	4603      	mov	r3, r0
 801cad6:	2b00      	cmp	r3, #0
 801cad8:	d10e      	bne.n	801caf8 <ethernet_input+0x104>
        etharp_input(p, netif);
 801cada:	6839      	ldr	r1, [r7, #0]
 801cadc:	6878      	ldr	r0, [r7, #4]
 801cade:	f7fe f879 	bl	801abd4 <etharp_input>
      break;
 801cae2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801cae4:	2300      	movs	r3, #0
 801cae6:	e00c      	b.n	801cb02 <ethernet_input+0x10e>
    goto free_and_return;
 801cae8:	bf00      	nop
 801caea:	e006      	b.n	801cafa <ethernet_input+0x106>
        goto free_and_return;
 801caec:	bf00      	nop
 801caee:	e004      	b.n	801cafa <ethernet_input+0x106>
        goto free_and_return;
 801caf0:	bf00      	nop
 801caf2:	e002      	b.n	801cafa <ethernet_input+0x106>
        goto free_and_return;
 801caf4:	bf00      	nop
 801caf6:	e000      	b.n	801cafa <ethernet_input+0x106>
        goto free_and_return;
 801caf8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801cafa:	6878      	ldr	r0, [r7, #4]
 801cafc:	f7f5 fc7c 	bl	80123f8 <pbuf_free>
  return ERR_OK;
 801cb00:	2300      	movs	r3, #0
}
 801cb02:	4618      	mov	r0, r3
 801cb04:	3718      	adds	r7, #24
 801cb06:	46bd      	mov	sp, r7
 801cb08:	bd80      	pop	{r7, pc}
 801cb0a:	bf00      	nop
 801cb0c:	08022a38 	.word	0x08022a38

0801cb10 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801cb10:	b580      	push	{r7, lr}
 801cb12:	b086      	sub	sp, #24
 801cb14:	af00      	add	r7, sp, #0
 801cb16:	60f8      	str	r0, [r7, #12]
 801cb18:	60b9      	str	r1, [r7, #8]
 801cb1a:	607a      	str	r2, [r7, #4]
 801cb1c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801cb1e:	8c3b      	ldrh	r3, [r7, #32]
 801cb20:	4618      	mov	r0, r3
 801cb22:	f7f3 ffb3 	bl	8010a8c <lwip_htons>
 801cb26:	4603      	mov	r3, r0
 801cb28:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801cb2a:	210e      	movs	r1, #14
 801cb2c:	68b8      	ldr	r0, [r7, #8]
 801cb2e:	f7f5 fbcd 	bl	80122cc <pbuf_add_header>
 801cb32:	4603      	mov	r3, r0
 801cb34:	2b00      	cmp	r3, #0
 801cb36:	d125      	bne.n	801cb84 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801cb38:	68bb      	ldr	r3, [r7, #8]
 801cb3a:	685b      	ldr	r3, [r3, #4]
 801cb3c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801cb3e:	693b      	ldr	r3, [r7, #16]
 801cb40:	8afa      	ldrh	r2, [r7, #22]
 801cb42:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801cb44:	693b      	ldr	r3, [r7, #16]
 801cb46:	2206      	movs	r2, #6
 801cb48:	6839      	ldr	r1, [r7, #0]
 801cb4a:	4618      	mov	r0, r3
 801cb4c:	f001 f879 	bl	801dc42 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801cb50:	693b      	ldr	r3, [r7, #16]
 801cb52:	3306      	adds	r3, #6
 801cb54:	2206      	movs	r2, #6
 801cb56:	6879      	ldr	r1, [r7, #4]
 801cb58:	4618      	mov	r0, r3
 801cb5a:	f001 f872 	bl	801dc42 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801cb5e:	68fb      	ldr	r3, [r7, #12]
 801cb60:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801cb64:	2b06      	cmp	r3, #6
 801cb66:	d006      	beq.n	801cb76 <ethernet_output+0x66>
 801cb68:	4b0a      	ldr	r3, [pc, #40]	@ (801cb94 <ethernet_output+0x84>)
 801cb6a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801cb6e:	490a      	ldr	r1, [pc, #40]	@ (801cb98 <ethernet_output+0x88>)
 801cb70:	480a      	ldr	r0, [pc, #40]	@ (801cb9c <ethernet_output+0x8c>)
 801cb72:	f000 fe3f 	bl	801d7f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801cb76:	68fb      	ldr	r3, [r7, #12]
 801cb78:	699b      	ldr	r3, [r3, #24]
 801cb7a:	68b9      	ldr	r1, [r7, #8]
 801cb7c:	68f8      	ldr	r0, [r7, #12]
 801cb7e:	4798      	blx	r3
 801cb80:	4603      	mov	r3, r0
 801cb82:	e002      	b.n	801cb8a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801cb84:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801cb86:	f06f 0301 	mvn.w	r3, #1
}
 801cb8a:	4618      	mov	r0, r3
 801cb8c:	3718      	adds	r7, #24
 801cb8e:	46bd      	mov	sp, r7
 801cb90:	bd80      	pop	{r7, pc}
 801cb92:	bf00      	nop
 801cb94:	080227ac 	.word	0x080227ac
 801cb98:	080227e4 	.word	0x080227e4
 801cb9c:	08022818 	.word	0x08022818

0801cba0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801cba0:	b580      	push	{r7, lr}
 801cba2:	b082      	sub	sp, #8
 801cba4:	af00      	add	r7, sp, #0
 801cba6:	6078      	str	r0, [r7, #4]
 801cba8:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801cbaa:	683b      	ldr	r3, [r7, #0]
 801cbac:	2200      	movs	r2, #0
 801cbae:	2104      	movs	r1, #4
 801cbb0:	4618      	mov	r0, r3
 801cbb2:	f7f0 fa15 	bl	800cfe0 <osMessageQueueNew>
 801cbb6:	4602      	mov	r2, r0
 801cbb8:	687b      	ldr	r3, [r7, #4]
 801cbba:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801cbbc:	687b      	ldr	r3, [r7, #4]
 801cbbe:	681b      	ldr	r3, [r3, #0]
 801cbc0:	2b00      	cmp	r3, #0
 801cbc2:	d102      	bne.n	801cbca <sys_mbox_new+0x2a>
    return ERR_MEM;
 801cbc4:	f04f 33ff 	mov.w	r3, #4294967295
 801cbc8:	e000      	b.n	801cbcc <sys_mbox_new+0x2c>

  return ERR_OK;
 801cbca:	2300      	movs	r3, #0
}
 801cbcc:	4618      	mov	r0, r3
 801cbce:	3708      	adds	r7, #8
 801cbd0:	46bd      	mov	sp, r7
 801cbd2:	bd80      	pop	{r7, pc}

0801cbd4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801cbd4:	b580      	push	{r7, lr}
 801cbd6:	b084      	sub	sp, #16
 801cbd8:	af00      	add	r7, sp, #0
 801cbda:	6078      	str	r0, [r7, #4]
 801cbdc:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801cbde:	687b      	ldr	r3, [r7, #4]
 801cbe0:	6818      	ldr	r0, [r3, #0]
 801cbe2:	4639      	mov	r1, r7
 801cbe4:	2300      	movs	r3, #0
 801cbe6:	2200      	movs	r2, #0
 801cbe8:	f7f0 fa6e 	bl	800d0c8 <osMessageQueuePut>
 801cbec:	4603      	mov	r3, r0
 801cbee:	2b00      	cmp	r3, #0
 801cbf0:	d102      	bne.n	801cbf8 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801cbf2:	2300      	movs	r3, #0
 801cbf4:	73fb      	strb	r3, [r7, #15]
 801cbf6:	e001      	b.n	801cbfc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801cbf8:	23ff      	movs	r3, #255	@ 0xff
 801cbfa:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801cbfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801cc00:	4618      	mov	r0, r3
 801cc02:	3710      	adds	r7, #16
 801cc04:	46bd      	mov	sp, r7
 801cc06:	bd80      	pop	{r7, pc}

0801cc08 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801cc08:	b580      	push	{r7, lr}
 801cc0a:	b086      	sub	sp, #24
 801cc0c:	af00      	add	r7, sp, #0
 801cc0e:	60f8      	str	r0, [r7, #12]
 801cc10:	60b9      	str	r1, [r7, #8]
 801cc12:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801cc14:	f7ef fe62 	bl	800c8dc <osKernelGetTickCount>
 801cc18:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801cc1a:	687b      	ldr	r3, [r7, #4]
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	d013      	beq.n	801cc48 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801cc20:	68fb      	ldr	r3, [r7, #12]
 801cc22:	6818      	ldr	r0, [r3, #0]
 801cc24:	687b      	ldr	r3, [r7, #4]
 801cc26:	2200      	movs	r2, #0
 801cc28:	68b9      	ldr	r1, [r7, #8]
 801cc2a:	f7f0 faad 	bl	800d188 <osMessageQueueGet>
 801cc2e:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801cc30:	693b      	ldr	r3, [r7, #16]
 801cc32:	2b00      	cmp	r3, #0
 801cc34:	d105      	bne.n	801cc42 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801cc36:	f7ef fe51 	bl	800c8dc <osKernelGetTickCount>
 801cc3a:	4602      	mov	r2, r0
 801cc3c:	697b      	ldr	r3, [r7, #20]
 801cc3e:	1ad3      	subs	r3, r2, r3
 801cc40:	e00f      	b.n	801cc62 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801cc42:	f04f 33ff 	mov.w	r3, #4294967295
 801cc46:	e00c      	b.n	801cc62 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801cc48:	68fb      	ldr	r3, [r7, #12]
 801cc4a:	6818      	ldr	r0, [r3, #0]
 801cc4c:	f04f 33ff 	mov.w	r3, #4294967295
 801cc50:	2200      	movs	r2, #0
 801cc52:	68b9      	ldr	r1, [r7, #8]
 801cc54:	f7f0 fa98 	bl	800d188 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801cc58:	f7ef fe40 	bl	800c8dc <osKernelGetTickCount>
 801cc5c:	4602      	mov	r2, r0
 801cc5e:	697b      	ldr	r3, [r7, #20]
 801cc60:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801cc62:	4618      	mov	r0, r3
 801cc64:	3718      	adds	r7, #24
 801cc66:	46bd      	mov	sp, r7
 801cc68:	bd80      	pop	{r7, pc}

0801cc6a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801cc6a:	b480      	push	{r7}
 801cc6c:	b083      	sub	sp, #12
 801cc6e:	af00      	add	r7, sp, #0
 801cc70:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801cc72:	687b      	ldr	r3, [r7, #4]
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	2b00      	cmp	r3, #0
 801cc78:	d101      	bne.n	801cc7e <sys_mbox_valid+0x14>
    return 0;
 801cc7a:	2300      	movs	r3, #0
 801cc7c:	e000      	b.n	801cc80 <sys_mbox_valid+0x16>
  else
    return 1;
 801cc7e:	2301      	movs	r3, #1
}
 801cc80:	4618      	mov	r0, r3
 801cc82:	370c      	adds	r7, #12
 801cc84:	46bd      	mov	sp, r7
 801cc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc8a:	4770      	bx	lr

0801cc8c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801cc8c:	b580      	push	{r7, lr}
 801cc8e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801cc90:	2000      	movs	r0, #0
 801cc92:	f7ef ff77 	bl	800cb84 <osMutexNew>
 801cc96:	4603      	mov	r3, r0
 801cc98:	4a01      	ldr	r2, [pc, #4]	@ (801cca0 <sys_init+0x14>)
 801cc9a:	6013      	str	r3, [r2, #0]
#endif
}
 801cc9c:	bf00      	nop
 801cc9e:	bd80      	pop	{r7, pc}
 801cca0:	2400cdc4 	.word	0x2400cdc4

0801cca4 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801cca4:	b580      	push	{r7, lr}
 801cca6:	b082      	sub	sp, #8
 801cca8:	af00      	add	r7, sp, #0
 801ccaa:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801ccac:	2000      	movs	r0, #0
 801ccae:	f7ef ff69 	bl	800cb84 <osMutexNew>
 801ccb2:	4602      	mov	r2, r0
 801ccb4:	687b      	ldr	r3, [r7, #4]
 801ccb6:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801ccb8:	687b      	ldr	r3, [r7, #4]
 801ccba:	681b      	ldr	r3, [r3, #0]
 801ccbc:	2b00      	cmp	r3, #0
 801ccbe:	d102      	bne.n	801ccc6 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801ccc0:	f04f 33ff 	mov.w	r3, #4294967295
 801ccc4:	e000      	b.n	801ccc8 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801ccc6:	2300      	movs	r3, #0
}
 801ccc8:	4618      	mov	r0, r3
 801ccca:	3708      	adds	r7, #8
 801cccc:	46bd      	mov	sp, r7
 801ccce:	bd80      	pop	{r7, pc}

0801ccd0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801ccd0:	b580      	push	{r7, lr}
 801ccd2:	b082      	sub	sp, #8
 801ccd4:	af00      	add	r7, sp, #0
 801ccd6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801ccd8:	687b      	ldr	r3, [r7, #4]
 801ccda:	681b      	ldr	r3, [r3, #0]
 801ccdc:	f04f 31ff 	mov.w	r1, #4294967295
 801cce0:	4618      	mov	r0, r3
 801cce2:	f7ef ffd5 	bl	800cc90 <osMutexAcquire>
#endif
}
 801cce6:	bf00      	nop
 801cce8:	3708      	adds	r7, #8
 801ccea:	46bd      	mov	sp, r7
 801ccec:	bd80      	pop	{r7, pc}

0801ccee <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801ccee:	b580      	push	{r7, lr}
 801ccf0:	b082      	sub	sp, #8
 801ccf2:	af00      	add	r7, sp, #0
 801ccf4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801ccf6:	687b      	ldr	r3, [r7, #4]
 801ccf8:	681b      	ldr	r3, [r3, #0]
 801ccfa:	4618      	mov	r0, r3
 801ccfc:	f7f0 f813 	bl	800cd26 <osMutexRelease>
}
 801cd00:	bf00      	nop
 801cd02:	3708      	adds	r7, #8
 801cd04:	46bd      	mov	sp, r7
 801cd06:	bd80      	pop	{r7, pc}

0801cd08 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801cd08:	b580      	push	{r7, lr}
 801cd0a:	b08e      	sub	sp, #56	@ 0x38
 801cd0c:	af00      	add	r7, sp, #0
 801cd0e:	60f8      	str	r0, [r7, #12]
 801cd10:	60b9      	str	r1, [r7, #8]
 801cd12:	607a      	str	r2, [r7, #4]
 801cd14:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801cd16:	f107 0314 	add.w	r3, r7, #20
 801cd1a:	2224      	movs	r2, #36	@ 0x24
 801cd1c:	2100      	movs	r1, #0
 801cd1e:	4618      	mov	r0, r3
 801cd20:	f000 fec0 	bl	801daa4 <memset>
 801cd24:	68fb      	ldr	r3, [r7, #12]
 801cd26:	617b      	str	r3, [r7, #20]
 801cd28:	683b      	ldr	r3, [r7, #0]
 801cd2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801cd2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cd2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801cd30:	f107 0314 	add.w	r3, r7, #20
 801cd34:	461a      	mov	r2, r3
 801cd36:	6879      	ldr	r1, [r7, #4]
 801cd38:	68b8      	ldr	r0, [r7, #8]
 801cd3a:	f7ef fde4 	bl	800c906 <osThreadNew>
 801cd3e:	4603      	mov	r3, r0
#endif
}
 801cd40:	4618      	mov	r0, r3
 801cd42:	3738      	adds	r7, #56	@ 0x38
 801cd44:	46bd      	mov	sp, r7
 801cd46:	bd80      	pop	{r7, pc}

0801cd48 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801cd48:	b580      	push	{r7, lr}
 801cd4a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801cd4c:	4b04      	ldr	r3, [pc, #16]	@ (801cd60 <sys_arch_protect+0x18>)
 801cd4e:	681b      	ldr	r3, [r3, #0]
 801cd50:	f04f 31ff 	mov.w	r1, #4294967295
 801cd54:	4618      	mov	r0, r3
 801cd56:	f7ef ff9b 	bl	800cc90 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801cd5a:	2301      	movs	r3, #1
}
 801cd5c:	4618      	mov	r0, r3
 801cd5e:	bd80      	pop	{r7, pc}
 801cd60:	2400cdc4 	.word	0x2400cdc4

0801cd64 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801cd64:	b580      	push	{r7, lr}
 801cd66:	b082      	sub	sp, #8
 801cd68:	af00      	add	r7, sp, #0
 801cd6a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801cd6c:	4b04      	ldr	r3, [pc, #16]	@ (801cd80 <sys_arch_unprotect+0x1c>)
 801cd6e:	681b      	ldr	r3, [r3, #0]
 801cd70:	4618      	mov	r0, r3
 801cd72:	f7ef ffd8 	bl	800cd26 <osMutexRelease>
}
 801cd76:	bf00      	nop
 801cd78:	3708      	adds	r7, #8
 801cd7a:	46bd      	mov	sp, r7
 801cd7c:	bd80      	pop	{r7, pc}
 801cd7e:	bf00      	nop
 801cd80:	2400cdc4 	.word	0x2400cdc4

0801cd84 <rand>:
 801cd84:	4b16      	ldr	r3, [pc, #88]	@ (801cde0 <rand+0x5c>)
 801cd86:	b510      	push	{r4, lr}
 801cd88:	681c      	ldr	r4, [r3, #0]
 801cd8a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cd8c:	b9b3      	cbnz	r3, 801cdbc <rand+0x38>
 801cd8e:	2018      	movs	r0, #24
 801cd90:	f001 fdae 	bl	801e8f0 <malloc>
 801cd94:	4602      	mov	r2, r0
 801cd96:	6320      	str	r0, [r4, #48]	@ 0x30
 801cd98:	b920      	cbnz	r0, 801cda4 <rand+0x20>
 801cd9a:	4b12      	ldr	r3, [pc, #72]	@ (801cde4 <rand+0x60>)
 801cd9c:	4812      	ldr	r0, [pc, #72]	@ (801cde8 <rand+0x64>)
 801cd9e:	2152      	movs	r1, #82	@ 0x52
 801cda0:	f000 ff5e 	bl	801dc60 <__assert_func>
 801cda4:	4911      	ldr	r1, [pc, #68]	@ (801cdec <rand+0x68>)
 801cda6:	4b12      	ldr	r3, [pc, #72]	@ (801cdf0 <rand+0x6c>)
 801cda8:	e9c0 1300 	strd	r1, r3, [r0]
 801cdac:	4b11      	ldr	r3, [pc, #68]	@ (801cdf4 <rand+0x70>)
 801cdae:	6083      	str	r3, [r0, #8]
 801cdb0:	230b      	movs	r3, #11
 801cdb2:	8183      	strh	r3, [r0, #12]
 801cdb4:	2100      	movs	r1, #0
 801cdb6:	2001      	movs	r0, #1
 801cdb8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801cdbc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cdbe:	480e      	ldr	r0, [pc, #56]	@ (801cdf8 <rand+0x74>)
 801cdc0:	690b      	ldr	r3, [r1, #16]
 801cdc2:	694c      	ldr	r4, [r1, #20]
 801cdc4:	4a0d      	ldr	r2, [pc, #52]	@ (801cdfc <rand+0x78>)
 801cdc6:	4358      	muls	r0, r3
 801cdc8:	fb02 0004 	mla	r0, r2, r4, r0
 801cdcc:	fba3 3202 	umull	r3, r2, r3, r2
 801cdd0:	3301      	adds	r3, #1
 801cdd2:	eb40 0002 	adc.w	r0, r0, r2
 801cdd6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801cdda:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801cdde:	bd10      	pop	{r4, pc}
 801cde0:	24000044 	.word	0x24000044
 801cde4:	08022a46 	.word	0x08022a46
 801cde8:	08022a5d 	.word	0x08022a5d
 801cdec:	abcd330e 	.word	0xabcd330e
 801cdf0:	e66d1234 	.word	0xe66d1234
 801cdf4:	0005deec 	.word	0x0005deec
 801cdf8:	5851f42d 	.word	0x5851f42d
 801cdfc:	4c957f2d 	.word	0x4c957f2d

0801ce00 <__cvt>:
 801ce00:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ce02:	ed2d 8b02 	vpush	{d8}
 801ce06:	eeb0 8b40 	vmov.f64	d8, d0
 801ce0a:	b085      	sub	sp, #20
 801ce0c:	4617      	mov	r7, r2
 801ce0e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801ce10:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ce12:	ee18 2a90 	vmov	r2, s17
 801ce16:	f025 0520 	bic.w	r5, r5, #32
 801ce1a:	2a00      	cmp	r2, #0
 801ce1c:	bfb6      	itet	lt
 801ce1e:	222d      	movlt	r2, #45	@ 0x2d
 801ce20:	2200      	movge	r2, #0
 801ce22:	eeb1 8b40 	vneglt.f64	d8, d0
 801ce26:	2d46      	cmp	r5, #70	@ 0x46
 801ce28:	460c      	mov	r4, r1
 801ce2a:	701a      	strb	r2, [r3, #0]
 801ce2c:	d004      	beq.n	801ce38 <__cvt+0x38>
 801ce2e:	2d45      	cmp	r5, #69	@ 0x45
 801ce30:	d100      	bne.n	801ce34 <__cvt+0x34>
 801ce32:	3401      	adds	r4, #1
 801ce34:	2102      	movs	r1, #2
 801ce36:	e000      	b.n	801ce3a <__cvt+0x3a>
 801ce38:	2103      	movs	r1, #3
 801ce3a:	ab03      	add	r3, sp, #12
 801ce3c:	9301      	str	r3, [sp, #4]
 801ce3e:	ab02      	add	r3, sp, #8
 801ce40:	9300      	str	r3, [sp, #0]
 801ce42:	4622      	mov	r2, r4
 801ce44:	4633      	mov	r3, r6
 801ce46:	eeb0 0b48 	vmov.f64	d0, d8
 801ce4a:	f000 ffb1 	bl	801ddb0 <_dtoa_r>
 801ce4e:	2d47      	cmp	r5, #71	@ 0x47
 801ce50:	d114      	bne.n	801ce7c <__cvt+0x7c>
 801ce52:	07fb      	lsls	r3, r7, #31
 801ce54:	d50a      	bpl.n	801ce6c <__cvt+0x6c>
 801ce56:	1902      	adds	r2, r0, r4
 801ce58:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ce5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce60:	bf08      	it	eq
 801ce62:	9203      	streq	r2, [sp, #12]
 801ce64:	2130      	movs	r1, #48	@ 0x30
 801ce66:	9b03      	ldr	r3, [sp, #12]
 801ce68:	4293      	cmp	r3, r2
 801ce6a:	d319      	bcc.n	801cea0 <__cvt+0xa0>
 801ce6c:	9b03      	ldr	r3, [sp, #12]
 801ce6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ce70:	1a1b      	subs	r3, r3, r0
 801ce72:	6013      	str	r3, [r2, #0]
 801ce74:	b005      	add	sp, #20
 801ce76:	ecbd 8b02 	vpop	{d8}
 801ce7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ce7c:	2d46      	cmp	r5, #70	@ 0x46
 801ce7e:	eb00 0204 	add.w	r2, r0, r4
 801ce82:	d1e9      	bne.n	801ce58 <__cvt+0x58>
 801ce84:	7803      	ldrb	r3, [r0, #0]
 801ce86:	2b30      	cmp	r3, #48	@ 0x30
 801ce88:	d107      	bne.n	801ce9a <__cvt+0x9a>
 801ce8a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ce8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce92:	bf1c      	itt	ne
 801ce94:	f1c4 0401 	rsbne	r4, r4, #1
 801ce98:	6034      	strne	r4, [r6, #0]
 801ce9a:	6833      	ldr	r3, [r6, #0]
 801ce9c:	441a      	add	r2, r3
 801ce9e:	e7db      	b.n	801ce58 <__cvt+0x58>
 801cea0:	1c5c      	adds	r4, r3, #1
 801cea2:	9403      	str	r4, [sp, #12]
 801cea4:	7019      	strb	r1, [r3, #0]
 801cea6:	e7de      	b.n	801ce66 <__cvt+0x66>

0801cea8 <__exponent>:
 801cea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ceaa:	2900      	cmp	r1, #0
 801ceac:	bfba      	itte	lt
 801ceae:	4249      	neglt	r1, r1
 801ceb0:	232d      	movlt	r3, #45	@ 0x2d
 801ceb2:	232b      	movge	r3, #43	@ 0x2b
 801ceb4:	2909      	cmp	r1, #9
 801ceb6:	7002      	strb	r2, [r0, #0]
 801ceb8:	7043      	strb	r3, [r0, #1]
 801ceba:	dd29      	ble.n	801cf10 <__exponent+0x68>
 801cebc:	f10d 0307 	add.w	r3, sp, #7
 801cec0:	461d      	mov	r5, r3
 801cec2:	270a      	movs	r7, #10
 801cec4:	461a      	mov	r2, r3
 801cec6:	fbb1 f6f7 	udiv	r6, r1, r7
 801ceca:	fb07 1416 	mls	r4, r7, r6, r1
 801cece:	3430      	adds	r4, #48	@ 0x30
 801ced0:	f802 4c01 	strb.w	r4, [r2, #-1]
 801ced4:	460c      	mov	r4, r1
 801ced6:	2c63      	cmp	r4, #99	@ 0x63
 801ced8:	f103 33ff 	add.w	r3, r3, #4294967295
 801cedc:	4631      	mov	r1, r6
 801cede:	dcf1      	bgt.n	801cec4 <__exponent+0x1c>
 801cee0:	3130      	adds	r1, #48	@ 0x30
 801cee2:	1e94      	subs	r4, r2, #2
 801cee4:	f803 1c01 	strb.w	r1, [r3, #-1]
 801cee8:	1c41      	adds	r1, r0, #1
 801ceea:	4623      	mov	r3, r4
 801ceec:	42ab      	cmp	r3, r5
 801ceee:	d30a      	bcc.n	801cf06 <__exponent+0x5e>
 801cef0:	f10d 0309 	add.w	r3, sp, #9
 801cef4:	1a9b      	subs	r3, r3, r2
 801cef6:	42ac      	cmp	r4, r5
 801cef8:	bf88      	it	hi
 801cefa:	2300      	movhi	r3, #0
 801cefc:	3302      	adds	r3, #2
 801cefe:	4403      	add	r3, r0
 801cf00:	1a18      	subs	r0, r3, r0
 801cf02:	b003      	add	sp, #12
 801cf04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cf06:	f813 6b01 	ldrb.w	r6, [r3], #1
 801cf0a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801cf0e:	e7ed      	b.n	801ceec <__exponent+0x44>
 801cf10:	2330      	movs	r3, #48	@ 0x30
 801cf12:	3130      	adds	r1, #48	@ 0x30
 801cf14:	7083      	strb	r3, [r0, #2]
 801cf16:	70c1      	strb	r1, [r0, #3]
 801cf18:	1d03      	adds	r3, r0, #4
 801cf1a:	e7f1      	b.n	801cf00 <__exponent+0x58>
 801cf1c:	0000      	movs	r0, r0
	...

0801cf20 <_printf_float>:
 801cf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf24:	b08d      	sub	sp, #52	@ 0x34
 801cf26:	460c      	mov	r4, r1
 801cf28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801cf2c:	4616      	mov	r6, r2
 801cf2e:	461f      	mov	r7, r3
 801cf30:	4605      	mov	r5, r0
 801cf32:	f000 fdbf 	bl	801dab4 <_localeconv_r>
 801cf36:	f8d0 b000 	ldr.w	fp, [r0]
 801cf3a:	4658      	mov	r0, fp
 801cf3c:	f7e3 fa38 	bl	80003b0 <strlen>
 801cf40:	2300      	movs	r3, #0
 801cf42:	930a      	str	r3, [sp, #40]	@ 0x28
 801cf44:	f8d8 3000 	ldr.w	r3, [r8]
 801cf48:	f894 9018 	ldrb.w	r9, [r4, #24]
 801cf4c:	6822      	ldr	r2, [r4, #0]
 801cf4e:	9005      	str	r0, [sp, #20]
 801cf50:	3307      	adds	r3, #7
 801cf52:	f023 0307 	bic.w	r3, r3, #7
 801cf56:	f103 0108 	add.w	r1, r3, #8
 801cf5a:	f8c8 1000 	str.w	r1, [r8]
 801cf5e:	ed93 0b00 	vldr	d0, [r3]
 801cf62:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801d1c0 <_printf_float+0x2a0>
 801cf66:	eeb0 7bc0 	vabs.f64	d7, d0
 801cf6a:	eeb4 7b46 	vcmp.f64	d7, d6
 801cf6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf72:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801cf76:	dd24      	ble.n	801cfc2 <_printf_float+0xa2>
 801cf78:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801cf7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf80:	d502      	bpl.n	801cf88 <_printf_float+0x68>
 801cf82:	232d      	movs	r3, #45	@ 0x2d
 801cf84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cf88:	498f      	ldr	r1, [pc, #572]	@ (801d1c8 <_printf_float+0x2a8>)
 801cf8a:	4b90      	ldr	r3, [pc, #576]	@ (801d1cc <_printf_float+0x2ac>)
 801cf8c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801cf90:	bf94      	ite	ls
 801cf92:	4688      	movls	r8, r1
 801cf94:	4698      	movhi	r8, r3
 801cf96:	f022 0204 	bic.w	r2, r2, #4
 801cf9a:	2303      	movs	r3, #3
 801cf9c:	6123      	str	r3, [r4, #16]
 801cf9e:	6022      	str	r2, [r4, #0]
 801cfa0:	f04f 0a00 	mov.w	sl, #0
 801cfa4:	9700      	str	r7, [sp, #0]
 801cfa6:	4633      	mov	r3, r6
 801cfa8:	aa0b      	add	r2, sp, #44	@ 0x2c
 801cfaa:	4621      	mov	r1, r4
 801cfac:	4628      	mov	r0, r5
 801cfae:	f000 f9d1 	bl	801d354 <_printf_common>
 801cfb2:	3001      	adds	r0, #1
 801cfb4:	f040 8089 	bne.w	801d0ca <_printf_float+0x1aa>
 801cfb8:	f04f 30ff 	mov.w	r0, #4294967295
 801cfbc:	b00d      	add	sp, #52	@ 0x34
 801cfbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cfc2:	eeb4 0b40 	vcmp.f64	d0, d0
 801cfc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfca:	d709      	bvc.n	801cfe0 <_printf_float+0xc0>
 801cfcc:	ee10 3a90 	vmov	r3, s1
 801cfd0:	2b00      	cmp	r3, #0
 801cfd2:	bfbc      	itt	lt
 801cfd4:	232d      	movlt	r3, #45	@ 0x2d
 801cfd6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801cfda:	497d      	ldr	r1, [pc, #500]	@ (801d1d0 <_printf_float+0x2b0>)
 801cfdc:	4b7d      	ldr	r3, [pc, #500]	@ (801d1d4 <_printf_float+0x2b4>)
 801cfde:	e7d5      	b.n	801cf8c <_printf_float+0x6c>
 801cfe0:	6863      	ldr	r3, [r4, #4]
 801cfe2:	1c59      	adds	r1, r3, #1
 801cfe4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801cfe8:	d139      	bne.n	801d05e <_printf_float+0x13e>
 801cfea:	2306      	movs	r3, #6
 801cfec:	6063      	str	r3, [r4, #4]
 801cfee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801cff2:	2300      	movs	r3, #0
 801cff4:	6022      	str	r2, [r4, #0]
 801cff6:	9303      	str	r3, [sp, #12]
 801cff8:	ab0a      	add	r3, sp, #40	@ 0x28
 801cffa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801cffe:	ab09      	add	r3, sp, #36	@ 0x24
 801d000:	9300      	str	r3, [sp, #0]
 801d002:	6861      	ldr	r1, [r4, #4]
 801d004:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801d008:	4628      	mov	r0, r5
 801d00a:	f7ff fef9 	bl	801ce00 <__cvt>
 801d00e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801d012:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d014:	4680      	mov	r8, r0
 801d016:	d129      	bne.n	801d06c <_printf_float+0x14c>
 801d018:	1cc8      	adds	r0, r1, #3
 801d01a:	db02      	blt.n	801d022 <_printf_float+0x102>
 801d01c:	6863      	ldr	r3, [r4, #4]
 801d01e:	4299      	cmp	r1, r3
 801d020:	dd41      	ble.n	801d0a6 <_printf_float+0x186>
 801d022:	f1a9 0902 	sub.w	r9, r9, #2
 801d026:	fa5f f989 	uxtb.w	r9, r9
 801d02a:	3901      	subs	r1, #1
 801d02c:	464a      	mov	r2, r9
 801d02e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801d032:	9109      	str	r1, [sp, #36]	@ 0x24
 801d034:	f7ff ff38 	bl	801cea8 <__exponent>
 801d038:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d03a:	1813      	adds	r3, r2, r0
 801d03c:	2a01      	cmp	r2, #1
 801d03e:	4682      	mov	sl, r0
 801d040:	6123      	str	r3, [r4, #16]
 801d042:	dc02      	bgt.n	801d04a <_printf_float+0x12a>
 801d044:	6822      	ldr	r2, [r4, #0]
 801d046:	07d2      	lsls	r2, r2, #31
 801d048:	d501      	bpl.n	801d04e <_printf_float+0x12e>
 801d04a:	3301      	adds	r3, #1
 801d04c:	6123      	str	r3, [r4, #16]
 801d04e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801d052:	2b00      	cmp	r3, #0
 801d054:	d0a6      	beq.n	801cfa4 <_printf_float+0x84>
 801d056:	232d      	movs	r3, #45	@ 0x2d
 801d058:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d05c:	e7a2      	b.n	801cfa4 <_printf_float+0x84>
 801d05e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801d062:	d1c4      	bne.n	801cfee <_printf_float+0xce>
 801d064:	2b00      	cmp	r3, #0
 801d066:	d1c2      	bne.n	801cfee <_printf_float+0xce>
 801d068:	2301      	movs	r3, #1
 801d06a:	e7bf      	b.n	801cfec <_printf_float+0xcc>
 801d06c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801d070:	d9db      	bls.n	801d02a <_printf_float+0x10a>
 801d072:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801d076:	d118      	bne.n	801d0aa <_printf_float+0x18a>
 801d078:	2900      	cmp	r1, #0
 801d07a:	6863      	ldr	r3, [r4, #4]
 801d07c:	dd0b      	ble.n	801d096 <_printf_float+0x176>
 801d07e:	6121      	str	r1, [r4, #16]
 801d080:	b913      	cbnz	r3, 801d088 <_printf_float+0x168>
 801d082:	6822      	ldr	r2, [r4, #0]
 801d084:	07d0      	lsls	r0, r2, #31
 801d086:	d502      	bpl.n	801d08e <_printf_float+0x16e>
 801d088:	3301      	adds	r3, #1
 801d08a:	440b      	add	r3, r1
 801d08c:	6123      	str	r3, [r4, #16]
 801d08e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801d090:	f04f 0a00 	mov.w	sl, #0
 801d094:	e7db      	b.n	801d04e <_printf_float+0x12e>
 801d096:	b913      	cbnz	r3, 801d09e <_printf_float+0x17e>
 801d098:	6822      	ldr	r2, [r4, #0]
 801d09a:	07d2      	lsls	r2, r2, #31
 801d09c:	d501      	bpl.n	801d0a2 <_printf_float+0x182>
 801d09e:	3302      	adds	r3, #2
 801d0a0:	e7f4      	b.n	801d08c <_printf_float+0x16c>
 801d0a2:	2301      	movs	r3, #1
 801d0a4:	e7f2      	b.n	801d08c <_printf_float+0x16c>
 801d0a6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801d0aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d0ac:	4299      	cmp	r1, r3
 801d0ae:	db05      	blt.n	801d0bc <_printf_float+0x19c>
 801d0b0:	6823      	ldr	r3, [r4, #0]
 801d0b2:	6121      	str	r1, [r4, #16]
 801d0b4:	07d8      	lsls	r0, r3, #31
 801d0b6:	d5ea      	bpl.n	801d08e <_printf_float+0x16e>
 801d0b8:	1c4b      	adds	r3, r1, #1
 801d0ba:	e7e7      	b.n	801d08c <_printf_float+0x16c>
 801d0bc:	2900      	cmp	r1, #0
 801d0be:	bfd4      	ite	le
 801d0c0:	f1c1 0202 	rsble	r2, r1, #2
 801d0c4:	2201      	movgt	r2, #1
 801d0c6:	4413      	add	r3, r2
 801d0c8:	e7e0      	b.n	801d08c <_printf_float+0x16c>
 801d0ca:	6823      	ldr	r3, [r4, #0]
 801d0cc:	055a      	lsls	r2, r3, #21
 801d0ce:	d407      	bmi.n	801d0e0 <_printf_float+0x1c0>
 801d0d0:	6923      	ldr	r3, [r4, #16]
 801d0d2:	4642      	mov	r2, r8
 801d0d4:	4631      	mov	r1, r6
 801d0d6:	4628      	mov	r0, r5
 801d0d8:	47b8      	blx	r7
 801d0da:	3001      	adds	r0, #1
 801d0dc:	d12a      	bne.n	801d134 <_printf_float+0x214>
 801d0de:	e76b      	b.n	801cfb8 <_printf_float+0x98>
 801d0e0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801d0e4:	f240 80e0 	bls.w	801d2a8 <_printf_float+0x388>
 801d0e8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801d0ec:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d0f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0f4:	d133      	bne.n	801d15e <_printf_float+0x23e>
 801d0f6:	4a38      	ldr	r2, [pc, #224]	@ (801d1d8 <_printf_float+0x2b8>)
 801d0f8:	2301      	movs	r3, #1
 801d0fa:	4631      	mov	r1, r6
 801d0fc:	4628      	mov	r0, r5
 801d0fe:	47b8      	blx	r7
 801d100:	3001      	adds	r0, #1
 801d102:	f43f af59 	beq.w	801cfb8 <_printf_float+0x98>
 801d106:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801d10a:	4543      	cmp	r3, r8
 801d10c:	db02      	blt.n	801d114 <_printf_float+0x1f4>
 801d10e:	6823      	ldr	r3, [r4, #0]
 801d110:	07d8      	lsls	r0, r3, #31
 801d112:	d50f      	bpl.n	801d134 <_printf_float+0x214>
 801d114:	9b05      	ldr	r3, [sp, #20]
 801d116:	465a      	mov	r2, fp
 801d118:	4631      	mov	r1, r6
 801d11a:	4628      	mov	r0, r5
 801d11c:	47b8      	blx	r7
 801d11e:	3001      	adds	r0, #1
 801d120:	f43f af4a 	beq.w	801cfb8 <_printf_float+0x98>
 801d124:	f04f 0900 	mov.w	r9, #0
 801d128:	f108 38ff 	add.w	r8, r8, #4294967295
 801d12c:	f104 0a1a 	add.w	sl, r4, #26
 801d130:	45c8      	cmp	r8, r9
 801d132:	dc09      	bgt.n	801d148 <_printf_float+0x228>
 801d134:	6823      	ldr	r3, [r4, #0]
 801d136:	079b      	lsls	r3, r3, #30
 801d138:	f100 8107 	bmi.w	801d34a <_printf_float+0x42a>
 801d13c:	68e0      	ldr	r0, [r4, #12]
 801d13e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d140:	4298      	cmp	r0, r3
 801d142:	bfb8      	it	lt
 801d144:	4618      	movlt	r0, r3
 801d146:	e739      	b.n	801cfbc <_printf_float+0x9c>
 801d148:	2301      	movs	r3, #1
 801d14a:	4652      	mov	r2, sl
 801d14c:	4631      	mov	r1, r6
 801d14e:	4628      	mov	r0, r5
 801d150:	47b8      	blx	r7
 801d152:	3001      	adds	r0, #1
 801d154:	f43f af30 	beq.w	801cfb8 <_printf_float+0x98>
 801d158:	f109 0901 	add.w	r9, r9, #1
 801d15c:	e7e8      	b.n	801d130 <_printf_float+0x210>
 801d15e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d160:	2b00      	cmp	r3, #0
 801d162:	dc3b      	bgt.n	801d1dc <_printf_float+0x2bc>
 801d164:	4a1c      	ldr	r2, [pc, #112]	@ (801d1d8 <_printf_float+0x2b8>)
 801d166:	2301      	movs	r3, #1
 801d168:	4631      	mov	r1, r6
 801d16a:	4628      	mov	r0, r5
 801d16c:	47b8      	blx	r7
 801d16e:	3001      	adds	r0, #1
 801d170:	f43f af22 	beq.w	801cfb8 <_printf_float+0x98>
 801d174:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801d178:	ea59 0303 	orrs.w	r3, r9, r3
 801d17c:	d102      	bne.n	801d184 <_printf_float+0x264>
 801d17e:	6823      	ldr	r3, [r4, #0]
 801d180:	07d9      	lsls	r1, r3, #31
 801d182:	d5d7      	bpl.n	801d134 <_printf_float+0x214>
 801d184:	9b05      	ldr	r3, [sp, #20]
 801d186:	465a      	mov	r2, fp
 801d188:	4631      	mov	r1, r6
 801d18a:	4628      	mov	r0, r5
 801d18c:	47b8      	blx	r7
 801d18e:	3001      	adds	r0, #1
 801d190:	f43f af12 	beq.w	801cfb8 <_printf_float+0x98>
 801d194:	f04f 0a00 	mov.w	sl, #0
 801d198:	f104 0b1a 	add.w	fp, r4, #26
 801d19c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d19e:	425b      	negs	r3, r3
 801d1a0:	4553      	cmp	r3, sl
 801d1a2:	dc01      	bgt.n	801d1a8 <_printf_float+0x288>
 801d1a4:	464b      	mov	r3, r9
 801d1a6:	e794      	b.n	801d0d2 <_printf_float+0x1b2>
 801d1a8:	2301      	movs	r3, #1
 801d1aa:	465a      	mov	r2, fp
 801d1ac:	4631      	mov	r1, r6
 801d1ae:	4628      	mov	r0, r5
 801d1b0:	47b8      	blx	r7
 801d1b2:	3001      	adds	r0, #1
 801d1b4:	f43f af00 	beq.w	801cfb8 <_printf_float+0x98>
 801d1b8:	f10a 0a01 	add.w	sl, sl, #1
 801d1bc:	e7ee      	b.n	801d19c <_printf_float+0x27c>
 801d1be:	bf00      	nop
 801d1c0:	ffffffff 	.word	0xffffffff
 801d1c4:	7fefffff 	.word	0x7fefffff
 801d1c8:	08022bb6 	.word	0x08022bb6
 801d1cc:	08022bba 	.word	0x08022bba
 801d1d0:	08022bbe 	.word	0x08022bbe
 801d1d4:	08022bc2 	.word	0x08022bc2
 801d1d8:	08022bc6 	.word	0x08022bc6
 801d1dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801d1de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801d1e2:	4553      	cmp	r3, sl
 801d1e4:	bfa8      	it	ge
 801d1e6:	4653      	movge	r3, sl
 801d1e8:	2b00      	cmp	r3, #0
 801d1ea:	4699      	mov	r9, r3
 801d1ec:	dc37      	bgt.n	801d25e <_printf_float+0x33e>
 801d1ee:	2300      	movs	r3, #0
 801d1f0:	9307      	str	r3, [sp, #28]
 801d1f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d1f6:	f104 021a 	add.w	r2, r4, #26
 801d1fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801d1fc:	9907      	ldr	r1, [sp, #28]
 801d1fe:	9306      	str	r3, [sp, #24]
 801d200:	eba3 0309 	sub.w	r3, r3, r9
 801d204:	428b      	cmp	r3, r1
 801d206:	dc31      	bgt.n	801d26c <_printf_float+0x34c>
 801d208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d20a:	459a      	cmp	sl, r3
 801d20c:	dc3b      	bgt.n	801d286 <_printf_float+0x366>
 801d20e:	6823      	ldr	r3, [r4, #0]
 801d210:	07da      	lsls	r2, r3, #31
 801d212:	d438      	bmi.n	801d286 <_printf_float+0x366>
 801d214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d216:	ebaa 0903 	sub.w	r9, sl, r3
 801d21a:	9b06      	ldr	r3, [sp, #24]
 801d21c:	ebaa 0303 	sub.w	r3, sl, r3
 801d220:	4599      	cmp	r9, r3
 801d222:	bfa8      	it	ge
 801d224:	4699      	movge	r9, r3
 801d226:	f1b9 0f00 	cmp.w	r9, #0
 801d22a:	dc34      	bgt.n	801d296 <_printf_float+0x376>
 801d22c:	f04f 0800 	mov.w	r8, #0
 801d230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d234:	f104 0b1a 	add.w	fp, r4, #26
 801d238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d23a:	ebaa 0303 	sub.w	r3, sl, r3
 801d23e:	eba3 0309 	sub.w	r3, r3, r9
 801d242:	4543      	cmp	r3, r8
 801d244:	f77f af76 	ble.w	801d134 <_printf_float+0x214>
 801d248:	2301      	movs	r3, #1
 801d24a:	465a      	mov	r2, fp
 801d24c:	4631      	mov	r1, r6
 801d24e:	4628      	mov	r0, r5
 801d250:	47b8      	blx	r7
 801d252:	3001      	adds	r0, #1
 801d254:	f43f aeb0 	beq.w	801cfb8 <_printf_float+0x98>
 801d258:	f108 0801 	add.w	r8, r8, #1
 801d25c:	e7ec      	b.n	801d238 <_printf_float+0x318>
 801d25e:	4642      	mov	r2, r8
 801d260:	4631      	mov	r1, r6
 801d262:	4628      	mov	r0, r5
 801d264:	47b8      	blx	r7
 801d266:	3001      	adds	r0, #1
 801d268:	d1c1      	bne.n	801d1ee <_printf_float+0x2ce>
 801d26a:	e6a5      	b.n	801cfb8 <_printf_float+0x98>
 801d26c:	2301      	movs	r3, #1
 801d26e:	4631      	mov	r1, r6
 801d270:	4628      	mov	r0, r5
 801d272:	9206      	str	r2, [sp, #24]
 801d274:	47b8      	blx	r7
 801d276:	3001      	adds	r0, #1
 801d278:	f43f ae9e 	beq.w	801cfb8 <_printf_float+0x98>
 801d27c:	9b07      	ldr	r3, [sp, #28]
 801d27e:	9a06      	ldr	r2, [sp, #24]
 801d280:	3301      	adds	r3, #1
 801d282:	9307      	str	r3, [sp, #28]
 801d284:	e7b9      	b.n	801d1fa <_printf_float+0x2da>
 801d286:	9b05      	ldr	r3, [sp, #20]
 801d288:	465a      	mov	r2, fp
 801d28a:	4631      	mov	r1, r6
 801d28c:	4628      	mov	r0, r5
 801d28e:	47b8      	blx	r7
 801d290:	3001      	adds	r0, #1
 801d292:	d1bf      	bne.n	801d214 <_printf_float+0x2f4>
 801d294:	e690      	b.n	801cfb8 <_printf_float+0x98>
 801d296:	9a06      	ldr	r2, [sp, #24]
 801d298:	464b      	mov	r3, r9
 801d29a:	4442      	add	r2, r8
 801d29c:	4631      	mov	r1, r6
 801d29e:	4628      	mov	r0, r5
 801d2a0:	47b8      	blx	r7
 801d2a2:	3001      	adds	r0, #1
 801d2a4:	d1c2      	bne.n	801d22c <_printf_float+0x30c>
 801d2a6:	e687      	b.n	801cfb8 <_printf_float+0x98>
 801d2a8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801d2ac:	f1b9 0f01 	cmp.w	r9, #1
 801d2b0:	dc01      	bgt.n	801d2b6 <_printf_float+0x396>
 801d2b2:	07db      	lsls	r3, r3, #31
 801d2b4:	d536      	bpl.n	801d324 <_printf_float+0x404>
 801d2b6:	2301      	movs	r3, #1
 801d2b8:	4642      	mov	r2, r8
 801d2ba:	4631      	mov	r1, r6
 801d2bc:	4628      	mov	r0, r5
 801d2be:	47b8      	blx	r7
 801d2c0:	3001      	adds	r0, #1
 801d2c2:	f43f ae79 	beq.w	801cfb8 <_printf_float+0x98>
 801d2c6:	9b05      	ldr	r3, [sp, #20]
 801d2c8:	465a      	mov	r2, fp
 801d2ca:	4631      	mov	r1, r6
 801d2cc:	4628      	mov	r0, r5
 801d2ce:	47b8      	blx	r7
 801d2d0:	3001      	adds	r0, #1
 801d2d2:	f43f ae71 	beq.w	801cfb8 <_printf_float+0x98>
 801d2d6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801d2da:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d2e2:	f109 39ff 	add.w	r9, r9, #4294967295
 801d2e6:	d018      	beq.n	801d31a <_printf_float+0x3fa>
 801d2e8:	464b      	mov	r3, r9
 801d2ea:	f108 0201 	add.w	r2, r8, #1
 801d2ee:	4631      	mov	r1, r6
 801d2f0:	4628      	mov	r0, r5
 801d2f2:	47b8      	blx	r7
 801d2f4:	3001      	adds	r0, #1
 801d2f6:	d10c      	bne.n	801d312 <_printf_float+0x3f2>
 801d2f8:	e65e      	b.n	801cfb8 <_printf_float+0x98>
 801d2fa:	2301      	movs	r3, #1
 801d2fc:	465a      	mov	r2, fp
 801d2fe:	4631      	mov	r1, r6
 801d300:	4628      	mov	r0, r5
 801d302:	47b8      	blx	r7
 801d304:	3001      	adds	r0, #1
 801d306:	f43f ae57 	beq.w	801cfb8 <_printf_float+0x98>
 801d30a:	f108 0801 	add.w	r8, r8, #1
 801d30e:	45c8      	cmp	r8, r9
 801d310:	dbf3      	blt.n	801d2fa <_printf_float+0x3da>
 801d312:	4653      	mov	r3, sl
 801d314:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801d318:	e6dc      	b.n	801d0d4 <_printf_float+0x1b4>
 801d31a:	f04f 0800 	mov.w	r8, #0
 801d31e:	f104 0b1a 	add.w	fp, r4, #26
 801d322:	e7f4      	b.n	801d30e <_printf_float+0x3ee>
 801d324:	2301      	movs	r3, #1
 801d326:	4642      	mov	r2, r8
 801d328:	e7e1      	b.n	801d2ee <_printf_float+0x3ce>
 801d32a:	2301      	movs	r3, #1
 801d32c:	464a      	mov	r2, r9
 801d32e:	4631      	mov	r1, r6
 801d330:	4628      	mov	r0, r5
 801d332:	47b8      	blx	r7
 801d334:	3001      	adds	r0, #1
 801d336:	f43f ae3f 	beq.w	801cfb8 <_printf_float+0x98>
 801d33a:	f108 0801 	add.w	r8, r8, #1
 801d33e:	68e3      	ldr	r3, [r4, #12]
 801d340:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d342:	1a5b      	subs	r3, r3, r1
 801d344:	4543      	cmp	r3, r8
 801d346:	dcf0      	bgt.n	801d32a <_printf_float+0x40a>
 801d348:	e6f8      	b.n	801d13c <_printf_float+0x21c>
 801d34a:	f04f 0800 	mov.w	r8, #0
 801d34e:	f104 0919 	add.w	r9, r4, #25
 801d352:	e7f4      	b.n	801d33e <_printf_float+0x41e>

0801d354 <_printf_common>:
 801d354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d358:	4616      	mov	r6, r2
 801d35a:	4698      	mov	r8, r3
 801d35c:	688a      	ldr	r2, [r1, #8]
 801d35e:	690b      	ldr	r3, [r1, #16]
 801d360:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d364:	4293      	cmp	r3, r2
 801d366:	bfb8      	it	lt
 801d368:	4613      	movlt	r3, r2
 801d36a:	6033      	str	r3, [r6, #0]
 801d36c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d370:	4607      	mov	r7, r0
 801d372:	460c      	mov	r4, r1
 801d374:	b10a      	cbz	r2, 801d37a <_printf_common+0x26>
 801d376:	3301      	adds	r3, #1
 801d378:	6033      	str	r3, [r6, #0]
 801d37a:	6823      	ldr	r3, [r4, #0]
 801d37c:	0699      	lsls	r1, r3, #26
 801d37e:	bf42      	ittt	mi
 801d380:	6833      	ldrmi	r3, [r6, #0]
 801d382:	3302      	addmi	r3, #2
 801d384:	6033      	strmi	r3, [r6, #0]
 801d386:	6825      	ldr	r5, [r4, #0]
 801d388:	f015 0506 	ands.w	r5, r5, #6
 801d38c:	d106      	bne.n	801d39c <_printf_common+0x48>
 801d38e:	f104 0a19 	add.w	sl, r4, #25
 801d392:	68e3      	ldr	r3, [r4, #12]
 801d394:	6832      	ldr	r2, [r6, #0]
 801d396:	1a9b      	subs	r3, r3, r2
 801d398:	42ab      	cmp	r3, r5
 801d39a:	dc26      	bgt.n	801d3ea <_printf_common+0x96>
 801d39c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d3a0:	6822      	ldr	r2, [r4, #0]
 801d3a2:	3b00      	subs	r3, #0
 801d3a4:	bf18      	it	ne
 801d3a6:	2301      	movne	r3, #1
 801d3a8:	0692      	lsls	r2, r2, #26
 801d3aa:	d42b      	bmi.n	801d404 <_printf_common+0xb0>
 801d3ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d3b0:	4641      	mov	r1, r8
 801d3b2:	4638      	mov	r0, r7
 801d3b4:	47c8      	blx	r9
 801d3b6:	3001      	adds	r0, #1
 801d3b8:	d01e      	beq.n	801d3f8 <_printf_common+0xa4>
 801d3ba:	6823      	ldr	r3, [r4, #0]
 801d3bc:	6922      	ldr	r2, [r4, #16]
 801d3be:	f003 0306 	and.w	r3, r3, #6
 801d3c2:	2b04      	cmp	r3, #4
 801d3c4:	bf02      	ittt	eq
 801d3c6:	68e5      	ldreq	r5, [r4, #12]
 801d3c8:	6833      	ldreq	r3, [r6, #0]
 801d3ca:	1aed      	subeq	r5, r5, r3
 801d3cc:	68a3      	ldr	r3, [r4, #8]
 801d3ce:	bf0c      	ite	eq
 801d3d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d3d4:	2500      	movne	r5, #0
 801d3d6:	4293      	cmp	r3, r2
 801d3d8:	bfc4      	itt	gt
 801d3da:	1a9b      	subgt	r3, r3, r2
 801d3dc:	18ed      	addgt	r5, r5, r3
 801d3de:	2600      	movs	r6, #0
 801d3e0:	341a      	adds	r4, #26
 801d3e2:	42b5      	cmp	r5, r6
 801d3e4:	d11a      	bne.n	801d41c <_printf_common+0xc8>
 801d3e6:	2000      	movs	r0, #0
 801d3e8:	e008      	b.n	801d3fc <_printf_common+0xa8>
 801d3ea:	2301      	movs	r3, #1
 801d3ec:	4652      	mov	r2, sl
 801d3ee:	4641      	mov	r1, r8
 801d3f0:	4638      	mov	r0, r7
 801d3f2:	47c8      	blx	r9
 801d3f4:	3001      	adds	r0, #1
 801d3f6:	d103      	bne.n	801d400 <_printf_common+0xac>
 801d3f8:	f04f 30ff 	mov.w	r0, #4294967295
 801d3fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d400:	3501      	adds	r5, #1
 801d402:	e7c6      	b.n	801d392 <_printf_common+0x3e>
 801d404:	18e1      	adds	r1, r4, r3
 801d406:	1c5a      	adds	r2, r3, #1
 801d408:	2030      	movs	r0, #48	@ 0x30
 801d40a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d40e:	4422      	add	r2, r4
 801d410:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d414:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d418:	3302      	adds	r3, #2
 801d41a:	e7c7      	b.n	801d3ac <_printf_common+0x58>
 801d41c:	2301      	movs	r3, #1
 801d41e:	4622      	mov	r2, r4
 801d420:	4641      	mov	r1, r8
 801d422:	4638      	mov	r0, r7
 801d424:	47c8      	blx	r9
 801d426:	3001      	adds	r0, #1
 801d428:	d0e6      	beq.n	801d3f8 <_printf_common+0xa4>
 801d42a:	3601      	adds	r6, #1
 801d42c:	e7d9      	b.n	801d3e2 <_printf_common+0x8e>
	...

0801d430 <_printf_i>:
 801d430:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d434:	7e0f      	ldrb	r7, [r1, #24]
 801d436:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d438:	2f78      	cmp	r7, #120	@ 0x78
 801d43a:	4691      	mov	r9, r2
 801d43c:	4680      	mov	r8, r0
 801d43e:	460c      	mov	r4, r1
 801d440:	469a      	mov	sl, r3
 801d442:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d446:	d807      	bhi.n	801d458 <_printf_i+0x28>
 801d448:	2f62      	cmp	r7, #98	@ 0x62
 801d44a:	d80a      	bhi.n	801d462 <_printf_i+0x32>
 801d44c:	2f00      	cmp	r7, #0
 801d44e:	f000 80d2 	beq.w	801d5f6 <_printf_i+0x1c6>
 801d452:	2f58      	cmp	r7, #88	@ 0x58
 801d454:	f000 80b9 	beq.w	801d5ca <_printf_i+0x19a>
 801d458:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d45c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d460:	e03a      	b.n	801d4d8 <_printf_i+0xa8>
 801d462:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d466:	2b15      	cmp	r3, #21
 801d468:	d8f6      	bhi.n	801d458 <_printf_i+0x28>
 801d46a:	a101      	add	r1, pc, #4	@ (adr r1, 801d470 <_printf_i+0x40>)
 801d46c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d470:	0801d4c9 	.word	0x0801d4c9
 801d474:	0801d4dd 	.word	0x0801d4dd
 801d478:	0801d459 	.word	0x0801d459
 801d47c:	0801d459 	.word	0x0801d459
 801d480:	0801d459 	.word	0x0801d459
 801d484:	0801d459 	.word	0x0801d459
 801d488:	0801d4dd 	.word	0x0801d4dd
 801d48c:	0801d459 	.word	0x0801d459
 801d490:	0801d459 	.word	0x0801d459
 801d494:	0801d459 	.word	0x0801d459
 801d498:	0801d459 	.word	0x0801d459
 801d49c:	0801d5dd 	.word	0x0801d5dd
 801d4a0:	0801d507 	.word	0x0801d507
 801d4a4:	0801d597 	.word	0x0801d597
 801d4a8:	0801d459 	.word	0x0801d459
 801d4ac:	0801d459 	.word	0x0801d459
 801d4b0:	0801d5ff 	.word	0x0801d5ff
 801d4b4:	0801d459 	.word	0x0801d459
 801d4b8:	0801d507 	.word	0x0801d507
 801d4bc:	0801d459 	.word	0x0801d459
 801d4c0:	0801d459 	.word	0x0801d459
 801d4c4:	0801d59f 	.word	0x0801d59f
 801d4c8:	6833      	ldr	r3, [r6, #0]
 801d4ca:	1d1a      	adds	r2, r3, #4
 801d4cc:	681b      	ldr	r3, [r3, #0]
 801d4ce:	6032      	str	r2, [r6, #0]
 801d4d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d4d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d4d8:	2301      	movs	r3, #1
 801d4da:	e09d      	b.n	801d618 <_printf_i+0x1e8>
 801d4dc:	6833      	ldr	r3, [r6, #0]
 801d4de:	6820      	ldr	r0, [r4, #0]
 801d4e0:	1d19      	adds	r1, r3, #4
 801d4e2:	6031      	str	r1, [r6, #0]
 801d4e4:	0606      	lsls	r6, r0, #24
 801d4e6:	d501      	bpl.n	801d4ec <_printf_i+0xbc>
 801d4e8:	681d      	ldr	r5, [r3, #0]
 801d4ea:	e003      	b.n	801d4f4 <_printf_i+0xc4>
 801d4ec:	0645      	lsls	r5, r0, #25
 801d4ee:	d5fb      	bpl.n	801d4e8 <_printf_i+0xb8>
 801d4f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d4f4:	2d00      	cmp	r5, #0
 801d4f6:	da03      	bge.n	801d500 <_printf_i+0xd0>
 801d4f8:	232d      	movs	r3, #45	@ 0x2d
 801d4fa:	426d      	negs	r5, r5
 801d4fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d500:	4859      	ldr	r0, [pc, #356]	@ (801d668 <_printf_i+0x238>)
 801d502:	230a      	movs	r3, #10
 801d504:	e011      	b.n	801d52a <_printf_i+0xfa>
 801d506:	6821      	ldr	r1, [r4, #0]
 801d508:	6833      	ldr	r3, [r6, #0]
 801d50a:	0608      	lsls	r0, r1, #24
 801d50c:	f853 5b04 	ldr.w	r5, [r3], #4
 801d510:	d402      	bmi.n	801d518 <_printf_i+0xe8>
 801d512:	0649      	lsls	r1, r1, #25
 801d514:	bf48      	it	mi
 801d516:	b2ad      	uxthmi	r5, r5
 801d518:	2f6f      	cmp	r7, #111	@ 0x6f
 801d51a:	4853      	ldr	r0, [pc, #332]	@ (801d668 <_printf_i+0x238>)
 801d51c:	6033      	str	r3, [r6, #0]
 801d51e:	bf14      	ite	ne
 801d520:	230a      	movne	r3, #10
 801d522:	2308      	moveq	r3, #8
 801d524:	2100      	movs	r1, #0
 801d526:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d52a:	6866      	ldr	r6, [r4, #4]
 801d52c:	60a6      	str	r6, [r4, #8]
 801d52e:	2e00      	cmp	r6, #0
 801d530:	bfa2      	ittt	ge
 801d532:	6821      	ldrge	r1, [r4, #0]
 801d534:	f021 0104 	bicge.w	r1, r1, #4
 801d538:	6021      	strge	r1, [r4, #0]
 801d53a:	b90d      	cbnz	r5, 801d540 <_printf_i+0x110>
 801d53c:	2e00      	cmp	r6, #0
 801d53e:	d04b      	beq.n	801d5d8 <_printf_i+0x1a8>
 801d540:	4616      	mov	r6, r2
 801d542:	fbb5 f1f3 	udiv	r1, r5, r3
 801d546:	fb03 5711 	mls	r7, r3, r1, r5
 801d54a:	5dc7      	ldrb	r7, [r0, r7]
 801d54c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d550:	462f      	mov	r7, r5
 801d552:	42bb      	cmp	r3, r7
 801d554:	460d      	mov	r5, r1
 801d556:	d9f4      	bls.n	801d542 <_printf_i+0x112>
 801d558:	2b08      	cmp	r3, #8
 801d55a:	d10b      	bne.n	801d574 <_printf_i+0x144>
 801d55c:	6823      	ldr	r3, [r4, #0]
 801d55e:	07df      	lsls	r7, r3, #31
 801d560:	d508      	bpl.n	801d574 <_printf_i+0x144>
 801d562:	6923      	ldr	r3, [r4, #16]
 801d564:	6861      	ldr	r1, [r4, #4]
 801d566:	4299      	cmp	r1, r3
 801d568:	bfde      	ittt	le
 801d56a:	2330      	movle	r3, #48	@ 0x30
 801d56c:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d570:	f106 36ff 	addle.w	r6, r6, #4294967295
 801d574:	1b92      	subs	r2, r2, r6
 801d576:	6122      	str	r2, [r4, #16]
 801d578:	f8cd a000 	str.w	sl, [sp]
 801d57c:	464b      	mov	r3, r9
 801d57e:	aa03      	add	r2, sp, #12
 801d580:	4621      	mov	r1, r4
 801d582:	4640      	mov	r0, r8
 801d584:	f7ff fee6 	bl	801d354 <_printf_common>
 801d588:	3001      	adds	r0, #1
 801d58a:	d14a      	bne.n	801d622 <_printf_i+0x1f2>
 801d58c:	f04f 30ff 	mov.w	r0, #4294967295
 801d590:	b004      	add	sp, #16
 801d592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d596:	6823      	ldr	r3, [r4, #0]
 801d598:	f043 0320 	orr.w	r3, r3, #32
 801d59c:	6023      	str	r3, [r4, #0]
 801d59e:	4833      	ldr	r0, [pc, #204]	@ (801d66c <_printf_i+0x23c>)
 801d5a0:	2778      	movs	r7, #120	@ 0x78
 801d5a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d5a6:	6823      	ldr	r3, [r4, #0]
 801d5a8:	6831      	ldr	r1, [r6, #0]
 801d5aa:	061f      	lsls	r7, r3, #24
 801d5ac:	f851 5b04 	ldr.w	r5, [r1], #4
 801d5b0:	d402      	bmi.n	801d5b8 <_printf_i+0x188>
 801d5b2:	065f      	lsls	r7, r3, #25
 801d5b4:	bf48      	it	mi
 801d5b6:	b2ad      	uxthmi	r5, r5
 801d5b8:	6031      	str	r1, [r6, #0]
 801d5ba:	07d9      	lsls	r1, r3, #31
 801d5bc:	bf44      	itt	mi
 801d5be:	f043 0320 	orrmi.w	r3, r3, #32
 801d5c2:	6023      	strmi	r3, [r4, #0]
 801d5c4:	b11d      	cbz	r5, 801d5ce <_printf_i+0x19e>
 801d5c6:	2310      	movs	r3, #16
 801d5c8:	e7ac      	b.n	801d524 <_printf_i+0xf4>
 801d5ca:	4827      	ldr	r0, [pc, #156]	@ (801d668 <_printf_i+0x238>)
 801d5cc:	e7e9      	b.n	801d5a2 <_printf_i+0x172>
 801d5ce:	6823      	ldr	r3, [r4, #0]
 801d5d0:	f023 0320 	bic.w	r3, r3, #32
 801d5d4:	6023      	str	r3, [r4, #0]
 801d5d6:	e7f6      	b.n	801d5c6 <_printf_i+0x196>
 801d5d8:	4616      	mov	r6, r2
 801d5da:	e7bd      	b.n	801d558 <_printf_i+0x128>
 801d5dc:	6833      	ldr	r3, [r6, #0]
 801d5de:	6825      	ldr	r5, [r4, #0]
 801d5e0:	6961      	ldr	r1, [r4, #20]
 801d5e2:	1d18      	adds	r0, r3, #4
 801d5e4:	6030      	str	r0, [r6, #0]
 801d5e6:	062e      	lsls	r6, r5, #24
 801d5e8:	681b      	ldr	r3, [r3, #0]
 801d5ea:	d501      	bpl.n	801d5f0 <_printf_i+0x1c0>
 801d5ec:	6019      	str	r1, [r3, #0]
 801d5ee:	e002      	b.n	801d5f6 <_printf_i+0x1c6>
 801d5f0:	0668      	lsls	r0, r5, #25
 801d5f2:	d5fb      	bpl.n	801d5ec <_printf_i+0x1bc>
 801d5f4:	8019      	strh	r1, [r3, #0]
 801d5f6:	2300      	movs	r3, #0
 801d5f8:	6123      	str	r3, [r4, #16]
 801d5fa:	4616      	mov	r6, r2
 801d5fc:	e7bc      	b.n	801d578 <_printf_i+0x148>
 801d5fe:	6833      	ldr	r3, [r6, #0]
 801d600:	1d1a      	adds	r2, r3, #4
 801d602:	6032      	str	r2, [r6, #0]
 801d604:	681e      	ldr	r6, [r3, #0]
 801d606:	6862      	ldr	r2, [r4, #4]
 801d608:	2100      	movs	r1, #0
 801d60a:	4630      	mov	r0, r6
 801d60c:	f7e2 fe80 	bl	8000310 <memchr>
 801d610:	b108      	cbz	r0, 801d616 <_printf_i+0x1e6>
 801d612:	1b80      	subs	r0, r0, r6
 801d614:	6060      	str	r0, [r4, #4]
 801d616:	6863      	ldr	r3, [r4, #4]
 801d618:	6123      	str	r3, [r4, #16]
 801d61a:	2300      	movs	r3, #0
 801d61c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d620:	e7aa      	b.n	801d578 <_printf_i+0x148>
 801d622:	6923      	ldr	r3, [r4, #16]
 801d624:	4632      	mov	r2, r6
 801d626:	4649      	mov	r1, r9
 801d628:	4640      	mov	r0, r8
 801d62a:	47d0      	blx	sl
 801d62c:	3001      	adds	r0, #1
 801d62e:	d0ad      	beq.n	801d58c <_printf_i+0x15c>
 801d630:	6823      	ldr	r3, [r4, #0]
 801d632:	079b      	lsls	r3, r3, #30
 801d634:	d413      	bmi.n	801d65e <_printf_i+0x22e>
 801d636:	68e0      	ldr	r0, [r4, #12]
 801d638:	9b03      	ldr	r3, [sp, #12]
 801d63a:	4298      	cmp	r0, r3
 801d63c:	bfb8      	it	lt
 801d63e:	4618      	movlt	r0, r3
 801d640:	e7a6      	b.n	801d590 <_printf_i+0x160>
 801d642:	2301      	movs	r3, #1
 801d644:	4632      	mov	r2, r6
 801d646:	4649      	mov	r1, r9
 801d648:	4640      	mov	r0, r8
 801d64a:	47d0      	blx	sl
 801d64c:	3001      	adds	r0, #1
 801d64e:	d09d      	beq.n	801d58c <_printf_i+0x15c>
 801d650:	3501      	adds	r5, #1
 801d652:	68e3      	ldr	r3, [r4, #12]
 801d654:	9903      	ldr	r1, [sp, #12]
 801d656:	1a5b      	subs	r3, r3, r1
 801d658:	42ab      	cmp	r3, r5
 801d65a:	dcf2      	bgt.n	801d642 <_printf_i+0x212>
 801d65c:	e7eb      	b.n	801d636 <_printf_i+0x206>
 801d65e:	2500      	movs	r5, #0
 801d660:	f104 0619 	add.w	r6, r4, #25
 801d664:	e7f5      	b.n	801d652 <_printf_i+0x222>
 801d666:	bf00      	nop
 801d668:	08022bc8 	.word	0x08022bc8
 801d66c:	08022bd9 	.word	0x08022bd9

0801d670 <std>:
 801d670:	2300      	movs	r3, #0
 801d672:	b510      	push	{r4, lr}
 801d674:	4604      	mov	r4, r0
 801d676:	e9c0 3300 	strd	r3, r3, [r0]
 801d67a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d67e:	6083      	str	r3, [r0, #8]
 801d680:	8181      	strh	r1, [r0, #12]
 801d682:	6643      	str	r3, [r0, #100]	@ 0x64
 801d684:	81c2      	strh	r2, [r0, #14]
 801d686:	6183      	str	r3, [r0, #24]
 801d688:	4619      	mov	r1, r3
 801d68a:	2208      	movs	r2, #8
 801d68c:	305c      	adds	r0, #92	@ 0x5c
 801d68e:	f000 fa09 	bl	801daa4 <memset>
 801d692:	4b0d      	ldr	r3, [pc, #52]	@ (801d6c8 <std+0x58>)
 801d694:	6263      	str	r3, [r4, #36]	@ 0x24
 801d696:	4b0d      	ldr	r3, [pc, #52]	@ (801d6cc <std+0x5c>)
 801d698:	62a3      	str	r3, [r4, #40]	@ 0x28
 801d69a:	4b0d      	ldr	r3, [pc, #52]	@ (801d6d0 <std+0x60>)
 801d69c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801d69e:	4b0d      	ldr	r3, [pc, #52]	@ (801d6d4 <std+0x64>)
 801d6a0:	6323      	str	r3, [r4, #48]	@ 0x30
 801d6a2:	4b0d      	ldr	r3, [pc, #52]	@ (801d6d8 <std+0x68>)
 801d6a4:	6224      	str	r4, [r4, #32]
 801d6a6:	429c      	cmp	r4, r3
 801d6a8:	d006      	beq.n	801d6b8 <std+0x48>
 801d6aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801d6ae:	4294      	cmp	r4, r2
 801d6b0:	d002      	beq.n	801d6b8 <std+0x48>
 801d6b2:	33d0      	adds	r3, #208	@ 0xd0
 801d6b4:	429c      	cmp	r4, r3
 801d6b6:	d105      	bne.n	801d6c4 <std+0x54>
 801d6b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801d6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d6c0:	f000 babc 	b.w	801dc3c <__retarget_lock_init_recursive>
 801d6c4:	bd10      	pop	{r4, pc}
 801d6c6:	bf00      	nop
 801d6c8:	0801d8d5 	.word	0x0801d8d5
 801d6cc:	0801d8f7 	.word	0x0801d8f7
 801d6d0:	0801d92f 	.word	0x0801d92f
 801d6d4:	0801d953 	.word	0x0801d953
 801d6d8:	2400cdc8 	.word	0x2400cdc8

0801d6dc <stdio_exit_handler>:
 801d6dc:	4a02      	ldr	r2, [pc, #8]	@ (801d6e8 <stdio_exit_handler+0xc>)
 801d6de:	4903      	ldr	r1, [pc, #12]	@ (801d6ec <stdio_exit_handler+0x10>)
 801d6e0:	4803      	ldr	r0, [pc, #12]	@ (801d6f0 <stdio_exit_handler+0x14>)
 801d6e2:	f000 b869 	b.w	801d7b8 <_fwalk_sglue>
 801d6e6:	bf00      	nop
 801d6e8:	24000038 	.word	0x24000038
 801d6ec:	0801f4ed 	.word	0x0801f4ed
 801d6f0:	24000048 	.word	0x24000048

0801d6f4 <cleanup_stdio>:
 801d6f4:	6841      	ldr	r1, [r0, #4]
 801d6f6:	4b0c      	ldr	r3, [pc, #48]	@ (801d728 <cleanup_stdio+0x34>)
 801d6f8:	4299      	cmp	r1, r3
 801d6fa:	b510      	push	{r4, lr}
 801d6fc:	4604      	mov	r4, r0
 801d6fe:	d001      	beq.n	801d704 <cleanup_stdio+0x10>
 801d700:	f001 fef4 	bl	801f4ec <_fflush_r>
 801d704:	68a1      	ldr	r1, [r4, #8]
 801d706:	4b09      	ldr	r3, [pc, #36]	@ (801d72c <cleanup_stdio+0x38>)
 801d708:	4299      	cmp	r1, r3
 801d70a:	d002      	beq.n	801d712 <cleanup_stdio+0x1e>
 801d70c:	4620      	mov	r0, r4
 801d70e:	f001 feed 	bl	801f4ec <_fflush_r>
 801d712:	68e1      	ldr	r1, [r4, #12]
 801d714:	4b06      	ldr	r3, [pc, #24]	@ (801d730 <cleanup_stdio+0x3c>)
 801d716:	4299      	cmp	r1, r3
 801d718:	d004      	beq.n	801d724 <cleanup_stdio+0x30>
 801d71a:	4620      	mov	r0, r4
 801d71c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d720:	f001 bee4 	b.w	801f4ec <_fflush_r>
 801d724:	bd10      	pop	{r4, pc}
 801d726:	bf00      	nop
 801d728:	2400cdc8 	.word	0x2400cdc8
 801d72c:	2400ce30 	.word	0x2400ce30
 801d730:	2400ce98 	.word	0x2400ce98

0801d734 <global_stdio_init.part.0>:
 801d734:	b510      	push	{r4, lr}
 801d736:	4b0b      	ldr	r3, [pc, #44]	@ (801d764 <global_stdio_init.part.0+0x30>)
 801d738:	4c0b      	ldr	r4, [pc, #44]	@ (801d768 <global_stdio_init.part.0+0x34>)
 801d73a:	4a0c      	ldr	r2, [pc, #48]	@ (801d76c <global_stdio_init.part.0+0x38>)
 801d73c:	601a      	str	r2, [r3, #0]
 801d73e:	4620      	mov	r0, r4
 801d740:	2200      	movs	r2, #0
 801d742:	2104      	movs	r1, #4
 801d744:	f7ff ff94 	bl	801d670 <std>
 801d748:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801d74c:	2201      	movs	r2, #1
 801d74e:	2109      	movs	r1, #9
 801d750:	f7ff ff8e 	bl	801d670 <std>
 801d754:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801d758:	2202      	movs	r2, #2
 801d75a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d75e:	2112      	movs	r1, #18
 801d760:	f7ff bf86 	b.w	801d670 <std>
 801d764:	2400cf00 	.word	0x2400cf00
 801d768:	2400cdc8 	.word	0x2400cdc8
 801d76c:	0801d6dd 	.word	0x0801d6dd

0801d770 <__sfp_lock_acquire>:
 801d770:	4801      	ldr	r0, [pc, #4]	@ (801d778 <__sfp_lock_acquire+0x8>)
 801d772:	f000 ba64 	b.w	801dc3e <__retarget_lock_acquire_recursive>
 801d776:	bf00      	nop
 801d778:	2400cf09 	.word	0x2400cf09

0801d77c <__sfp_lock_release>:
 801d77c:	4801      	ldr	r0, [pc, #4]	@ (801d784 <__sfp_lock_release+0x8>)
 801d77e:	f000 ba5f 	b.w	801dc40 <__retarget_lock_release_recursive>
 801d782:	bf00      	nop
 801d784:	2400cf09 	.word	0x2400cf09

0801d788 <__sinit>:
 801d788:	b510      	push	{r4, lr}
 801d78a:	4604      	mov	r4, r0
 801d78c:	f7ff fff0 	bl	801d770 <__sfp_lock_acquire>
 801d790:	6a23      	ldr	r3, [r4, #32]
 801d792:	b11b      	cbz	r3, 801d79c <__sinit+0x14>
 801d794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d798:	f7ff bff0 	b.w	801d77c <__sfp_lock_release>
 801d79c:	4b04      	ldr	r3, [pc, #16]	@ (801d7b0 <__sinit+0x28>)
 801d79e:	6223      	str	r3, [r4, #32]
 801d7a0:	4b04      	ldr	r3, [pc, #16]	@ (801d7b4 <__sinit+0x2c>)
 801d7a2:	681b      	ldr	r3, [r3, #0]
 801d7a4:	2b00      	cmp	r3, #0
 801d7a6:	d1f5      	bne.n	801d794 <__sinit+0xc>
 801d7a8:	f7ff ffc4 	bl	801d734 <global_stdio_init.part.0>
 801d7ac:	e7f2      	b.n	801d794 <__sinit+0xc>
 801d7ae:	bf00      	nop
 801d7b0:	0801d6f5 	.word	0x0801d6f5
 801d7b4:	2400cf00 	.word	0x2400cf00

0801d7b8 <_fwalk_sglue>:
 801d7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d7bc:	4607      	mov	r7, r0
 801d7be:	4688      	mov	r8, r1
 801d7c0:	4614      	mov	r4, r2
 801d7c2:	2600      	movs	r6, #0
 801d7c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d7c8:	f1b9 0901 	subs.w	r9, r9, #1
 801d7cc:	d505      	bpl.n	801d7da <_fwalk_sglue+0x22>
 801d7ce:	6824      	ldr	r4, [r4, #0]
 801d7d0:	2c00      	cmp	r4, #0
 801d7d2:	d1f7      	bne.n	801d7c4 <_fwalk_sglue+0xc>
 801d7d4:	4630      	mov	r0, r6
 801d7d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d7da:	89ab      	ldrh	r3, [r5, #12]
 801d7dc:	2b01      	cmp	r3, #1
 801d7de:	d907      	bls.n	801d7f0 <_fwalk_sglue+0x38>
 801d7e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d7e4:	3301      	adds	r3, #1
 801d7e6:	d003      	beq.n	801d7f0 <_fwalk_sglue+0x38>
 801d7e8:	4629      	mov	r1, r5
 801d7ea:	4638      	mov	r0, r7
 801d7ec:	47c0      	blx	r8
 801d7ee:	4306      	orrs	r6, r0
 801d7f0:	3568      	adds	r5, #104	@ 0x68
 801d7f2:	e7e9      	b.n	801d7c8 <_fwalk_sglue+0x10>

0801d7f4 <iprintf>:
 801d7f4:	b40f      	push	{r0, r1, r2, r3}
 801d7f6:	b507      	push	{r0, r1, r2, lr}
 801d7f8:	4906      	ldr	r1, [pc, #24]	@ (801d814 <iprintf+0x20>)
 801d7fa:	ab04      	add	r3, sp, #16
 801d7fc:	6808      	ldr	r0, [r1, #0]
 801d7fe:	f853 2b04 	ldr.w	r2, [r3], #4
 801d802:	6881      	ldr	r1, [r0, #8]
 801d804:	9301      	str	r3, [sp, #4]
 801d806:	f001 fcd5 	bl	801f1b4 <_vfiprintf_r>
 801d80a:	b003      	add	sp, #12
 801d80c:	f85d eb04 	ldr.w	lr, [sp], #4
 801d810:	b004      	add	sp, #16
 801d812:	4770      	bx	lr
 801d814:	24000044 	.word	0x24000044

0801d818 <_puts_r>:
 801d818:	6a03      	ldr	r3, [r0, #32]
 801d81a:	b570      	push	{r4, r5, r6, lr}
 801d81c:	6884      	ldr	r4, [r0, #8]
 801d81e:	4605      	mov	r5, r0
 801d820:	460e      	mov	r6, r1
 801d822:	b90b      	cbnz	r3, 801d828 <_puts_r+0x10>
 801d824:	f7ff ffb0 	bl	801d788 <__sinit>
 801d828:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d82a:	07db      	lsls	r3, r3, #31
 801d82c:	d405      	bmi.n	801d83a <_puts_r+0x22>
 801d82e:	89a3      	ldrh	r3, [r4, #12]
 801d830:	0598      	lsls	r0, r3, #22
 801d832:	d402      	bmi.n	801d83a <_puts_r+0x22>
 801d834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d836:	f000 fa02 	bl	801dc3e <__retarget_lock_acquire_recursive>
 801d83a:	89a3      	ldrh	r3, [r4, #12]
 801d83c:	0719      	lsls	r1, r3, #28
 801d83e:	d502      	bpl.n	801d846 <_puts_r+0x2e>
 801d840:	6923      	ldr	r3, [r4, #16]
 801d842:	2b00      	cmp	r3, #0
 801d844:	d135      	bne.n	801d8b2 <_puts_r+0x9a>
 801d846:	4621      	mov	r1, r4
 801d848:	4628      	mov	r0, r5
 801d84a:	f000 f8c5 	bl	801d9d8 <__swsetup_r>
 801d84e:	b380      	cbz	r0, 801d8b2 <_puts_r+0x9a>
 801d850:	f04f 35ff 	mov.w	r5, #4294967295
 801d854:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d856:	07da      	lsls	r2, r3, #31
 801d858:	d405      	bmi.n	801d866 <_puts_r+0x4e>
 801d85a:	89a3      	ldrh	r3, [r4, #12]
 801d85c:	059b      	lsls	r3, r3, #22
 801d85e:	d402      	bmi.n	801d866 <_puts_r+0x4e>
 801d860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d862:	f000 f9ed 	bl	801dc40 <__retarget_lock_release_recursive>
 801d866:	4628      	mov	r0, r5
 801d868:	bd70      	pop	{r4, r5, r6, pc}
 801d86a:	2b00      	cmp	r3, #0
 801d86c:	da04      	bge.n	801d878 <_puts_r+0x60>
 801d86e:	69a2      	ldr	r2, [r4, #24]
 801d870:	429a      	cmp	r2, r3
 801d872:	dc17      	bgt.n	801d8a4 <_puts_r+0x8c>
 801d874:	290a      	cmp	r1, #10
 801d876:	d015      	beq.n	801d8a4 <_puts_r+0x8c>
 801d878:	6823      	ldr	r3, [r4, #0]
 801d87a:	1c5a      	adds	r2, r3, #1
 801d87c:	6022      	str	r2, [r4, #0]
 801d87e:	7019      	strb	r1, [r3, #0]
 801d880:	68a3      	ldr	r3, [r4, #8]
 801d882:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801d886:	3b01      	subs	r3, #1
 801d888:	60a3      	str	r3, [r4, #8]
 801d88a:	2900      	cmp	r1, #0
 801d88c:	d1ed      	bne.n	801d86a <_puts_r+0x52>
 801d88e:	2b00      	cmp	r3, #0
 801d890:	da11      	bge.n	801d8b6 <_puts_r+0x9e>
 801d892:	4622      	mov	r2, r4
 801d894:	210a      	movs	r1, #10
 801d896:	4628      	mov	r0, r5
 801d898:	f000 f85f 	bl	801d95a <__swbuf_r>
 801d89c:	3001      	adds	r0, #1
 801d89e:	d0d7      	beq.n	801d850 <_puts_r+0x38>
 801d8a0:	250a      	movs	r5, #10
 801d8a2:	e7d7      	b.n	801d854 <_puts_r+0x3c>
 801d8a4:	4622      	mov	r2, r4
 801d8a6:	4628      	mov	r0, r5
 801d8a8:	f000 f857 	bl	801d95a <__swbuf_r>
 801d8ac:	3001      	adds	r0, #1
 801d8ae:	d1e7      	bne.n	801d880 <_puts_r+0x68>
 801d8b0:	e7ce      	b.n	801d850 <_puts_r+0x38>
 801d8b2:	3e01      	subs	r6, #1
 801d8b4:	e7e4      	b.n	801d880 <_puts_r+0x68>
 801d8b6:	6823      	ldr	r3, [r4, #0]
 801d8b8:	1c5a      	adds	r2, r3, #1
 801d8ba:	6022      	str	r2, [r4, #0]
 801d8bc:	220a      	movs	r2, #10
 801d8be:	701a      	strb	r2, [r3, #0]
 801d8c0:	e7ee      	b.n	801d8a0 <_puts_r+0x88>
	...

0801d8c4 <puts>:
 801d8c4:	4b02      	ldr	r3, [pc, #8]	@ (801d8d0 <puts+0xc>)
 801d8c6:	4601      	mov	r1, r0
 801d8c8:	6818      	ldr	r0, [r3, #0]
 801d8ca:	f7ff bfa5 	b.w	801d818 <_puts_r>
 801d8ce:	bf00      	nop
 801d8d0:	24000044 	.word	0x24000044

0801d8d4 <__sread>:
 801d8d4:	b510      	push	{r4, lr}
 801d8d6:	460c      	mov	r4, r1
 801d8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d8dc:	f000 f966 	bl	801dbac <_read_r>
 801d8e0:	2800      	cmp	r0, #0
 801d8e2:	bfab      	itete	ge
 801d8e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801d8e6:	89a3      	ldrhlt	r3, [r4, #12]
 801d8e8:	181b      	addge	r3, r3, r0
 801d8ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801d8ee:	bfac      	ite	ge
 801d8f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801d8f2:	81a3      	strhlt	r3, [r4, #12]
 801d8f4:	bd10      	pop	{r4, pc}

0801d8f6 <__swrite>:
 801d8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d8fa:	461f      	mov	r7, r3
 801d8fc:	898b      	ldrh	r3, [r1, #12]
 801d8fe:	05db      	lsls	r3, r3, #23
 801d900:	4605      	mov	r5, r0
 801d902:	460c      	mov	r4, r1
 801d904:	4616      	mov	r6, r2
 801d906:	d505      	bpl.n	801d914 <__swrite+0x1e>
 801d908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d90c:	2302      	movs	r3, #2
 801d90e:	2200      	movs	r2, #0
 801d910:	f000 f93a 	bl	801db88 <_lseek_r>
 801d914:	89a3      	ldrh	r3, [r4, #12]
 801d916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d91a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801d91e:	81a3      	strh	r3, [r4, #12]
 801d920:	4632      	mov	r2, r6
 801d922:	463b      	mov	r3, r7
 801d924:	4628      	mov	r0, r5
 801d926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d92a:	f000 b951 	b.w	801dbd0 <_write_r>

0801d92e <__sseek>:
 801d92e:	b510      	push	{r4, lr}
 801d930:	460c      	mov	r4, r1
 801d932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d936:	f000 f927 	bl	801db88 <_lseek_r>
 801d93a:	1c43      	adds	r3, r0, #1
 801d93c:	89a3      	ldrh	r3, [r4, #12]
 801d93e:	bf15      	itete	ne
 801d940:	6560      	strne	r0, [r4, #84]	@ 0x54
 801d942:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801d946:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801d94a:	81a3      	strheq	r3, [r4, #12]
 801d94c:	bf18      	it	ne
 801d94e:	81a3      	strhne	r3, [r4, #12]
 801d950:	bd10      	pop	{r4, pc}

0801d952 <__sclose>:
 801d952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d956:	f000 b8b1 	b.w	801dabc <_close_r>

0801d95a <__swbuf_r>:
 801d95a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d95c:	460e      	mov	r6, r1
 801d95e:	4614      	mov	r4, r2
 801d960:	4605      	mov	r5, r0
 801d962:	b118      	cbz	r0, 801d96c <__swbuf_r+0x12>
 801d964:	6a03      	ldr	r3, [r0, #32]
 801d966:	b90b      	cbnz	r3, 801d96c <__swbuf_r+0x12>
 801d968:	f7ff ff0e 	bl	801d788 <__sinit>
 801d96c:	69a3      	ldr	r3, [r4, #24]
 801d96e:	60a3      	str	r3, [r4, #8]
 801d970:	89a3      	ldrh	r3, [r4, #12]
 801d972:	071a      	lsls	r2, r3, #28
 801d974:	d501      	bpl.n	801d97a <__swbuf_r+0x20>
 801d976:	6923      	ldr	r3, [r4, #16]
 801d978:	b943      	cbnz	r3, 801d98c <__swbuf_r+0x32>
 801d97a:	4621      	mov	r1, r4
 801d97c:	4628      	mov	r0, r5
 801d97e:	f000 f82b 	bl	801d9d8 <__swsetup_r>
 801d982:	b118      	cbz	r0, 801d98c <__swbuf_r+0x32>
 801d984:	f04f 37ff 	mov.w	r7, #4294967295
 801d988:	4638      	mov	r0, r7
 801d98a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d98c:	6823      	ldr	r3, [r4, #0]
 801d98e:	6922      	ldr	r2, [r4, #16]
 801d990:	1a98      	subs	r0, r3, r2
 801d992:	6963      	ldr	r3, [r4, #20]
 801d994:	b2f6      	uxtb	r6, r6
 801d996:	4283      	cmp	r3, r0
 801d998:	4637      	mov	r7, r6
 801d99a:	dc05      	bgt.n	801d9a8 <__swbuf_r+0x4e>
 801d99c:	4621      	mov	r1, r4
 801d99e:	4628      	mov	r0, r5
 801d9a0:	f001 fda4 	bl	801f4ec <_fflush_r>
 801d9a4:	2800      	cmp	r0, #0
 801d9a6:	d1ed      	bne.n	801d984 <__swbuf_r+0x2a>
 801d9a8:	68a3      	ldr	r3, [r4, #8]
 801d9aa:	3b01      	subs	r3, #1
 801d9ac:	60a3      	str	r3, [r4, #8]
 801d9ae:	6823      	ldr	r3, [r4, #0]
 801d9b0:	1c5a      	adds	r2, r3, #1
 801d9b2:	6022      	str	r2, [r4, #0]
 801d9b4:	701e      	strb	r6, [r3, #0]
 801d9b6:	6962      	ldr	r2, [r4, #20]
 801d9b8:	1c43      	adds	r3, r0, #1
 801d9ba:	429a      	cmp	r2, r3
 801d9bc:	d004      	beq.n	801d9c8 <__swbuf_r+0x6e>
 801d9be:	89a3      	ldrh	r3, [r4, #12]
 801d9c0:	07db      	lsls	r3, r3, #31
 801d9c2:	d5e1      	bpl.n	801d988 <__swbuf_r+0x2e>
 801d9c4:	2e0a      	cmp	r6, #10
 801d9c6:	d1df      	bne.n	801d988 <__swbuf_r+0x2e>
 801d9c8:	4621      	mov	r1, r4
 801d9ca:	4628      	mov	r0, r5
 801d9cc:	f001 fd8e 	bl	801f4ec <_fflush_r>
 801d9d0:	2800      	cmp	r0, #0
 801d9d2:	d0d9      	beq.n	801d988 <__swbuf_r+0x2e>
 801d9d4:	e7d6      	b.n	801d984 <__swbuf_r+0x2a>
	...

0801d9d8 <__swsetup_r>:
 801d9d8:	b538      	push	{r3, r4, r5, lr}
 801d9da:	4b29      	ldr	r3, [pc, #164]	@ (801da80 <__swsetup_r+0xa8>)
 801d9dc:	4605      	mov	r5, r0
 801d9de:	6818      	ldr	r0, [r3, #0]
 801d9e0:	460c      	mov	r4, r1
 801d9e2:	b118      	cbz	r0, 801d9ec <__swsetup_r+0x14>
 801d9e4:	6a03      	ldr	r3, [r0, #32]
 801d9e6:	b90b      	cbnz	r3, 801d9ec <__swsetup_r+0x14>
 801d9e8:	f7ff fece 	bl	801d788 <__sinit>
 801d9ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d9f0:	0719      	lsls	r1, r3, #28
 801d9f2:	d422      	bmi.n	801da3a <__swsetup_r+0x62>
 801d9f4:	06da      	lsls	r2, r3, #27
 801d9f6:	d407      	bmi.n	801da08 <__swsetup_r+0x30>
 801d9f8:	2209      	movs	r2, #9
 801d9fa:	602a      	str	r2, [r5, #0]
 801d9fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801da00:	81a3      	strh	r3, [r4, #12]
 801da02:	f04f 30ff 	mov.w	r0, #4294967295
 801da06:	e033      	b.n	801da70 <__swsetup_r+0x98>
 801da08:	0758      	lsls	r0, r3, #29
 801da0a:	d512      	bpl.n	801da32 <__swsetup_r+0x5a>
 801da0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801da0e:	b141      	cbz	r1, 801da22 <__swsetup_r+0x4a>
 801da10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801da14:	4299      	cmp	r1, r3
 801da16:	d002      	beq.n	801da1e <__swsetup_r+0x46>
 801da18:	4628      	mov	r0, r5
 801da1a:	f000 ff1f 	bl	801e85c <_free_r>
 801da1e:	2300      	movs	r3, #0
 801da20:	6363      	str	r3, [r4, #52]	@ 0x34
 801da22:	89a3      	ldrh	r3, [r4, #12]
 801da24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801da28:	81a3      	strh	r3, [r4, #12]
 801da2a:	2300      	movs	r3, #0
 801da2c:	6063      	str	r3, [r4, #4]
 801da2e:	6923      	ldr	r3, [r4, #16]
 801da30:	6023      	str	r3, [r4, #0]
 801da32:	89a3      	ldrh	r3, [r4, #12]
 801da34:	f043 0308 	orr.w	r3, r3, #8
 801da38:	81a3      	strh	r3, [r4, #12]
 801da3a:	6923      	ldr	r3, [r4, #16]
 801da3c:	b94b      	cbnz	r3, 801da52 <__swsetup_r+0x7a>
 801da3e:	89a3      	ldrh	r3, [r4, #12]
 801da40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801da44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801da48:	d003      	beq.n	801da52 <__swsetup_r+0x7a>
 801da4a:	4621      	mov	r1, r4
 801da4c:	4628      	mov	r0, r5
 801da4e:	f001 fdad 	bl	801f5ac <__smakebuf_r>
 801da52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801da56:	f013 0201 	ands.w	r2, r3, #1
 801da5a:	d00a      	beq.n	801da72 <__swsetup_r+0x9a>
 801da5c:	2200      	movs	r2, #0
 801da5e:	60a2      	str	r2, [r4, #8]
 801da60:	6962      	ldr	r2, [r4, #20]
 801da62:	4252      	negs	r2, r2
 801da64:	61a2      	str	r2, [r4, #24]
 801da66:	6922      	ldr	r2, [r4, #16]
 801da68:	b942      	cbnz	r2, 801da7c <__swsetup_r+0xa4>
 801da6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801da6e:	d1c5      	bne.n	801d9fc <__swsetup_r+0x24>
 801da70:	bd38      	pop	{r3, r4, r5, pc}
 801da72:	0799      	lsls	r1, r3, #30
 801da74:	bf58      	it	pl
 801da76:	6962      	ldrpl	r2, [r4, #20]
 801da78:	60a2      	str	r2, [r4, #8]
 801da7a:	e7f4      	b.n	801da66 <__swsetup_r+0x8e>
 801da7c:	2000      	movs	r0, #0
 801da7e:	e7f7      	b.n	801da70 <__swsetup_r+0x98>
 801da80:	24000044 	.word	0x24000044

0801da84 <memcmp>:
 801da84:	b510      	push	{r4, lr}
 801da86:	3901      	subs	r1, #1
 801da88:	4402      	add	r2, r0
 801da8a:	4290      	cmp	r0, r2
 801da8c:	d101      	bne.n	801da92 <memcmp+0xe>
 801da8e:	2000      	movs	r0, #0
 801da90:	e005      	b.n	801da9e <memcmp+0x1a>
 801da92:	7803      	ldrb	r3, [r0, #0]
 801da94:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801da98:	42a3      	cmp	r3, r4
 801da9a:	d001      	beq.n	801daa0 <memcmp+0x1c>
 801da9c:	1b18      	subs	r0, r3, r4
 801da9e:	bd10      	pop	{r4, pc}
 801daa0:	3001      	adds	r0, #1
 801daa2:	e7f2      	b.n	801da8a <memcmp+0x6>

0801daa4 <memset>:
 801daa4:	4402      	add	r2, r0
 801daa6:	4603      	mov	r3, r0
 801daa8:	4293      	cmp	r3, r2
 801daaa:	d100      	bne.n	801daae <memset+0xa>
 801daac:	4770      	bx	lr
 801daae:	f803 1b01 	strb.w	r1, [r3], #1
 801dab2:	e7f9      	b.n	801daa8 <memset+0x4>

0801dab4 <_localeconv_r>:
 801dab4:	4800      	ldr	r0, [pc, #0]	@ (801dab8 <_localeconv_r+0x4>)
 801dab6:	4770      	bx	lr
 801dab8:	24000184 	.word	0x24000184

0801dabc <_close_r>:
 801dabc:	b538      	push	{r3, r4, r5, lr}
 801dabe:	4d06      	ldr	r5, [pc, #24]	@ (801dad8 <_close_r+0x1c>)
 801dac0:	2300      	movs	r3, #0
 801dac2:	4604      	mov	r4, r0
 801dac4:	4608      	mov	r0, r1
 801dac6:	602b      	str	r3, [r5, #0]
 801dac8:	f7e3 fea2 	bl	8001810 <_close>
 801dacc:	1c43      	adds	r3, r0, #1
 801dace:	d102      	bne.n	801dad6 <_close_r+0x1a>
 801dad0:	682b      	ldr	r3, [r5, #0]
 801dad2:	b103      	cbz	r3, 801dad6 <_close_r+0x1a>
 801dad4:	6023      	str	r3, [r4, #0]
 801dad6:	bd38      	pop	{r3, r4, r5, pc}
 801dad8:	2400cf04 	.word	0x2400cf04

0801dadc <_reclaim_reent>:
 801dadc:	4b29      	ldr	r3, [pc, #164]	@ (801db84 <_reclaim_reent+0xa8>)
 801dade:	681b      	ldr	r3, [r3, #0]
 801dae0:	4283      	cmp	r3, r0
 801dae2:	b570      	push	{r4, r5, r6, lr}
 801dae4:	4604      	mov	r4, r0
 801dae6:	d04b      	beq.n	801db80 <_reclaim_reent+0xa4>
 801dae8:	69c3      	ldr	r3, [r0, #28]
 801daea:	b1ab      	cbz	r3, 801db18 <_reclaim_reent+0x3c>
 801daec:	68db      	ldr	r3, [r3, #12]
 801daee:	b16b      	cbz	r3, 801db0c <_reclaim_reent+0x30>
 801daf0:	2500      	movs	r5, #0
 801daf2:	69e3      	ldr	r3, [r4, #28]
 801daf4:	68db      	ldr	r3, [r3, #12]
 801daf6:	5959      	ldr	r1, [r3, r5]
 801daf8:	2900      	cmp	r1, #0
 801dafa:	d13b      	bne.n	801db74 <_reclaim_reent+0x98>
 801dafc:	3504      	adds	r5, #4
 801dafe:	2d80      	cmp	r5, #128	@ 0x80
 801db00:	d1f7      	bne.n	801daf2 <_reclaim_reent+0x16>
 801db02:	69e3      	ldr	r3, [r4, #28]
 801db04:	4620      	mov	r0, r4
 801db06:	68d9      	ldr	r1, [r3, #12]
 801db08:	f000 fea8 	bl	801e85c <_free_r>
 801db0c:	69e3      	ldr	r3, [r4, #28]
 801db0e:	6819      	ldr	r1, [r3, #0]
 801db10:	b111      	cbz	r1, 801db18 <_reclaim_reent+0x3c>
 801db12:	4620      	mov	r0, r4
 801db14:	f000 fea2 	bl	801e85c <_free_r>
 801db18:	6961      	ldr	r1, [r4, #20]
 801db1a:	b111      	cbz	r1, 801db22 <_reclaim_reent+0x46>
 801db1c:	4620      	mov	r0, r4
 801db1e:	f000 fe9d 	bl	801e85c <_free_r>
 801db22:	69e1      	ldr	r1, [r4, #28]
 801db24:	b111      	cbz	r1, 801db2c <_reclaim_reent+0x50>
 801db26:	4620      	mov	r0, r4
 801db28:	f000 fe98 	bl	801e85c <_free_r>
 801db2c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801db2e:	b111      	cbz	r1, 801db36 <_reclaim_reent+0x5a>
 801db30:	4620      	mov	r0, r4
 801db32:	f000 fe93 	bl	801e85c <_free_r>
 801db36:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801db38:	b111      	cbz	r1, 801db40 <_reclaim_reent+0x64>
 801db3a:	4620      	mov	r0, r4
 801db3c:	f000 fe8e 	bl	801e85c <_free_r>
 801db40:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801db42:	b111      	cbz	r1, 801db4a <_reclaim_reent+0x6e>
 801db44:	4620      	mov	r0, r4
 801db46:	f000 fe89 	bl	801e85c <_free_r>
 801db4a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801db4c:	b111      	cbz	r1, 801db54 <_reclaim_reent+0x78>
 801db4e:	4620      	mov	r0, r4
 801db50:	f000 fe84 	bl	801e85c <_free_r>
 801db54:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801db56:	b111      	cbz	r1, 801db5e <_reclaim_reent+0x82>
 801db58:	4620      	mov	r0, r4
 801db5a:	f000 fe7f 	bl	801e85c <_free_r>
 801db5e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801db60:	b111      	cbz	r1, 801db68 <_reclaim_reent+0x8c>
 801db62:	4620      	mov	r0, r4
 801db64:	f000 fe7a 	bl	801e85c <_free_r>
 801db68:	6a23      	ldr	r3, [r4, #32]
 801db6a:	b14b      	cbz	r3, 801db80 <_reclaim_reent+0xa4>
 801db6c:	4620      	mov	r0, r4
 801db6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801db72:	4718      	bx	r3
 801db74:	680e      	ldr	r6, [r1, #0]
 801db76:	4620      	mov	r0, r4
 801db78:	f000 fe70 	bl	801e85c <_free_r>
 801db7c:	4631      	mov	r1, r6
 801db7e:	e7bb      	b.n	801daf8 <_reclaim_reent+0x1c>
 801db80:	bd70      	pop	{r4, r5, r6, pc}
 801db82:	bf00      	nop
 801db84:	24000044 	.word	0x24000044

0801db88 <_lseek_r>:
 801db88:	b538      	push	{r3, r4, r5, lr}
 801db8a:	4d07      	ldr	r5, [pc, #28]	@ (801dba8 <_lseek_r+0x20>)
 801db8c:	4604      	mov	r4, r0
 801db8e:	4608      	mov	r0, r1
 801db90:	4611      	mov	r1, r2
 801db92:	2200      	movs	r2, #0
 801db94:	602a      	str	r2, [r5, #0]
 801db96:	461a      	mov	r2, r3
 801db98:	f7e3 fe61 	bl	800185e <_lseek>
 801db9c:	1c43      	adds	r3, r0, #1
 801db9e:	d102      	bne.n	801dba6 <_lseek_r+0x1e>
 801dba0:	682b      	ldr	r3, [r5, #0]
 801dba2:	b103      	cbz	r3, 801dba6 <_lseek_r+0x1e>
 801dba4:	6023      	str	r3, [r4, #0]
 801dba6:	bd38      	pop	{r3, r4, r5, pc}
 801dba8:	2400cf04 	.word	0x2400cf04

0801dbac <_read_r>:
 801dbac:	b538      	push	{r3, r4, r5, lr}
 801dbae:	4d07      	ldr	r5, [pc, #28]	@ (801dbcc <_read_r+0x20>)
 801dbb0:	4604      	mov	r4, r0
 801dbb2:	4608      	mov	r0, r1
 801dbb4:	4611      	mov	r1, r2
 801dbb6:	2200      	movs	r2, #0
 801dbb8:	602a      	str	r2, [r5, #0]
 801dbba:	461a      	mov	r2, r3
 801dbbc:	f7e3 fe0b 	bl	80017d6 <_read>
 801dbc0:	1c43      	adds	r3, r0, #1
 801dbc2:	d102      	bne.n	801dbca <_read_r+0x1e>
 801dbc4:	682b      	ldr	r3, [r5, #0]
 801dbc6:	b103      	cbz	r3, 801dbca <_read_r+0x1e>
 801dbc8:	6023      	str	r3, [r4, #0]
 801dbca:	bd38      	pop	{r3, r4, r5, pc}
 801dbcc:	2400cf04 	.word	0x2400cf04

0801dbd0 <_write_r>:
 801dbd0:	b538      	push	{r3, r4, r5, lr}
 801dbd2:	4d07      	ldr	r5, [pc, #28]	@ (801dbf0 <_write_r+0x20>)
 801dbd4:	4604      	mov	r4, r0
 801dbd6:	4608      	mov	r0, r1
 801dbd8:	4611      	mov	r1, r2
 801dbda:	2200      	movs	r2, #0
 801dbdc:	602a      	str	r2, [r5, #0]
 801dbde:	461a      	mov	r2, r3
 801dbe0:	f7e2 fec4 	bl	800096c <_write>
 801dbe4:	1c43      	adds	r3, r0, #1
 801dbe6:	d102      	bne.n	801dbee <_write_r+0x1e>
 801dbe8:	682b      	ldr	r3, [r5, #0]
 801dbea:	b103      	cbz	r3, 801dbee <_write_r+0x1e>
 801dbec:	6023      	str	r3, [r4, #0]
 801dbee:	bd38      	pop	{r3, r4, r5, pc}
 801dbf0:	2400cf04 	.word	0x2400cf04

0801dbf4 <__libc_init_array>:
 801dbf4:	b570      	push	{r4, r5, r6, lr}
 801dbf6:	4d0d      	ldr	r5, [pc, #52]	@ (801dc2c <__libc_init_array+0x38>)
 801dbf8:	4c0d      	ldr	r4, [pc, #52]	@ (801dc30 <__libc_init_array+0x3c>)
 801dbfa:	1b64      	subs	r4, r4, r5
 801dbfc:	10a4      	asrs	r4, r4, #2
 801dbfe:	2600      	movs	r6, #0
 801dc00:	42a6      	cmp	r6, r4
 801dc02:	d109      	bne.n	801dc18 <__libc_init_array+0x24>
 801dc04:	4d0b      	ldr	r5, [pc, #44]	@ (801dc34 <__libc_init_array+0x40>)
 801dc06:	4c0c      	ldr	r4, [pc, #48]	@ (801dc38 <__libc_init_array+0x44>)
 801dc08:	f001 fdbc 	bl	801f784 <_init>
 801dc0c:	1b64      	subs	r4, r4, r5
 801dc0e:	10a4      	asrs	r4, r4, #2
 801dc10:	2600      	movs	r6, #0
 801dc12:	42a6      	cmp	r6, r4
 801dc14:	d105      	bne.n	801dc22 <__libc_init_array+0x2e>
 801dc16:	bd70      	pop	{r4, r5, r6, pc}
 801dc18:	f855 3b04 	ldr.w	r3, [r5], #4
 801dc1c:	4798      	blx	r3
 801dc1e:	3601      	adds	r6, #1
 801dc20:	e7ee      	b.n	801dc00 <__libc_init_array+0xc>
 801dc22:	f855 3b04 	ldr.w	r3, [r5], #4
 801dc26:	4798      	blx	r3
 801dc28:	3601      	adds	r6, #1
 801dc2a:	e7f2      	b.n	801dc12 <__libc_init_array+0x1e>
 801dc2c:	08022e1c 	.word	0x08022e1c
 801dc30:	08022e1c 	.word	0x08022e1c
 801dc34:	08022e1c 	.word	0x08022e1c
 801dc38:	08022e20 	.word	0x08022e20

0801dc3c <__retarget_lock_init_recursive>:
 801dc3c:	4770      	bx	lr

0801dc3e <__retarget_lock_acquire_recursive>:
 801dc3e:	4770      	bx	lr

0801dc40 <__retarget_lock_release_recursive>:
 801dc40:	4770      	bx	lr

0801dc42 <memcpy>:
 801dc42:	440a      	add	r2, r1
 801dc44:	4291      	cmp	r1, r2
 801dc46:	f100 33ff 	add.w	r3, r0, #4294967295
 801dc4a:	d100      	bne.n	801dc4e <memcpy+0xc>
 801dc4c:	4770      	bx	lr
 801dc4e:	b510      	push	{r4, lr}
 801dc50:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dc54:	f803 4f01 	strb.w	r4, [r3, #1]!
 801dc58:	4291      	cmp	r1, r2
 801dc5a:	d1f9      	bne.n	801dc50 <memcpy+0xe>
 801dc5c:	bd10      	pop	{r4, pc}
	...

0801dc60 <__assert_func>:
 801dc60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dc62:	4614      	mov	r4, r2
 801dc64:	461a      	mov	r2, r3
 801dc66:	4b09      	ldr	r3, [pc, #36]	@ (801dc8c <__assert_func+0x2c>)
 801dc68:	681b      	ldr	r3, [r3, #0]
 801dc6a:	4605      	mov	r5, r0
 801dc6c:	68d8      	ldr	r0, [r3, #12]
 801dc6e:	b954      	cbnz	r4, 801dc86 <__assert_func+0x26>
 801dc70:	4b07      	ldr	r3, [pc, #28]	@ (801dc90 <__assert_func+0x30>)
 801dc72:	461c      	mov	r4, r3
 801dc74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801dc78:	9100      	str	r1, [sp, #0]
 801dc7a:	462b      	mov	r3, r5
 801dc7c:	4905      	ldr	r1, [pc, #20]	@ (801dc94 <__assert_func+0x34>)
 801dc7e:	f001 fc5d 	bl	801f53c <fiprintf>
 801dc82:	f001 fd01 	bl	801f688 <abort>
 801dc86:	4b04      	ldr	r3, [pc, #16]	@ (801dc98 <__assert_func+0x38>)
 801dc88:	e7f4      	b.n	801dc74 <__assert_func+0x14>
 801dc8a:	bf00      	nop
 801dc8c:	24000044 	.word	0x24000044
 801dc90:	08022c25 	.word	0x08022c25
 801dc94:	08022bf7 	.word	0x08022bf7
 801dc98:	08022bea 	.word	0x08022bea

0801dc9c <quorem>:
 801dc9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dca0:	6903      	ldr	r3, [r0, #16]
 801dca2:	690c      	ldr	r4, [r1, #16]
 801dca4:	42a3      	cmp	r3, r4
 801dca6:	4607      	mov	r7, r0
 801dca8:	db7e      	blt.n	801dda8 <quorem+0x10c>
 801dcaa:	3c01      	subs	r4, #1
 801dcac:	f101 0814 	add.w	r8, r1, #20
 801dcb0:	00a3      	lsls	r3, r4, #2
 801dcb2:	f100 0514 	add.w	r5, r0, #20
 801dcb6:	9300      	str	r3, [sp, #0]
 801dcb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801dcbc:	9301      	str	r3, [sp, #4]
 801dcbe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801dcc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801dcc6:	3301      	adds	r3, #1
 801dcc8:	429a      	cmp	r2, r3
 801dcca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801dcce:	fbb2 f6f3 	udiv	r6, r2, r3
 801dcd2:	d32e      	bcc.n	801dd32 <quorem+0x96>
 801dcd4:	f04f 0a00 	mov.w	sl, #0
 801dcd8:	46c4      	mov	ip, r8
 801dcda:	46ae      	mov	lr, r5
 801dcdc:	46d3      	mov	fp, sl
 801dcde:	f85c 3b04 	ldr.w	r3, [ip], #4
 801dce2:	b298      	uxth	r0, r3
 801dce4:	fb06 a000 	mla	r0, r6, r0, sl
 801dce8:	0c02      	lsrs	r2, r0, #16
 801dcea:	0c1b      	lsrs	r3, r3, #16
 801dcec:	fb06 2303 	mla	r3, r6, r3, r2
 801dcf0:	f8de 2000 	ldr.w	r2, [lr]
 801dcf4:	b280      	uxth	r0, r0
 801dcf6:	b292      	uxth	r2, r2
 801dcf8:	1a12      	subs	r2, r2, r0
 801dcfa:	445a      	add	r2, fp
 801dcfc:	f8de 0000 	ldr.w	r0, [lr]
 801dd00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801dd04:	b29b      	uxth	r3, r3
 801dd06:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801dd0a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801dd0e:	b292      	uxth	r2, r2
 801dd10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801dd14:	45e1      	cmp	r9, ip
 801dd16:	f84e 2b04 	str.w	r2, [lr], #4
 801dd1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801dd1e:	d2de      	bcs.n	801dcde <quorem+0x42>
 801dd20:	9b00      	ldr	r3, [sp, #0]
 801dd22:	58eb      	ldr	r3, [r5, r3]
 801dd24:	b92b      	cbnz	r3, 801dd32 <quorem+0x96>
 801dd26:	9b01      	ldr	r3, [sp, #4]
 801dd28:	3b04      	subs	r3, #4
 801dd2a:	429d      	cmp	r5, r3
 801dd2c:	461a      	mov	r2, r3
 801dd2e:	d32f      	bcc.n	801dd90 <quorem+0xf4>
 801dd30:	613c      	str	r4, [r7, #16]
 801dd32:	4638      	mov	r0, r7
 801dd34:	f001 f90c 	bl	801ef50 <__mcmp>
 801dd38:	2800      	cmp	r0, #0
 801dd3a:	db25      	blt.n	801dd88 <quorem+0xec>
 801dd3c:	4629      	mov	r1, r5
 801dd3e:	2000      	movs	r0, #0
 801dd40:	f858 2b04 	ldr.w	r2, [r8], #4
 801dd44:	f8d1 c000 	ldr.w	ip, [r1]
 801dd48:	fa1f fe82 	uxth.w	lr, r2
 801dd4c:	fa1f f38c 	uxth.w	r3, ip
 801dd50:	eba3 030e 	sub.w	r3, r3, lr
 801dd54:	4403      	add	r3, r0
 801dd56:	0c12      	lsrs	r2, r2, #16
 801dd58:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801dd5c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801dd60:	b29b      	uxth	r3, r3
 801dd62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801dd66:	45c1      	cmp	r9, r8
 801dd68:	f841 3b04 	str.w	r3, [r1], #4
 801dd6c:	ea4f 4022 	mov.w	r0, r2, asr #16
 801dd70:	d2e6      	bcs.n	801dd40 <quorem+0xa4>
 801dd72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801dd76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801dd7a:	b922      	cbnz	r2, 801dd86 <quorem+0xea>
 801dd7c:	3b04      	subs	r3, #4
 801dd7e:	429d      	cmp	r5, r3
 801dd80:	461a      	mov	r2, r3
 801dd82:	d30b      	bcc.n	801dd9c <quorem+0x100>
 801dd84:	613c      	str	r4, [r7, #16]
 801dd86:	3601      	adds	r6, #1
 801dd88:	4630      	mov	r0, r6
 801dd8a:	b003      	add	sp, #12
 801dd8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dd90:	6812      	ldr	r2, [r2, #0]
 801dd92:	3b04      	subs	r3, #4
 801dd94:	2a00      	cmp	r2, #0
 801dd96:	d1cb      	bne.n	801dd30 <quorem+0x94>
 801dd98:	3c01      	subs	r4, #1
 801dd9a:	e7c6      	b.n	801dd2a <quorem+0x8e>
 801dd9c:	6812      	ldr	r2, [r2, #0]
 801dd9e:	3b04      	subs	r3, #4
 801dda0:	2a00      	cmp	r2, #0
 801dda2:	d1ef      	bne.n	801dd84 <quorem+0xe8>
 801dda4:	3c01      	subs	r4, #1
 801dda6:	e7ea      	b.n	801dd7e <quorem+0xe2>
 801dda8:	2000      	movs	r0, #0
 801ddaa:	e7ee      	b.n	801dd8a <quorem+0xee>
 801ddac:	0000      	movs	r0, r0
	...

0801ddb0 <_dtoa_r>:
 801ddb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ddb4:	ed2d 8b02 	vpush	{d8}
 801ddb8:	69c7      	ldr	r7, [r0, #28]
 801ddba:	b091      	sub	sp, #68	@ 0x44
 801ddbc:	ed8d 0b02 	vstr	d0, [sp, #8]
 801ddc0:	ec55 4b10 	vmov	r4, r5, d0
 801ddc4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801ddc6:	9107      	str	r1, [sp, #28]
 801ddc8:	4681      	mov	r9, r0
 801ddca:	9209      	str	r2, [sp, #36]	@ 0x24
 801ddcc:	930d      	str	r3, [sp, #52]	@ 0x34
 801ddce:	b97f      	cbnz	r7, 801ddf0 <_dtoa_r+0x40>
 801ddd0:	2010      	movs	r0, #16
 801ddd2:	f000 fd8d 	bl	801e8f0 <malloc>
 801ddd6:	4602      	mov	r2, r0
 801ddd8:	f8c9 001c 	str.w	r0, [r9, #28]
 801dddc:	b920      	cbnz	r0, 801dde8 <_dtoa_r+0x38>
 801ddde:	4ba0      	ldr	r3, [pc, #640]	@ (801e060 <_dtoa_r+0x2b0>)
 801dde0:	21ef      	movs	r1, #239	@ 0xef
 801dde2:	48a0      	ldr	r0, [pc, #640]	@ (801e064 <_dtoa_r+0x2b4>)
 801dde4:	f7ff ff3c 	bl	801dc60 <__assert_func>
 801dde8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801ddec:	6007      	str	r7, [r0, #0]
 801ddee:	60c7      	str	r7, [r0, #12]
 801ddf0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801ddf4:	6819      	ldr	r1, [r3, #0]
 801ddf6:	b159      	cbz	r1, 801de10 <_dtoa_r+0x60>
 801ddf8:	685a      	ldr	r2, [r3, #4]
 801ddfa:	604a      	str	r2, [r1, #4]
 801ddfc:	2301      	movs	r3, #1
 801ddfe:	4093      	lsls	r3, r2
 801de00:	608b      	str	r3, [r1, #8]
 801de02:	4648      	mov	r0, r9
 801de04:	f000 fe6a 	bl	801eadc <_Bfree>
 801de08:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801de0c:	2200      	movs	r2, #0
 801de0e:	601a      	str	r2, [r3, #0]
 801de10:	1e2b      	subs	r3, r5, #0
 801de12:	bfbb      	ittet	lt
 801de14:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801de18:	9303      	strlt	r3, [sp, #12]
 801de1a:	2300      	movge	r3, #0
 801de1c:	2201      	movlt	r2, #1
 801de1e:	bfac      	ite	ge
 801de20:	6033      	strge	r3, [r6, #0]
 801de22:	6032      	strlt	r2, [r6, #0]
 801de24:	4b90      	ldr	r3, [pc, #576]	@ (801e068 <_dtoa_r+0x2b8>)
 801de26:	9e03      	ldr	r6, [sp, #12]
 801de28:	43b3      	bics	r3, r6
 801de2a:	d110      	bne.n	801de4e <_dtoa_r+0x9e>
 801de2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801de2e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801de32:	6013      	str	r3, [r2, #0]
 801de34:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801de38:	4323      	orrs	r3, r4
 801de3a:	f000 84de 	beq.w	801e7fa <_dtoa_r+0xa4a>
 801de3e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801de40:	4f8a      	ldr	r7, [pc, #552]	@ (801e06c <_dtoa_r+0x2bc>)
 801de42:	2b00      	cmp	r3, #0
 801de44:	f000 84e0 	beq.w	801e808 <_dtoa_r+0xa58>
 801de48:	1cfb      	adds	r3, r7, #3
 801de4a:	f000 bcdb 	b.w	801e804 <_dtoa_r+0xa54>
 801de4e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801de52:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801de56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801de5a:	d10a      	bne.n	801de72 <_dtoa_r+0xc2>
 801de5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801de5e:	2301      	movs	r3, #1
 801de60:	6013      	str	r3, [r2, #0]
 801de62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801de64:	b113      	cbz	r3, 801de6c <_dtoa_r+0xbc>
 801de66:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801de68:	4b81      	ldr	r3, [pc, #516]	@ (801e070 <_dtoa_r+0x2c0>)
 801de6a:	6013      	str	r3, [r2, #0]
 801de6c:	4f81      	ldr	r7, [pc, #516]	@ (801e074 <_dtoa_r+0x2c4>)
 801de6e:	f000 bccb 	b.w	801e808 <_dtoa_r+0xa58>
 801de72:	aa0e      	add	r2, sp, #56	@ 0x38
 801de74:	a90f      	add	r1, sp, #60	@ 0x3c
 801de76:	4648      	mov	r0, r9
 801de78:	eeb0 0b48 	vmov.f64	d0, d8
 801de7c:	f001 f918 	bl	801f0b0 <__d2b>
 801de80:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801de84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801de86:	9001      	str	r0, [sp, #4]
 801de88:	2b00      	cmp	r3, #0
 801de8a:	d045      	beq.n	801df18 <_dtoa_r+0x168>
 801de8c:	eeb0 7b48 	vmov.f64	d7, d8
 801de90:	ee18 1a90 	vmov	r1, s17
 801de94:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801de98:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801de9c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801dea0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801dea4:	2500      	movs	r5, #0
 801dea6:	ee07 1a90 	vmov	s15, r1
 801deaa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801deae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801e048 <_dtoa_r+0x298>
 801deb2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801deb6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801e050 <_dtoa_r+0x2a0>
 801deba:	eea7 6b05 	vfma.f64	d6, d7, d5
 801debe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801e058 <_dtoa_r+0x2a8>
 801dec2:	ee07 3a90 	vmov	s15, r3
 801dec6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801deca:	eeb0 7b46 	vmov.f64	d7, d6
 801dece:	eea4 7b05 	vfma.f64	d7, d4, d5
 801ded2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801ded6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801deda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dede:	ee16 8a90 	vmov	r8, s13
 801dee2:	d508      	bpl.n	801def6 <_dtoa_r+0x146>
 801dee4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801dee8:	eeb4 6b47 	vcmp.f64	d6, d7
 801deec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801def0:	bf18      	it	ne
 801def2:	f108 38ff 	addne.w	r8, r8, #4294967295
 801def6:	f1b8 0f16 	cmp.w	r8, #22
 801defa:	d82b      	bhi.n	801df54 <_dtoa_r+0x1a4>
 801defc:	495e      	ldr	r1, [pc, #376]	@ (801e078 <_dtoa_r+0x2c8>)
 801defe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801df02:	ed91 7b00 	vldr	d7, [r1]
 801df06:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801df0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df0e:	d501      	bpl.n	801df14 <_dtoa_r+0x164>
 801df10:	f108 38ff 	add.w	r8, r8, #4294967295
 801df14:	2100      	movs	r1, #0
 801df16:	e01e      	b.n	801df56 <_dtoa_r+0x1a6>
 801df18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801df1a:	4413      	add	r3, r2
 801df1c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801df20:	2920      	cmp	r1, #32
 801df22:	bfc1      	itttt	gt
 801df24:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801df28:	408e      	lslgt	r6, r1
 801df2a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801df2e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801df32:	bfd6      	itet	le
 801df34:	f1c1 0120 	rsble	r1, r1, #32
 801df38:	4331      	orrgt	r1, r6
 801df3a:	fa04 f101 	lslle.w	r1, r4, r1
 801df3e:	ee07 1a90 	vmov	s15, r1
 801df42:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801df46:	3b01      	subs	r3, #1
 801df48:	ee17 1a90 	vmov	r1, s15
 801df4c:	2501      	movs	r5, #1
 801df4e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801df52:	e7a8      	b.n	801dea6 <_dtoa_r+0xf6>
 801df54:	2101      	movs	r1, #1
 801df56:	1ad2      	subs	r2, r2, r3
 801df58:	1e53      	subs	r3, r2, #1
 801df5a:	9306      	str	r3, [sp, #24]
 801df5c:	bf45      	ittet	mi
 801df5e:	f1c2 0301 	rsbmi	r3, r2, #1
 801df62:	9305      	strmi	r3, [sp, #20]
 801df64:	2300      	movpl	r3, #0
 801df66:	2300      	movmi	r3, #0
 801df68:	bf4c      	ite	mi
 801df6a:	9306      	strmi	r3, [sp, #24]
 801df6c:	9305      	strpl	r3, [sp, #20]
 801df6e:	f1b8 0f00 	cmp.w	r8, #0
 801df72:	910c      	str	r1, [sp, #48]	@ 0x30
 801df74:	db18      	blt.n	801dfa8 <_dtoa_r+0x1f8>
 801df76:	9b06      	ldr	r3, [sp, #24]
 801df78:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801df7c:	4443      	add	r3, r8
 801df7e:	9306      	str	r3, [sp, #24]
 801df80:	2300      	movs	r3, #0
 801df82:	9a07      	ldr	r2, [sp, #28]
 801df84:	2a09      	cmp	r2, #9
 801df86:	d849      	bhi.n	801e01c <_dtoa_r+0x26c>
 801df88:	2a05      	cmp	r2, #5
 801df8a:	bfc4      	itt	gt
 801df8c:	3a04      	subgt	r2, #4
 801df8e:	9207      	strgt	r2, [sp, #28]
 801df90:	9a07      	ldr	r2, [sp, #28]
 801df92:	f1a2 0202 	sub.w	r2, r2, #2
 801df96:	bfcc      	ite	gt
 801df98:	2400      	movgt	r4, #0
 801df9a:	2401      	movle	r4, #1
 801df9c:	2a03      	cmp	r2, #3
 801df9e:	d848      	bhi.n	801e032 <_dtoa_r+0x282>
 801dfa0:	e8df f002 	tbb	[pc, r2]
 801dfa4:	3a2c2e0b 	.word	0x3a2c2e0b
 801dfa8:	9b05      	ldr	r3, [sp, #20]
 801dfaa:	2200      	movs	r2, #0
 801dfac:	eba3 0308 	sub.w	r3, r3, r8
 801dfb0:	9305      	str	r3, [sp, #20]
 801dfb2:	920a      	str	r2, [sp, #40]	@ 0x28
 801dfb4:	f1c8 0300 	rsb	r3, r8, #0
 801dfb8:	e7e3      	b.n	801df82 <_dtoa_r+0x1d2>
 801dfba:	2200      	movs	r2, #0
 801dfbc:	9208      	str	r2, [sp, #32]
 801dfbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801dfc0:	2a00      	cmp	r2, #0
 801dfc2:	dc39      	bgt.n	801e038 <_dtoa_r+0x288>
 801dfc4:	f04f 0b01 	mov.w	fp, #1
 801dfc8:	46da      	mov	sl, fp
 801dfca:	465a      	mov	r2, fp
 801dfcc:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801dfd0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801dfd4:	2100      	movs	r1, #0
 801dfd6:	2004      	movs	r0, #4
 801dfd8:	f100 0614 	add.w	r6, r0, #20
 801dfdc:	4296      	cmp	r6, r2
 801dfde:	d930      	bls.n	801e042 <_dtoa_r+0x292>
 801dfe0:	6079      	str	r1, [r7, #4]
 801dfe2:	4648      	mov	r0, r9
 801dfe4:	9304      	str	r3, [sp, #16]
 801dfe6:	f000 fd39 	bl	801ea5c <_Balloc>
 801dfea:	9b04      	ldr	r3, [sp, #16]
 801dfec:	4607      	mov	r7, r0
 801dfee:	2800      	cmp	r0, #0
 801dff0:	d146      	bne.n	801e080 <_dtoa_r+0x2d0>
 801dff2:	4b22      	ldr	r3, [pc, #136]	@ (801e07c <_dtoa_r+0x2cc>)
 801dff4:	4602      	mov	r2, r0
 801dff6:	f240 11af 	movw	r1, #431	@ 0x1af
 801dffa:	e6f2      	b.n	801dde2 <_dtoa_r+0x32>
 801dffc:	2201      	movs	r2, #1
 801dffe:	e7dd      	b.n	801dfbc <_dtoa_r+0x20c>
 801e000:	2200      	movs	r2, #0
 801e002:	9208      	str	r2, [sp, #32]
 801e004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e006:	eb08 0b02 	add.w	fp, r8, r2
 801e00a:	f10b 0a01 	add.w	sl, fp, #1
 801e00e:	4652      	mov	r2, sl
 801e010:	2a01      	cmp	r2, #1
 801e012:	bfb8      	it	lt
 801e014:	2201      	movlt	r2, #1
 801e016:	e7db      	b.n	801dfd0 <_dtoa_r+0x220>
 801e018:	2201      	movs	r2, #1
 801e01a:	e7f2      	b.n	801e002 <_dtoa_r+0x252>
 801e01c:	2401      	movs	r4, #1
 801e01e:	2200      	movs	r2, #0
 801e020:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801e024:	f04f 3bff 	mov.w	fp, #4294967295
 801e028:	2100      	movs	r1, #0
 801e02a:	46da      	mov	sl, fp
 801e02c:	2212      	movs	r2, #18
 801e02e:	9109      	str	r1, [sp, #36]	@ 0x24
 801e030:	e7ce      	b.n	801dfd0 <_dtoa_r+0x220>
 801e032:	2201      	movs	r2, #1
 801e034:	9208      	str	r2, [sp, #32]
 801e036:	e7f5      	b.n	801e024 <_dtoa_r+0x274>
 801e038:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801e03c:	46da      	mov	sl, fp
 801e03e:	465a      	mov	r2, fp
 801e040:	e7c6      	b.n	801dfd0 <_dtoa_r+0x220>
 801e042:	3101      	adds	r1, #1
 801e044:	0040      	lsls	r0, r0, #1
 801e046:	e7c7      	b.n	801dfd8 <_dtoa_r+0x228>
 801e048:	636f4361 	.word	0x636f4361
 801e04c:	3fd287a7 	.word	0x3fd287a7
 801e050:	8b60c8b3 	.word	0x8b60c8b3
 801e054:	3fc68a28 	.word	0x3fc68a28
 801e058:	509f79fb 	.word	0x509f79fb
 801e05c:	3fd34413 	.word	0x3fd34413
 801e060:	08022a46 	.word	0x08022a46
 801e064:	08022c33 	.word	0x08022c33
 801e068:	7ff00000 	.word	0x7ff00000
 801e06c:	08022c2f 	.word	0x08022c2f
 801e070:	08022bc7 	.word	0x08022bc7
 801e074:	08022bc6 	.word	0x08022bc6
 801e078:	08022d30 	.word	0x08022d30
 801e07c:	08022c8b 	.word	0x08022c8b
 801e080:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801e084:	f1ba 0f0e 	cmp.w	sl, #14
 801e088:	6010      	str	r0, [r2, #0]
 801e08a:	d86f      	bhi.n	801e16c <_dtoa_r+0x3bc>
 801e08c:	2c00      	cmp	r4, #0
 801e08e:	d06d      	beq.n	801e16c <_dtoa_r+0x3bc>
 801e090:	f1b8 0f00 	cmp.w	r8, #0
 801e094:	f340 80c2 	ble.w	801e21c <_dtoa_r+0x46c>
 801e098:	4aca      	ldr	r2, [pc, #808]	@ (801e3c4 <_dtoa_r+0x614>)
 801e09a:	f008 010f 	and.w	r1, r8, #15
 801e09e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801e0a2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801e0a6:	ed92 7b00 	vldr	d7, [r2]
 801e0aa:	ea4f 1128 	mov.w	r1, r8, asr #4
 801e0ae:	f000 80a9 	beq.w	801e204 <_dtoa_r+0x454>
 801e0b2:	4ac5      	ldr	r2, [pc, #788]	@ (801e3c8 <_dtoa_r+0x618>)
 801e0b4:	ed92 6b08 	vldr	d6, [r2, #32]
 801e0b8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801e0bc:	ed8d 6b02 	vstr	d6, [sp, #8]
 801e0c0:	f001 010f 	and.w	r1, r1, #15
 801e0c4:	2203      	movs	r2, #3
 801e0c6:	48c0      	ldr	r0, [pc, #768]	@ (801e3c8 <_dtoa_r+0x618>)
 801e0c8:	2900      	cmp	r1, #0
 801e0ca:	f040 809d 	bne.w	801e208 <_dtoa_r+0x458>
 801e0ce:	ed9d 6b02 	vldr	d6, [sp, #8]
 801e0d2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801e0d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e0da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801e0dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e0e0:	2900      	cmp	r1, #0
 801e0e2:	f000 80c1 	beq.w	801e268 <_dtoa_r+0x4b8>
 801e0e6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801e0ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801e0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0f2:	f140 80b9 	bpl.w	801e268 <_dtoa_r+0x4b8>
 801e0f6:	f1ba 0f00 	cmp.w	sl, #0
 801e0fa:	f000 80b5 	beq.w	801e268 <_dtoa_r+0x4b8>
 801e0fe:	f1bb 0f00 	cmp.w	fp, #0
 801e102:	dd31      	ble.n	801e168 <_dtoa_r+0x3b8>
 801e104:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801e108:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e10c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e110:	f108 31ff 	add.w	r1, r8, #4294967295
 801e114:	9104      	str	r1, [sp, #16]
 801e116:	3201      	adds	r2, #1
 801e118:	465c      	mov	r4, fp
 801e11a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801e11e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801e122:	ee07 2a90 	vmov	s15, r2
 801e126:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801e12a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801e12e:	ee15 2a90 	vmov	r2, s11
 801e132:	ec51 0b15 	vmov	r0, r1, d5
 801e136:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801e13a:	2c00      	cmp	r4, #0
 801e13c:	f040 8098 	bne.w	801e270 <_dtoa_r+0x4c0>
 801e140:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801e144:	ee36 6b47 	vsub.f64	d6, d6, d7
 801e148:	ec41 0b17 	vmov	d7, r0, r1
 801e14c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e154:	f300 8261 	bgt.w	801e61a <_dtoa_r+0x86a>
 801e158:	eeb1 7b47 	vneg.f64	d7, d7
 801e15c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e164:	f100 80f5 	bmi.w	801e352 <_dtoa_r+0x5a2>
 801e168:	ed8d 8b02 	vstr	d8, [sp, #8]
 801e16c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801e16e:	2a00      	cmp	r2, #0
 801e170:	f2c0 812c 	blt.w	801e3cc <_dtoa_r+0x61c>
 801e174:	f1b8 0f0e 	cmp.w	r8, #14
 801e178:	f300 8128 	bgt.w	801e3cc <_dtoa_r+0x61c>
 801e17c:	4b91      	ldr	r3, [pc, #580]	@ (801e3c4 <_dtoa_r+0x614>)
 801e17e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801e182:	ed93 6b00 	vldr	d6, [r3]
 801e186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e188:	2b00      	cmp	r3, #0
 801e18a:	da03      	bge.n	801e194 <_dtoa_r+0x3e4>
 801e18c:	f1ba 0f00 	cmp.w	sl, #0
 801e190:	f340 80d2 	ble.w	801e338 <_dtoa_r+0x588>
 801e194:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801e198:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e19c:	463e      	mov	r6, r7
 801e19e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801e1a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801e1a6:	ee15 3a10 	vmov	r3, s10
 801e1aa:	3330      	adds	r3, #48	@ 0x30
 801e1ac:	f806 3b01 	strb.w	r3, [r6], #1
 801e1b0:	1bf3      	subs	r3, r6, r7
 801e1b2:	459a      	cmp	sl, r3
 801e1b4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801e1b8:	eea3 7b46 	vfms.f64	d7, d3, d6
 801e1bc:	f040 80f8 	bne.w	801e3b0 <_dtoa_r+0x600>
 801e1c0:	ee37 7b07 	vadd.f64	d7, d7, d7
 801e1c4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801e1c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1cc:	f300 80dd 	bgt.w	801e38a <_dtoa_r+0x5da>
 801e1d0:	eeb4 7b46 	vcmp.f64	d7, d6
 801e1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1d8:	d104      	bne.n	801e1e4 <_dtoa_r+0x434>
 801e1da:	ee15 3a10 	vmov	r3, s10
 801e1de:	07db      	lsls	r3, r3, #31
 801e1e0:	f100 80d3 	bmi.w	801e38a <_dtoa_r+0x5da>
 801e1e4:	9901      	ldr	r1, [sp, #4]
 801e1e6:	4648      	mov	r0, r9
 801e1e8:	f000 fc78 	bl	801eadc <_Bfree>
 801e1ec:	2300      	movs	r3, #0
 801e1ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e1f0:	7033      	strb	r3, [r6, #0]
 801e1f2:	f108 0301 	add.w	r3, r8, #1
 801e1f6:	6013      	str	r3, [r2, #0]
 801e1f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e1fa:	2b00      	cmp	r3, #0
 801e1fc:	f000 8304 	beq.w	801e808 <_dtoa_r+0xa58>
 801e200:	601e      	str	r6, [r3, #0]
 801e202:	e301      	b.n	801e808 <_dtoa_r+0xa58>
 801e204:	2202      	movs	r2, #2
 801e206:	e75e      	b.n	801e0c6 <_dtoa_r+0x316>
 801e208:	07cc      	lsls	r4, r1, #31
 801e20a:	d504      	bpl.n	801e216 <_dtoa_r+0x466>
 801e20c:	ed90 6b00 	vldr	d6, [r0]
 801e210:	3201      	adds	r2, #1
 801e212:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e216:	1049      	asrs	r1, r1, #1
 801e218:	3008      	adds	r0, #8
 801e21a:	e755      	b.n	801e0c8 <_dtoa_r+0x318>
 801e21c:	d022      	beq.n	801e264 <_dtoa_r+0x4b4>
 801e21e:	f1c8 0100 	rsb	r1, r8, #0
 801e222:	4a68      	ldr	r2, [pc, #416]	@ (801e3c4 <_dtoa_r+0x614>)
 801e224:	f001 000f 	and.w	r0, r1, #15
 801e228:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801e22c:	ed92 7b00 	vldr	d7, [r2]
 801e230:	ee28 7b07 	vmul.f64	d7, d8, d7
 801e234:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e238:	4863      	ldr	r0, [pc, #396]	@ (801e3c8 <_dtoa_r+0x618>)
 801e23a:	1109      	asrs	r1, r1, #4
 801e23c:	2400      	movs	r4, #0
 801e23e:	2202      	movs	r2, #2
 801e240:	b929      	cbnz	r1, 801e24e <_dtoa_r+0x49e>
 801e242:	2c00      	cmp	r4, #0
 801e244:	f43f af49 	beq.w	801e0da <_dtoa_r+0x32a>
 801e248:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e24c:	e745      	b.n	801e0da <_dtoa_r+0x32a>
 801e24e:	07ce      	lsls	r6, r1, #31
 801e250:	d505      	bpl.n	801e25e <_dtoa_r+0x4ae>
 801e252:	ed90 6b00 	vldr	d6, [r0]
 801e256:	3201      	adds	r2, #1
 801e258:	2401      	movs	r4, #1
 801e25a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e25e:	1049      	asrs	r1, r1, #1
 801e260:	3008      	adds	r0, #8
 801e262:	e7ed      	b.n	801e240 <_dtoa_r+0x490>
 801e264:	2202      	movs	r2, #2
 801e266:	e738      	b.n	801e0da <_dtoa_r+0x32a>
 801e268:	f8cd 8010 	str.w	r8, [sp, #16]
 801e26c:	4654      	mov	r4, sl
 801e26e:	e754      	b.n	801e11a <_dtoa_r+0x36a>
 801e270:	4a54      	ldr	r2, [pc, #336]	@ (801e3c4 <_dtoa_r+0x614>)
 801e272:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801e276:	ed12 4b02 	vldr	d4, [r2, #-8]
 801e27a:	9a08      	ldr	r2, [sp, #32]
 801e27c:	ec41 0b17 	vmov	d7, r0, r1
 801e280:	443c      	add	r4, r7
 801e282:	b34a      	cbz	r2, 801e2d8 <_dtoa_r+0x528>
 801e284:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801e288:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801e28c:	463e      	mov	r6, r7
 801e28e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801e292:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801e296:	ee35 7b47 	vsub.f64	d7, d5, d7
 801e29a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801e29e:	ee14 2a90 	vmov	r2, s9
 801e2a2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801e2a6:	3230      	adds	r2, #48	@ 0x30
 801e2a8:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e2ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e2b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e2b4:	f806 2b01 	strb.w	r2, [r6], #1
 801e2b8:	d438      	bmi.n	801e32c <_dtoa_r+0x57c>
 801e2ba:	ee32 5b46 	vsub.f64	d5, d2, d6
 801e2be:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801e2c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e2c6:	d462      	bmi.n	801e38e <_dtoa_r+0x5de>
 801e2c8:	42a6      	cmp	r6, r4
 801e2ca:	f43f af4d 	beq.w	801e168 <_dtoa_r+0x3b8>
 801e2ce:	ee27 7b03 	vmul.f64	d7, d7, d3
 801e2d2:	ee26 6b03 	vmul.f64	d6, d6, d3
 801e2d6:	e7e0      	b.n	801e29a <_dtoa_r+0x4ea>
 801e2d8:	4621      	mov	r1, r4
 801e2da:	463e      	mov	r6, r7
 801e2dc:	ee27 7b04 	vmul.f64	d7, d7, d4
 801e2e0:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801e2e4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801e2e8:	ee14 2a90 	vmov	r2, s9
 801e2ec:	3230      	adds	r2, #48	@ 0x30
 801e2ee:	f806 2b01 	strb.w	r2, [r6], #1
 801e2f2:	42a6      	cmp	r6, r4
 801e2f4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801e2f8:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e2fc:	d119      	bne.n	801e332 <_dtoa_r+0x582>
 801e2fe:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801e302:	ee37 4b05 	vadd.f64	d4, d7, d5
 801e306:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801e30a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e30e:	dc3e      	bgt.n	801e38e <_dtoa_r+0x5de>
 801e310:	ee35 5b47 	vsub.f64	d5, d5, d7
 801e314:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801e318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e31c:	f57f af24 	bpl.w	801e168 <_dtoa_r+0x3b8>
 801e320:	460e      	mov	r6, r1
 801e322:	3901      	subs	r1, #1
 801e324:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801e328:	2b30      	cmp	r3, #48	@ 0x30
 801e32a:	d0f9      	beq.n	801e320 <_dtoa_r+0x570>
 801e32c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801e330:	e758      	b.n	801e1e4 <_dtoa_r+0x434>
 801e332:	ee26 6b03 	vmul.f64	d6, d6, d3
 801e336:	e7d5      	b.n	801e2e4 <_dtoa_r+0x534>
 801e338:	d10b      	bne.n	801e352 <_dtoa_r+0x5a2>
 801e33a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801e33e:	ee26 6b07 	vmul.f64	d6, d6, d7
 801e342:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e346:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e34e:	f2c0 8161 	blt.w	801e614 <_dtoa_r+0x864>
 801e352:	2400      	movs	r4, #0
 801e354:	4625      	mov	r5, r4
 801e356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e358:	43db      	mvns	r3, r3
 801e35a:	9304      	str	r3, [sp, #16]
 801e35c:	463e      	mov	r6, r7
 801e35e:	f04f 0800 	mov.w	r8, #0
 801e362:	4621      	mov	r1, r4
 801e364:	4648      	mov	r0, r9
 801e366:	f000 fbb9 	bl	801eadc <_Bfree>
 801e36a:	2d00      	cmp	r5, #0
 801e36c:	d0de      	beq.n	801e32c <_dtoa_r+0x57c>
 801e36e:	f1b8 0f00 	cmp.w	r8, #0
 801e372:	d005      	beq.n	801e380 <_dtoa_r+0x5d0>
 801e374:	45a8      	cmp	r8, r5
 801e376:	d003      	beq.n	801e380 <_dtoa_r+0x5d0>
 801e378:	4641      	mov	r1, r8
 801e37a:	4648      	mov	r0, r9
 801e37c:	f000 fbae 	bl	801eadc <_Bfree>
 801e380:	4629      	mov	r1, r5
 801e382:	4648      	mov	r0, r9
 801e384:	f000 fbaa 	bl	801eadc <_Bfree>
 801e388:	e7d0      	b.n	801e32c <_dtoa_r+0x57c>
 801e38a:	f8cd 8010 	str.w	r8, [sp, #16]
 801e38e:	4633      	mov	r3, r6
 801e390:	461e      	mov	r6, r3
 801e392:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e396:	2a39      	cmp	r2, #57	@ 0x39
 801e398:	d106      	bne.n	801e3a8 <_dtoa_r+0x5f8>
 801e39a:	429f      	cmp	r7, r3
 801e39c:	d1f8      	bne.n	801e390 <_dtoa_r+0x5e0>
 801e39e:	9a04      	ldr	r2, [sp, #16]
 801e3a0:	3201      	adds	r2, #1
 801e3a2:	9204      	str	r2, [sp, #16]
 801e3a4:	2230      	movs	r2, #48	@ 0x30
 801e3a6:	703a      	strb	r2, [r7, #0]
 801e3a8:	781a      	ldrb	r2, [r3, #0]
 801e3aa:	3201      	adds	r2, #1
 801e3ac:	701a      	strb	r2, [r3, #0]
 801e3ae:	e7bd      	b.n	801e32c <_dtoa_r+0x57c>
 801e3b0:	ee27 7b04 	vmul.f64	d7, d7, d4
 801e3b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e3b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3bc:	f47f aeef 	bne.w	801e19e <_dtoa_r+0x3ee>
 801e3c0:	e710      	b.n	801e1e4 <_dtoa_r+0x434>
 801e3c2:	bf00      	nop
 801e3c4:	08022d30 	.word	0x08022d30
 801e3c8:	08022d08 	.word	0x08022d08
 801e3cc:	9908      	ldr	r1, [sp, #32]
 801e3ce:	2900      	cmp	r1, #0
 801e3d0:	f000 80e3 	beq.w	801e59a <_dtoa_r+0x7ea>
 801e3d4:	9907      	ldr	r1, [sp, #28]
 801e3d6:	2901      	cmp	r1, #1
 801e3d8:	f300 80c8 	bgt.w	801e56c <_dtoa_r+0x7bc>
 801e3dc:	2d00      	cmp	r5, #0
 801e3de:	f000 80c1 	beq.w	801e564 <_dtoa_r+0x7b4>
 801e3e2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801e3e6:	9e05      	ldr	r6, [sp, #20]
 801e3e8:	461c      	mov	r4, r3
 801e3ea:	9304      	str	r3, [sp, #16]
 801e3ec:	9b05      	ldr	r3, [sp, #20]
 801e3ee:	4413      	add	r3, r2
 801e3f0:	9305      	str	r3, [sp, #20]
 801e3f2:	9b06      	ldr	r3, [sp, #24]
 801e3f4:	2101      	movs	r1, #1
 801e3f6:	4413      	add	r3, r2
 801e3f8:	4648      	mov	r0, r9
 801e3fa:	9306      	str	r3, [sp, #24]
 801e3fc:	f000 fc22 	bl	801ec44 <__i2b>
 801e400:	9b04      	ldr	r3, [sp, #16]
 801e402:	4605      	mov	r5, r0
 801e404:	b166      	cbz	r6, 801e420 <_dtoa_r+0x670>
 801e406:	9a06      	ldr	r2, [sp, #24]
 801e408:	2a00      	cmp	r2, #0
 801e40a:	dd09      	ble.n	801e420 <_dtoa_r+0x670>
 801e40c:	42b2      	cmp	r2, r6
 801e40e:	9905      	ldr	r1, [sp, #20]
 801e410:	bfa8      	it	ge
 801e412:	4632      	movge	r2, r6
 801e414:	1a89      	subs	r1, r1, r2
 801e416:	9105      	str	r1, [sp, #20]
 801e418:	9906      	ldr	r1, [sp, #24]
 801e41a:	1ab6      	subs	r6, r6, r2
 801e41c:	1a8a      	subs	r2, r1, r2
 801e41e:	9206      	str	r2, [sp, #24]
 801e420:	b1fb      	cbz	r3, 801e462 <_dtoa_r+0x6b2>
 801e422:	9a08      	ldr	r2, [sp, #32]
 801e424:	2a00      	cmp	r2, #0
 801e426:	f000 80bc 	beq.w	801e5a2 <_dtoa_r+0x7f2>
 801e42a:	b19c      	cbz	r4, 801e454 <_dtoa_r+0x6a4>
 801e42c:	4629      	mov	r1, r5
 801e42e:	4622      	mov	r2, r4
 801e430:	4648      	mov	r0, r9
 801e432:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e434:	f000 fcc6 	bl	801edc4 <__pow5mult>
 801e438:	9a01      	ldr	r2, [sp, #4]
 801e43a:	4601      	mov	r1, r0
 801e43c:	4605      	mov	r5, r0
 801e43e:	4648      	mov	r0, r9
 801e440:	f000 fc16 	bl	801ec70 <__multiply>
 801e444:	9901      	ldr	r1, [sp, #4]
 801e446:	9004      	str	r0, [sp, #16]
 801e448:	4648      	mov	r0, r9
 801e44a:	f000 fb47 	bl	801eadc <_Bfree>
 801e44e:	9a04      	ldr	r2, [sp, #16]
 801e450:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e452:	9201      	str	r2, [sp, #4]
 801e454:	1b1a      	subs	r2, r3, r4
 801e456:	d004      	beq.n	801e462 <_dtoa_r+0x6b2>
 801e458:	9901      	ldr	r1, [sp, #4]
 801e45a:	4648      	mov	r0, r9
 801e45c:	f000 fcb2 	bl	801edc4 <__pow5mult>
 801e460:	9001      	str	r0, [sp, #4]
 801e462:	2101      	movs	r1, #1
 801e464:	4648      	mov	r0, r9
 801e466:	f000 fbed 	bl	801ec44 <__i2b>
 801e46a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e46c:	4604      	mov	r4, r0
 801e46e:	2b00      	cmp	r3, #0
 801e470:	f000 81d0 	beq.w	801e814 <_dtoa_r+0xa64>
 801e474:	461a      	mov	r2, r3
 801e476:	4601      	mov	r1, r0
 801e478:	4648      	mov	r0, r9
 801e47a:	f000 fca3 	bl	801edc4 <__pow5mult>
 801e47e:	9b07      	ldr	r3, [sp, #28]
 801e480:	2b01      	cmp	r3, #1
 801e482:	4604      	mov	r4, r0
 801e484:	f300 8095 	bgt.w	801e5b2 <_dtoa_r+0x802>
 801e488:	9b02      	ldr	r3, [sp, #8]
 801e48a:	2b00      	cmp	r3, #0
 801e48c:	f040 808b 	bne.w	801e5a6 <_dtoa_r+0x7f6>
 801e490:	9b03      	ldr	r3, [sp, #12]
 801e492:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801e496:	2a00      	cmp	r2, #0
 801e498:	f040 8087 	bne.w	801e5aa <_dtoa_r+0x7fa>
 801e49c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801e4a0:	0d12      	lsrs	r2, r2, #20
 801e4a2:	0512      	lsls	r2, r2, #20
 801e4a4:	2a00      	cmp	r2, #0
 801e4a6:	f000 8082 	beq.w	801e5ae <_dtoa_r+0x7fe>
 801e4aa:	9b05      	ldr	r3, [sp, #20]
 801e4ac:	3301      	adds	r3, #1
 801e4ae:	9305      	str	r3, [sp, #20]
 801e4b0:	9b06      	ldr	r3, [sp, #24]
 801e4b2:	3301      	adds	r3, #1
 801e4b4:	9306      	str	r3, [sp, #24]
 801e4b6:	2301      	movs	r3, #1
 801e4b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e4ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e4bc:	2b00      	cmp	r3, #0
 801e4be:	f000 81af 	beq.w	801e820 <_dtoa_r+0xa70>
 801e4c2:	6922      	ldr	r2, [r4, #16]
 801e4c4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801e4c8:	6910      	ldr	r0, [r2, #16]
 801e4ca:	f000 fb6f 	bl	801ebac <__hi0bits>
 801e4ce:	f1c0 0020 	rsb	r0, r0, #32
 801e4d2:	9b06      	ldr	r3, [sp, #24]
 801e4d4:	4418      	add	r0, r3
 801e4d6:	f010 001f 	ands.w	r0, r0, #31
 801e4da:	d076      	beq.n	801e5ca <_dtoa_r+0x81a>
 801e4dc:	f1c0 0220 	rsb	r2, r0, #32
 801e4e0:	2a04      	cmp	r2, #4
 801e4e2:	dd69      	ble.n	801e5b8 <_dtoa_r+0x808>
 801e4e4:	9b05      	ldr	r3, [sp, #20]
 801e4e6:	f1c0 001c 	rsb	r0, r0, #28
 801e4ea:	4403      	add	r3, r0
 801e4ec:	9305      	str	r3, [sp, #20]
 801e4ee:	9b06      	ldr	r3, [sp, #24]
 801e4f0:	4406      	add	r6, r0
 801e4f2:	4403      	add	r3, r0
 801e4f4:	9306      	str	r3, [sp, #24]
 801e4f6:	9b05      	ldr	r3, [sp, #20]
 801e4f8:	2b00      	cmp	r3, #0
 801e4fa:	dd05      	ble.n	801e508 <_dtoa_r+0x758>
 801e4fc:	9901      	ldr	r1, [sp, #4]
 801e4fe:	461a      	mov	r2, r3
 801e500:	4648      	mov	r0, r9
 801e502:	f000 fcb9 	bl	801ee78 <__lshift>
 801e506:	9001      	str	r0, [sp, #4]
 801e508:	9b06      	ldr	r3, [sp, #24]
 801e50a:	2b00      	cmp	r3, #0
 801e50c:	dd05      	ble.n	801e51a <_dtoa_r+0x76a>
 801e50e:	4621      	mov	r1, r4
 801e510:	461a      	mov	r2, r3
 801e512:	4648      	mov	r0, r9
 801e514:	f000 fcb0 	bl	801ee78 <__lshift>
 801e518:	4604      	mov	r4, r0
 801e51a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801e51c:	2b00      	cmp	r3, #0
 801e51e:	d056      	beq.n	801e5ce <_dtoa_r+0x81e>
 801e520:	9801      	ldr	r0, [sp, #4]
 801e522:	4621      	mov	r1, r4
 801e524:	f000 fd14 	bl	801ef50 <__mcmp>
 801e528:	2800      	cmp	r0, #0
 801e52a:	da50      	bge.n	801e5ce <_dtoa_r+0x81e>
 801e52c:	f108 33ff 	add.w	r3, r8, #4294967295
 801e530:	9304      	str	r3, [sp, #16]
 801e532:	9901      	ldr	r1, [sp, #4]
 801e534:	2300      	movs	r3, #0
 801e536:	220a      	movs	r2, #10
 801e538:	4648      	mov	r0, r9
 801e53a:	f000 faf1 	bl	801eb20 <__multadd>
 801e53e:	9b08      	ldr	r3, [sp, #32]
 801e540:	9001      	str	r0, [sp, #4]
 801e542:	2b00      	cmp	r3, #0
 801e544:	f000 816e 	beq.w	801e824 <_dtoa_r+0xa74>
 801e548:	4629      	mov	r1, r5
 801e54a:	2300      	movs	r3, #0
 801e54c:	220a      	movs	r2, #10
 801e54e:	4648      	mov	r0, r9
 801e550:	f000 fae6 	bl	801eb20 <__multadd>
 801e554:	f1bb 0f00 	cmp.w	fp, #0
 801e558:	4605      	mov	r5, r0
 801e55a:	dc64      	bgt.n	801e626 <_dtoa_r+0x876>
 801e55c:	9b07      	ldr	r3, [sp, #28]
 801e55e:	2b02      	cmp	r3, #2
 801e560:	dc3e      	bgt.n	801e5e0 <_dtoa_r+0x830>
 801e562:	e060      	b.n	801e626 <_dtoa_r+0x876>
 801e564:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e566:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801e56a:	e73c      	b.n	801e3e6 <_dtoa_r+0x636>
 801e56c:	f10a 34ff 	add.w	r4, sl, #4294967295
 801e570:	42a3      	cmp	r3, r4
 801e572:	bfbf      	itttt	lt
 801e574:	1ae2      	sublt	r2, r4, r3
 801e576:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801e578:	189b      	addlt	r3, r3, r2
 801e57a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801e57c:	bfae      	itee	ge
 801e57e:	1b1c      	subge	r4, r3, r4
 801e580:	4623      	movlt	r3, r4
 801e582:	2400      	movlt	r4, #0
 801e584:	f1ba 0f00 	cmp.w	sl, #0
 801e588:	bfb5      	itete	lt
 801e58a:	9a05      	ldrlt	r2, [sp, #20]
 801e58c:	9e05      	ldrge	r6, [sp, #20]
 801e58e:	eba2 060a 	sublt.w	r6, r2, sl
 801e592:	4652      	movge	r2, sl
 801e594:	bfb8      	it	lt
 801e596:	2200      	movlt	r2, #0
 801e598:	e727      	b.n	801e3ea <_dtoa_r+0x63a>
 801e59a:	9e05      	ldr	r6, [sp, #20]
 801e59c:	9d08      	ldr	r5, [sp, #32]
 801e59e:	461c      	mov	r4, r3
 801e5a0:	e730      	b.n	801e404 <_dtoa_r+0x654>
 801e5a2:	461a      	mov	r2, r3
 801e5a4:	e758      	b.n	801e458 <_dtoa_r+0x6a8>
 801e5a6:	2300      	movs	r3, #0
 801e5a8:	e786      	b.n	801e4b8 <_dtoa_r+0x708>
 801e5aa:	9b02      	ldr	r3, [sp, #8]
 801e5ac:	e784      	b.n	801e4b8 <_dtoa_r+0x708>
 801e5ae:	920b      	str	r2, [sp, #44]	@ 0x2c
 801e5b0:	e783      	b.n	801e4ba <_dtoa_r+0x70a>
 801e5b2:	2300      	movs	r3, #0
 801e5b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e5b6:	e784      	b.n	801e4c2 <_dtoa_r+0x712>
 801e5b8:	d09d      	beq.n	801e4f6 <_dtoa_r+0x746>
 801e5ba:	9b05      	ldr	r3, [sp, #20]
 801e5bc:	321c      	adds	r2, #28
 801e5be:	4413      	add	r3, r2
 801e5c0:	9305      	str	r3, [sp, #20]
 801e5c2:	9b06      	ldr	r3, [sp, #24]
 801e5c4:	4416      	add	r6, r2
 801e5c6:	4413      	add	r3, r2
 801e5c8:	e794      	b.n	801e4f4 <_dtoa_r+0x744>
 801e5ca:	4602      	mov	r2, r0
 801e5cc:	e7f5      	b.n	801e5ba <_dtoa_r+0x80a>
 801e5ce:	f1ba 0f00 	cmp.w	sl, #0
 801e5d2:	f8cd 8010 	str.w	r8, [sp, #16]
 801e5d6:	46d3      	mov	fp, sl
 801e5d8:	dc21      	bgt.n	801e61e <_dtoa_r+0x86e>
 801e5da:	9b07      	ldr	r3, [sp, #28]
 801e5dc:	2b02      	cmp	r3, #2
 801e5de:	dd1e      	ble.n	801e61e <_dtoa_r+0x86e>
 801e5e0:	f1bb 0f00 	cmp.w	fp, #0
 801e5e4:	f47f aeb7 	bne.w	801e356 <_dtoa_r+0x5a6>
 801e5e8:	4621      	mov	r1, r4
 801e5ea:	465b      	mov	r3, fp
 801e5ec:	2205      	movs	r2, #5
 801e5ee:	4648      	mov	r0, r9
 801e5f0:	f000 fa96 	bl	801eb20 <__multadd>
 801e5f4:	4601      	mov	r1, r0
 801e5f6:	4604      	mov	r4, r0
 801e5f8:	9801      	ldr	r0, [sp, #4]
 801e5fa:	f000 fca9 	bl	801ef50 <__mcmp>
 801e5fe:	2800      	cmp	r0, #0
 801e600:	f77f aea9 	ble.w	801e356 <_dtoa_r+0x5a6>
 801e604:	463e      	mov	r6, r7
 801e606:	2331      	movs	r3, #49	@ 0x31
 801e608:	f806 3b01 	strb.w	r3, [r6], #1
 801e60c:	9b04      	ldr	r3, [sp, #16]
 801e60e:	3301      	adds	r3, #1
 801e610:	9304      	str	r3, [sp, #16]
 801e612:	e6a4      	b.n	801e35e <_dtoa_r+0x5ae>
 801e614:	f8cd 8010 	str.w	r8, [sp, #16]
 801e618:	4654      	mov	r4, sl
 801e61a:	4625      	mov	r5, r4
 801e61c:	e7f2      	b.n	801e604 <_dtoa_r+0x854>
 801e61e:	9b08      	ldr	r3, [sp, #32]
 801e620:	2b00      	cmp	r3, #0
 801e622:	f000 8103 	beq.w	801e82c <_dtoa_r+0xa7c>
 801e626:	2e00      	cmp	r6, #0
 801e628:	dd05      	ble.n	801e636 <_dtoa_r+0x886>
 801e62a:	4629      	mov	r1, r5
 801e62c:	4632      	mov	r2, r6
 801e62e:	4648      	mov	r0, r9
 801e630:	f000 fc22 	bl	801ee78 <__lshift>
 801e634:	4605      	mov	r5, r0
 801e636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e638:	2b00      	cmp	r3, #0
 801e63a:	d058      	beq.n	801e6ee <_dtoa_r+0x93e>
 801e63c:	6869      	ldr	r1, [r5, #4]
 801e63e:	4648      	mov	r0, r9
 801e640:	f000 fa0c 	bl	801ea5c <_Balloc>
 801e644:	4606      	mov	r6, r0
 801e646:	b928      	cbnz	r0, 801e654 <_dtoa_r+0x8a4>
 801e648:	4b82      	ldr	r3, [pc, #520]	@ (801e854 <_dtoa_r+0xaa4>)
 801e64a:	4602      	mov	r2, r0
 801e64c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801e650:	f7ff bbc7 	b.w	801dde2 <_dtoa_r+0x32>
 801e654:	692a      	ldr	r2, [r5, #16]
 801e656:	3202      	adds	r2, #2
 801e658:	0092      	lsls	r2, r2, #2
 801e65a:	f105 010c 	add.w	r1, r5, #12
 801e65e:	300c      	adds	r0, #12
 801e660:	f7ff faef 	bl	801dc42 <memcpy>
 801e664:	2201      	movs	r2, #1
 801e666:	4631      	mov	r1, r6
 801e668:	4648      	mov	r0, r9
 801e66a:	f000 fc05 	bl	801ee78 <__lshift>
 801e66e:	1c7b      	adds	r3, r7, #1
 801e670:	9305      	str	r3, [sp, #20]
 801e672:	eb07 030b 	add.w	r3, r7, fp
 801e676:	9309      	str	r3, [sp, #36]	@ 0x24
 801e678:	9b02      	ldr	r3, [sp, #8]
 801e67a:	f003 0301 	and.w	r3, r3, #1
 801e67e:	46a8      	mov	r8, r5
 801e680:	9308      	str	r3, [sp, #32]
 801e682:	4605      	mov	r5, r0
 801e684:	9b05      	ldr	r3, [sp, #20]
 801e686:	9801      	ldr	r0, [sp, #4]
 801e688:	4621      	mov	r1, r4
 801e68a:	f103 3bff 	add.w	fp, r3, #4294967295
 801e68e:	f7ff fb05 	bl	801dc9c <quorem>
 801e692:	4641      	mov	r1, r8
 801e694:	9002      	str	r0, [sp, #8]
 801e696:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801e69a:	9801      	ldr	r0, [sp, #4]
 801e69c:	f000 fc58 	bl	801ef50 <__mcmp>
 801e6a0:	462a      	mov	r2, r5
 801e6a2:	9006      	str	r0, [sp, #24]
 801e6a4:	4621      	mov	r1, r4
 801e6a6:	4648      	mov	r0, r9
 801e6a8:	f000 fc6e 	bl	801ef88 <__mdiff>
 801e6ac:	68c2      	ldr	r2, [r0, #12]
 801e6ae:	4606      	mov	r6, r0
 801e6b0:	b9fa      	cbnz	r2, 801e6f2 <_dtoa_r+0x942>
 801e6b2:	4601      	mov	r1, r0
 801e6b4:	9801      	ldr	r0, [sp, #4]
 801e6b6:	f000 fc4b 	bl	801ef50 <__mcmp>
 801e6ba:	4602      	mov	r2, r0
 801e6bc:	4631      	mov	r1, r6
 801e6be:	4648      	mov	r0, r9
 801e6c0:	920a      	str	r2, [sp, #40]	@ 0x28
 801e6c2:	f000 fa0b 	bl	801eadc <_Bfree>
 801e6c6:	9b07      	ldr	r3, [sp, #28]
 801e6c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e6ca:	9e05      	ldr	r6, [sp, #20]
 801e6cc:	ea43 0102 	orr.w	r1, r3, r2
 801e6d0:	9b08      	ldr	r3, [sp, #32]
 801e6d2:	4319      	orrs	r1, r3
 801e6d4:	d10f      	bne.n	801e6f6 <_dtoa_r+0x946>
 801e6d6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801e6da:	d028      	beq.n	801e72e <_dtoa_r+0x97e>
 801e6dc:	9b06      	ldr	r3, [sp, #24]
 801e6de:	2b00      	cmp	r3, #0
 801e6e0:	dd02      	ble.n	801e6e8 <_dtoa_r+0x938>
 801e6e2:	9b02      	ldr	r3, [sp, #8]
 801e6e4:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801e6e8:	f88b a000 	strb.w	sl, [fp]
 801e6ec:	e639      	b.n	801e362 <_dtoa_r+0x5b2>
 801e6ee:	4628      	mov	r0, r5
 801e6f0:	e7bd      	b.n	801e66e <_dtoa_r+0x8be>
 801e6f2:	2201      	movs	r2, #1
 801e6f4:	e7e2      	b.n	801e6bc <_dtoa_r+0x90c>
 801e6f6:	9b06      	ldr	r3, [sp, #24]
 801e6f8:	2b00      	cmp	r3, #0
 801e6fa:	db04      	blt.n	801e706 <_dtoa_r+0x956>
 801e6fc:	9907      	ldr	r1, [sp, #28]
 801e6fe:	430b      	orrs	r3, r1
 801e700:	9908      	ldr	r1, [sp, #32]
 801e702:	430b      	orrs	r3, r1
 801e704:	d120      	bne.n	801e748 <_dtoa_r+0x998>
 801e706:	2a00      	cmp	r2, #0
 801e708:	ddee      	ble.n	801e6e8 <_dtoa_r+0x938>
 801e70a:	9901      	ldr	r1, [sp, #4]
 801e70c:	2201      	movs	r2, #1
 801e70e:	4648      	mov	r0, r9
 801e710:	f000 fbb2 	bl	801ee78 <__lshift>
 801e714:	4621      	mov	r1, r4
 801e716:	9001      	str	r0, [sp, #4]
 801e718:	f000 fc1a 	bl	801ef50 <__mcmp>
 801e71c:	2800      	cmp	r0, #0
 801e71e:	dc03      	bgt.n	801e728 <_dtoa_r+0x978>
 801e720:	d1e2      	bne.n	801e6e8 <_dtoa_r+0x938>
 801e722:	f01a 0f01 	tst.w	sl, #1
 801e726:	d0df      	beq.n	801e6e8 <_dtoa_r+0x938>
 801e728:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801e72c:	d1d9      	bne.n	801e6e2 <_dtoa_r+0x932>
 801e72e:	2339      	movs	r3, #57	@ 0x39
 801e730:	f88b 3000 	strb.w	r3, [fp]
 801e734:	4633      	mov	r3, r6
 801e736:	461e      	mov	r6, r3
 801e738:	3b01      	subs	r3, #1
 801e73a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801e73e:	2a39      	cmp	r2, #57	@ 0x39
 801e740:	d053      	beq.n	801e7ea <_dtoa_r+0xa3a>
 801e742:	3201      	adds	r2, #1
 801e744:	701a      	strb	r2, [r3, #0]
 801e746:	e60c      	b.n	801e362 <_dtoa_r+0x5b2>
 801e748:	2a00      	cmp	r2, #0
 801e74a:	dd07      	ble.n	801e75c <_dtoa_r+0x9ac>
 801e74c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801e750:	d0ed      	beq.n	801e72e <_dtoa_r+0x97e>
 801e752:	f10a 0301 	add.w	r3, sl, #1
 801e756:	f88b 3000 	strb.w	r3, [fp]
 801e75a:	e602      	b.n	801e362 <_dtoa_r+0x5b2>
 801e75c:	9b05      	ldr	r3, [sp, #20]
 801e75e:	9a05      	ldr	r2, [sp, #20]
 801e760:	f803 ac01 	strb.w	sl, [r3, #-1]
 801e764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e766:	4293      	cmp	r3, r2
 801e768:	d029      	beq.n	801e7be <_dtoa_r+0xa0e>
 801e76a:	9901      	ldr	r1, [sp, #4]
 801e76c:	2300      	movs	r3, #0
 801e76e:	220a      	movs	r2, #10
 801e770:	4648      	mov	r0, r9
 801e772:	f000 f9d5 	bl	801eb20 <__multadd>
 801e776:	45a8      	cmp	r8, r5
 801e778:	9001      	str	r0, [sp, #4]
 801e77a:	f04f 0300 	mov.w	r3, #0
 801e77e:	f04f 020a 	mov.w	r2, #10
 801e782:	4641      	mov	r1, r8
 801e784:	4648      	mov	r0, r9
 801e786:	d107      	bne.n	801e798 <_dtoa_r+0x9e8>
 801e788:	f000 f9ca 	bl	801eb20 <__multadd>
 801e78c:	4680      	mov	r8, r0
 801e78e:	4605      	mov	r5, r0
 801e790:	9b05      	ldr	r3, [sp, #20]
 801e792:	3301      	adds	r3, #1
 801e794:	9305      	str	r3, [sp, #20]
 801e796:	e775      	b.n	801e684 <_dtoa_r+0x8d4>
 801e798:	f000 f9c2 	bl	801eb20 <__multadd>
 801e79c:	4629      	mov	r1, r5
 801e79e:	4680      	mov	r8, r0
 801e7a0:	2300      	movs	r3, #0
 801e7a2:	220a      	movs	r2, #10
 801e7a4:	4648      	mov	r0, r9
 801e7a6:	f000 f9bb 	bl	801eb20 <__multadd>
 801e7aa:	4605      	mov	r5, r0
 801e7ac:	e7f0      	b.n	801e790 <_dtoa_r+0x9e0>
 801e7ae:	f1bb 0f00 	cmp.w	fp, #0
 801e7b2:	bfcc      	ite	gt
 801e7b4:	465e      	movgt	r6, fp
 801e7b6:	2601      	movle	r6, #1
 801e7b8:	443e      	add	r6, r7
 801e7ba:	f04f 0800 	mov.w	r8, #0
 801e7be:	9901      	ldr	r1, [sp, #4]
 801e7c0:	2201      	movs	r2, #1
 801e7c2:	4648      	mov	r0, r9
 801e7c4:	f000 fb58 	bl	801ee78 <__lshift>
 801e7c8:	4621      	mov	r1, r4
 801e7ca:	9001      	str	r0, [sp, #4]
 801e7cc:	f000 fbc0 	bl	801ef50 <__mcmp>
 801e7d0:	2800      	cmp	r0, #0
 801e7d2:	dcaf      	bgt.n	801e734 <_dtoa_r+0x984>
 801e7d4:	d102      	bne.n	801e7dc <_dtoa_r+0xa2c>
 801e7d6:	f01a 0f01 	tst.w	sl, #1
 801e7da:	d1ab      	bne.n	801e734 <_dtoa_r+0x984>
 801e7dc:	4633      	mov	r3, r6
 801e7de:	461e      	mov	r6, r3
 801e7e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e7e4:	2a30      	cmp	r2, #48	@ 0x30
 801e7e6:	d0fa      	beq.n	801e7de <_dtoa_r+0xa2e>
 801e7e8:	e5bb      	b.n	801e362 <_dtoa_r+0x5b2>
 801e7ea:	429f      	cmp	r7, r3
 801e7ec:	d1a3      	bne.n	801e736 <_dtoa_r+0x986>
 801e7ee:	9b04      	ldr	r3, [sp, #16]
 801e7f0:	3301      	adds	r3, #1
 801e7f2:	9304      	str	r3, [sp, #16]
 801e7f4:	2331      	movs	r3, #49	@ 0x31
 801e7f6:	703b      	strb	r3, [r7, #0]
 801e7f8:	e5b3      	b.n	801e362 <_dtoa_r+0x5b2>
 801e7fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e7fc:	4f16      	ldr	r7, [pc, #88]	@ (801e858 <_dtoa_r+0xaa8>)
 801e7fe:	b11b      	cbz	r3, 801e808 <_dtoa_r+0xa58>
 801e800:	f107 0308 	add.w	r3, r7, #8
 801e804:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801e806:	6013      	str	r3, [r2, #0]
 801e808:	4638      	mov	r0, r7
 801e80a:	b011      	add	sp, #68	@ 0x44
 801e80c:	ecbd 8b02 	vpop	{d8}
 801e810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e814:	9b07      	ldr	r3, [sp, #28]
 801e816:	2b01      	cmp	r3, #1
 801e818:	f77f ae36 	ble.w	801e488 <_dtoa_r+0x6d8>
 801e81c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e81e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e820:	2001      	movs	r0, #1
 801e822:	e656      	b.n	801e4d2 <_dtoa_r+0x722>
 801e824:	f1bb 0f00 	cmp.w	fp, #0
 801e828:	f77f aed7 	ble.w	801e5da <_dtoa_r+0x82a>
 801e82c:	463e      	mov	r6, r7
 801e82e:	9801      	ldr	r0, [sp, #4]
 801e830:	4621      	mov	r1, r4
 801e832:	f7ff fa33 	bl	801dc9c <quorem>
 801e836:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801e83a:	f806 ab01 	strb.w	sl, [r6], #1
 801e83e:	1bf2      	subs	r2, r6, r7
 801e840:	4593      	cmp	fp, r2
 801e842:	ddb4      	ble.n	801e7ae <_dtoa_r+0x9fe>
 801e844:	9901      	ldr	r1, [sp, #4]
 801e846:	2300      	movs	r3, #0
 801e848:	220a      	movs	r2, #10
 801e84a:	4648      	mov	r0, r9
 801e84c:	f000 f968 	bl	801eb20 <__multadd>
 801e850:	9001      	str	r0, [sp, #4]
 801e852:	e7ec      	b.n	801e82e <_dtoa_r+0xa7e>
 801e854:	08022c8b 	.word	0x08022c8b
 801e858:	08022c26 	.word	0x08022c26

0801e85c <_free_r>:
 801e85c:	b538      	push	{r3, r4, r5, lr}
 801e85e:	4605      	mov	r5, r0
 801e860:	2900      	cmp	r1, #0
 801e862:	d041      	beq.n	801e8e8 <_free_r+0x8c>
 801e864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e868:	1f0c      	subs	r4, r1, #4
 801e86a:	2b00      	cmp	r3, #0
 801e86c:	bfb8      	it	lt
 801e86e:	18e4      	addlt	r4, r4, r3
 801e870:	f000 f8e8 	bl	801ea44 <__malloc_lock>
 801e874:	4a1d      	ldr	r2, [pc, #116]	@ (801e8ec <_free_r+0x90>)
 801e876:	6813      	ldr	r3, [r2, #0]
 801e878:	b933      	cbnz	r3, 801e888 <_free_r+0x2c>
 801e87a:	6063      	str	r3, [r4, #4]
 801e87c:	6014      	str	r4, [r2, #0]
 801e87e:	4628      	mov	r0, r5
 801e880:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e884:	f000 b8e4 	b.w	801ea50 <__malloc_unlock>
 801e888:	42a3      	cmp	r3, r4
 801e88a:	d908      	bls.n	801e89e <_free_r+0x42>
 801e88c:	6820      	ldr	r0, [r4, #0]
 801e88e:	1821      	adds	r1, r4, r0
 801e890:	428b      	cmp	r3, r1
 801e892:	bf01      	itttt	eq
 801e894:	6819      	ldreq	r1, [r3, #0]
 801e896:	685b      	ldreq	r3, [r3, #4]
 801e898:	1809      	addeq	r1, r1, r0
 801e89a:	6021      	streq	r1, [r4, #0]
 801e89c:	e7ed      	b.n	801e87a <_free_r+0x1e>
 801e89e:	461a      	mov	r2, r3
 801e8a0:	685b      	ldr	r3, [r3, #4]
 801e8a2:	b10b      	cbz	r3, 801e8a8 <_free_r+0x4c>
 801e8a4:	42a3      	cmp	r3, r4
 801e8a6:	d9fa      	bls.n	801e89e <_free_r+0x42>
 801e8a8:	6811      	ldr	r1, [r2, #0]
 801e8aa:	1850      	adds	r0, r2, r1
 801e8ac:	42a0      	cmp	r0, r4
 801e8ae:	d10b      	bne.n	801e8c8 <_free_r+0x6c>
 801e8b0:	6820      	ldr	r0, [r4, #0]
 801e8b2:	4401      	add	r1, r0
 801e8b4:	1850      	adds	r0, r2, r1
 801e8b6:	4283      	cmp	r3, r0
 801e8b8:	6011      	str	r1, [r2, #0]
 801e8ba:	d1e0      	bne.n	801e87e <_free_r+0x22>
 801e8bc:	6818      	ldr	r0, [r3, #0]
 801e8be:	685b      	ldr	r3, [r3, #4]
 801e8c0:	6053      	str	r3, [r2, #4]
 801e8c2:	4408      	add	r0, r1
 801e8c4:	6010      	str	r0, [r2, #0]
 801e8c6:	e7da      	b.n	801e87e <_free_r+0x22>
 801e8c8:	d902      	bls.n	801e8d0 <_free_r+0x74>
 801e8ca:	230c      	movs	r3, #12
 801e8cc:	602b      	str	r3, [r5, #0]
 801e8ce:	e7d6      	b.n	801e87e <_free_r+0x22>
 801e8d0:	6820      	ldr	r0, [r4, #0]
 801e8d2:	1821      	adds	r1, r4, r0
 801e8d4:	428b      	cmp	r3, r1
 801e8d6:	bf04      	itt	eq
 801e8d8:	6819      	ldreq	r1, [r3, #0]
 801e8da:	685b      	ldreq	r3, [r3, #4]
 801e8dc:	6063      	str	r3, [r4, #4]
 801e8de:	bf04      	itt	eq
 801e8e0:	1809      	addeq	r1, r1, r0
 801e8e2:	6021      	streq	r1, [r4, #0]
 801e8e4:	6054      	str	r4, [r2, #4]
 801e8e6:	e7ca      	b.n	801e87e <_free_r+0x22>
 801e8e8:	bd38      	pop	{r3, r4, r5, pc}
 801e8ea:	bf00      	nop
 801e8ec:	2400cf10 	.word	0x2400cf10

0801e8f0 <malloc>:
 801e8f0:	4b02      	ldr	r3, [pc, #8]	@ (801e8fc <malloc+0xc>)
 801e8f2:	4601      	mov	r1, r0
 801e8f4:	6818      	ldr	r0, [r3, #0]
 801e8f6:	f000 b825 	b.w	801e944 <_malloc_r>
 801e8fa:	bf00      	nop
 801e8fc:	24000044 	.word	0x24000044

0801e900 <sbrk_aligned>:
 801e900:	b570      	push	{r4, r5, r6, lr}
 801e902:	4e0f      	ldr	r6, [pc, #60]	@ (801e940 <sbrk_aligned+0x40>)
 801e904:	460c      	mov	r4, r1
 801e906:	6831      	ldr	r1, [r6, #0]
 801e908:	4605      	mov	r5, r0
 801e90a:	b911      	cbnz	r1, 801e912 <sbrk_aligned+0x12>
 801e90c:	f000 feac 	bl	801f668 <_sbrk_r>
 801e910:	6030      	str	r0, [r6, #0]
 801e912:	4621      	mov	r1, r4
 801e914:	4628      	mov	r0, r5
 801e916:	f000 fea7 	bl	801f668 <_sbrk_r>
 801e91a:	1c43      	adds	r3, r0, #1
 801e91c:	d103      	bne.n	801e926 <sbrk_aligned+0x26>
 801e91e:	f04f 34ff 	mov.w	r4, #4294967295
 801e922:	4620      	mov	r0, r4
 801e924:	bd70      	pop	{r4, r5, r6, pc}
 801e926:	1cc4      	adds	r4, r0, #3
 801e928:	f024 0403 	bic.w	r4, r4, #3
 801e92c:	42a0      	cmp	r0, r4
 801e92e:	d0f8      	beq.n	801e922 <sbrk_aligned+0x22>
 801e930:	1a21      	subs	r1, r4, r0
 801e932:	4628      	mov	r0, r5
 801e934:	f000 fe98 	bl	801f668 <_sbrk_r>
 801e938:	3001      	adds	r0, #1
 801e93a:	d1f2      	bne.n	801e922 <sbrk_aligned+0x22>
 801e93c:	e7ef      	b.n	801e91e <sbrk_aligned+0x1e>
 801e93e:	bf00      	nop
 801e940:	2400cf0c 	.word	0x2400cf0c

0801e944 <_malloc_r>:
 801e944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e948:	1ccd      	adds	r5, r1, #3
 801e94a:	f025 0503 	bic.w	r5, r5, #3
 801e94e:	3508      	adds	r5, #8
 801e950:	2d0c      	cmp	r5, #12
 801e952:	bf38      	it	cc
 801e954:	250c      	movcc	r5, #12
 801e956:	2d00      	cmp	r5, #0
 801e958:	4606      	mov	r6, r0
 801e95a:	db01      	blt.n	801e960 <_malloc_r+0x1c>
 801e95c:	42a9      	cmp	r1, r5
 801e95e:	d904      	bls.n	801e96a <_malloc_r+0x26>
 801e960:	230c      	movs	r3, #12
 801e962:	6033      	str	r3, [r6, #0]
 801e964:	2000      	movs	r0, #0
 801e966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e96a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ea40 <_malloc_r+0xfc>
 801e96e:	f000 f869 	bl	801ea44 <__malloc_lock>
 801e972:	f8d8 3000 	ldr.w	r3, [r8]
 801e976:	461c      	mov	r4, r3
 801e978:	bb44      	cbnz	r4, 801e9cc <_malloc_r+0x88>
 801e97a:	4629      	mov	r1, r5
 801e97c:	4630      	mov	r0, r6
 801e97e:	f7ff ffbf 	bl	801e900 <sbrk_aligned>
 801e982:	1c43      	adds	r3, r0, #1
 801e984:	4604      	mov	r4, r0
 801e986:	d158      	bne.n	801ea3a <_malloc_r+0xf6>
 801e988:	f8d8 4000 	ldr.w	r4, [r8]
 801e98c:	4627      	mov	r7, r4
 801e98e:	2f00      	cmp	r7, #0
 801e990:	d143      	bne.n	801ea1a <_malloc_r+0xd6>
 801e992:	2c00      	cmp	r4, #0
 801e994:	d04b      	beq.n	801ea2e <_malloc_r+0xea>
 801e996:	6823      	ldr	r3, [r4, #0]
 801e998:	4639      	mov	r1, r7
 801e99a:	4630      	mov	r0, r6
 801e99c:	eb04 0903 	add.w	r9, r4, r3
 801e9a0:	f000 fe62 	bl	801f668 <_sbrk_r>
 801e9a4:	4581      	cmp	r9, r0
 801e9a6:	d142      	bne.n	801ea2e <_malloc_r+0xea>
 801e9a8:	6821      	ldr	r1, [r4, #0]
 801e9aa:	1a6d      	subs	r5, r5, r1
 801e9ac:	4629      	mov	r1, r5
 801e9ae:	4630      	mov	r0, r6
 801e9b0:	f7ff ffa6 	bl	801e900 <sbrk_aligned>
 801e9b4:	3001      	adds	r0, #1
 801e9b6:	d03a      	beq.n	801ea2e <_malloc_r+0xea>
 801e9b8:	6823      	ldr	r3, [r4, #0]
 801e9ba:	442b      	add	r3, r5
 801e9bc:	6023      	str	r3, [r4, #0]
 801e9be:	f8d8 3000 	ldr.w	r3, [r8]
 801e9c2:	685a      	ldr	r2, [r3, #4]
 801e9c4:	bb62      	cbnz	r2, 801ea20 <_malloc_r+0xdc>
 801e9c6:	f8c8 7000 	str.w	r7, [r8]
 801e9ca:	e00f      	b.n	801e9ec <_malloc_r+0xa8>
 801e9cc:	6822      	ldr	r2, [r4, #0]
 801e9ce:	1b52      	subs	r2, r2, r5
 801e9d0:	d420      	bmi.n	801ea14 <_malloc_r+0xd0>
 801e9d2:	2a0b      	cmp	r2, #11
 801e9d4:	d917      	bls.n	801ea06 <_malloc_r+0xc2>
 801e9d6:	1961      	adds	r1, r4, r5
 801e9d8:	42a3      	cmp	r3, r4
 801e9da:	6025      	str	r5, [r4, #0]
 801e9dc:	bf18      	it	ne
 801e9de:	6059      	strne	r1, [r3, #4]
 801e9e0:	6863      	ldr	r3, [r4, #4]
 801e9e2:	bf08      	it	eq
 801e9e4:	f8c8 1000 	streq.w	r1, [r8]
 801e9e8:	5162      	str	r2, [r4, r5]
 801e9ea:	604b      	str	r3, [r1, #4]
 801e9ec:	4630      	mov	r0, r6
 801e9ee:	f000 f82f 	bl	801ea50 <__malloc_unlock>
 801e9f2:	f104 000b 	add.w	r0, r4, #11
 801e9f6:	1d23      	adds	r3, r4, #4
 801e9f8:	f020 0007 	bic.w	r0, r0, #7
 801e9fc:	1ac2      	subs	r2, r0, r3
 801e9fe:	bf1c      	itt	ne
 801ea00:	1a1b      	subne	r3, r3, r0
 801ea02:	50a3      	strne	r3, [r4, r2]
 801ea04:	e7af      	b.n	801e966 <_malloc_r+0x22>
 801ea06:	6862      	ldr	r2, [r4, #4]
 801ea08:	42a3      	cmp	r3, r4
 801ea0a:	bf0c      	ite	eq
 801ea0c:	f8c8 2000 	streq.w	r2, [r8]
 801ea10:	605a      	strne	r2, [r3, #4]
 801ea12:	e7eb      	b.n	801e9ec <_malloc_r+0xa8>
 801ea14:	4623      	mov	r3, r4
 801ea16:	6864      	ldr	r4, [r4, #4]
 801ea18:	e7ae      	b.n	801e978 <_malloc_r+0x34>
 801ea1a:	463c      	mov	r4, r7
 801ea1c:	687f      	ldr	r7, [r7, #4]
 801ea1e:	e7b6      	b.n	801e98e <_malloc_r+0x4a>
 801ea20:	461a      	mov	r2, r3
 801ea22:	685b      	ldr	r3, [r3, #4]
 801ea24:	42a3      	cmp	r3, r4
 801ea26:	d1fb      	bne.n	801ea20 <_malloc_r+0xdc>
 801ea28:	2300      	movs	r3, #0
 801ea2a:	6053      	str	r3, [r2, #4]
 801ea2c:	e7de      	b.n	801e9ec <_malloc_r+0xa8>
 801ea2e:	230c      	movs	r3, #12
 801ea30:	6033      	str	r3, [r6, #0]
 801ea32:	4630      	mov	r0, r6
 801ea34:	f000 f80c 	bl	801ea50 <__malloc_unlock>
 801ea38:	e794      	b.n	801e964 <_malloc_r+0x20>
 801ea3a:	6005      	str	r5, [r0, #0]
 801ea3c:	e7d6      	b.n	801e9ec <_malloc_r+0xa8>
 801ea3e:	bf00      	nop
 801ea40:	2400cf10 	.word	0x2400cf10

0801ea44 <__malloc_lock>:
 801ea44:	4801      	ldr	r0, [pc, #4]	@ (801ea4c <__malloc_lock+0x8>)
 801ea46:	f7ff b8fa 	b.w	801dc3e <__retarget_lock_acquire_recursive>
 801ea4a:	bf00      	nop
 801ea4c:	2400cf08 	.word	0x2400cf08

0801ea50 <__malloc_unlock>:
 801ea50:	4801      	ldr	r0, [pc, #4]	@ (801ea58 <__malloc_unlock+0x8>)
 801ea52:	f7ff b8f5 	b.w	801dc40 <__retarget_lock_release_recursive>
 801ea56:	bf00      	nop
 801ea58:	2400cf08 	.word	0x2400cf08

0801ea5c <_Balloc>:
 801ea5c:	b570      	push	{r4, r5, r6, lr}
 801ea5e:	69c6      	ldr	r6, [r0, #28]
 801ea60:	4604      	mov	r4, r0
 801ea62:	460d      	mov	r5, r1
 801ea64:	b976      	cbnz	r6, 801ea84 <_Balloc+0x28>
 801ea66:	2010      	movs	r0, #16
 801ea68:	f7ff ff42 	bl	801e8f0 <malloc>
 801ea6c:	4602      	mov	r2, r0
 801ea6e:	61e0      	str	r0, [r4, #28]
 801ea70:	b920      	cbnz	r0, 801ea7c <_Balloc+0x20>
 801ea72:	4b18      	ldr	r3, [pc, #96]	@ (801ead4 <_Balloc+0x78>)
 801ea74:	4818      	ldr	r0, [pc, #96]	@ (801ead8 <_Balloc+0x7c>)
 801ea76:	216b      	movs	r1, #107	@ 0x6b
 801ea78:	f7ff f8f2 	bl	801dc60 <__assert_func>
 801ea7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ea80:	6006      	str	r6, [r0, #0]
 801ea82:	60c6      	str	r6, [r0, #12]
 801ea84:	69e6      	ldr	r6, [r4, #28]
 801ea86:	68f3      	ldr	r3, [r6, #12]
 801ea88:	b183      	cbz	r3, 801eaac <_Balloc+0x50>
 801ea8a:	69e3      	ldr	r3, [r4, #28]
 801ea8c:	68db      	ldr	r3, [r3, #12]
 801ea8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ea92:	b9b8      	cbnz	r0, 801eac4 <_Balloc+0x68>
 801ea94:	2101      	movs	r1, #1
 801ea96:	fa01 f605 	lsl.w	r6, r1, r5
 801ea9a:	1d72      	adds	r2, r6, #5
 801ea9c:	0092      	lsls	r2, r2, #2
 801ea9e:	4620      	mov	r0, r4
 801eaa0:	f000 fdf9 	bl	801f696 <_calloc_r>
 801eaa4:	b160      	cbz	r0, 801eac0 <_Balloc+0x64>
 801eaa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801eaaa:	e00e      	b.n	801eaca <_Balloc+0x6e>
 801eaac:	2221      	movs	r2, #33	@ 0x21
 801eaae:	2104      	movs	r1, #4
 801eab0:	4620      	mov	r0, r4
 801eab2:	f000 fdf0 	bl	801f696 <_calloc_r>
 801eab6:	69e3      	ldr	r3, [r4, #28]
 801eab8:	60f0      	str	r0, [r6, #12]
 801eaba:	68db      	ldr	r3, [r3, #12]
 801eabc:	2b00      	cmp	r3, #0
 801eabe:	d1e4      	bne.n	801ea8a <_Balloc+0x2e>
 801eac0:	2000      	movs	r0, #0
 801eac2:	bd70      	pop	{r4, r5, r6, pc}
 801eac4:	6802      	ldr	r2, [r0, #0]
 801eac6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801eaca:	2300      	movs	r3, #0
 801eacc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ead0:	e7f7      	b.n	801eac2 <_Balloc+0x66>
 801ead2:	bf00      	nop
 801ead4:	08022a46 	.word	0x08022a46
 801ead8:	08022c9c 	.word	0x08022c9c

0801eadc <_Bfree>:
 801eadc:	b570      	push	{r4, r5, r6, lr}
 801eade:	69c6      	ldr	r6, [r0, #28]
 801eae0:	4605      	mov	r5, r0
 801eae2:	460c      	mov	r4, r1
 801eae4:	b976      	cbnz	r6, 801eb04 <_Bfree+0x28>
 801eae6:	2010      	movs	r0, #16
 801eae8:	f7ff ff02 	bl	801e8f0 <malloc>
 801eaec:	4602      	mov	r2, r0
 801eaee:	61e8      	str	r0, [r5, #28]
 801eaf0:	b920      	cbnz	r0, 801eafc <_Bfree+0x20>
 801eaf2:	4b09      	ldr	r3, [pc, #36]	@ (801eb18 <_Bfree+0x3c>)
 801eaf4:	4809      	ldr	r0, [pc, #36]	@ (801eb1c <_Bfree+0x40>)
 801eaf6:	218f      	movs	r1, #143	@ 0x8f
 801eaf8:	f7ff f8b2 	bl	801dc60 <__assert_func>
 801eafc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801eb00:	6006      	str	r6, [r0, #0]
 801eb02:	60c6      	str	r6, [r0, #12]
 801eb04:	b13c      	cbz	r4, 801eb16 <_Bfree+0x3a>
 801eb06:	69eb      	ldr	r3, [r5, #28]
 801eb08:	6862      	ldr	r2, [r4, #4]
 801eb0a:	68db      	ldr	r3, [r3, #12]
 801eb0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801eb10:	6021      	str	r1, [r4, #0]
 801eb12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801eb16:	bd70      	pop	{r4, r5, r6, pc}
 801eb18:	08022a46 	.word	0x08022a46
 801eb1c:	08022c9c 	.word	0x08022c9c

0801eb20 <__multadd>:
 801eb20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eb24:	690d      	ldr	r5, [r1, #16]
 801eb26:	4607      	mov	r7, r0
 801eb28:	460c      	mov	r4, r1
 801eb2a:	461e      	mov	r6, r3
 801eb2c:	f101 0c14 	add.w	ip, r1, #20
 801eb30:	2000      	movs	r0, #0
 801eb32:	f8dc 3000 	ldr.w	r3, [ip]
 801eb36:	b299      	uxth	r1, r3
 801eb38:	fb02 6101 	mla	r1, r2, r1, r6
 801eb3c:	0c1e      	lsrs	r6, r3, #16
 801eb3e:	0c0b      	lsrs	r3, r1, #16
 801eb40:	fb02 3306 	mla	r3, r2, r6, r3
 801eb44:	b289      	uxth	r1, r1
 801eb46:	3001      	adds	r0, #1
 801eb48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801eb4c:	4285      	cmp	r5, r0
 801eb4e:	f84c 1b04 	str.w	r1, [ip], #4
 801eb52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801eb56:	dcec      	bgt.n	801eb32 <__multadd+0x12>
 801eb58:	b30e      	cbz	r6, 801eb9e <__multadd+0x7e>
 801eb5a:	68a3      	ldr	r3, [r4, #8]
 801eb5c:	42ab      	cmp	r3, r5
 801eb5e:	dc19      	bgt.n	801eb94 <__multadd+0x74>
 801eb60:	6861      	ldr	r1, [r4, #4]
 801eb62:	4638      	mov	r0, r7
 801eb64:	3101      	adds	r1, #1
 801eb66:	f7ff ff79 	bl	801ea5c <_Balloc>
 801eb6a:	4680      	mov	r8, r0
 801eb6c:	b928      	cbnz	r0, 801eb7a <__multadd+0x5a>
 801eb6e:	4602      	mov	r2, r0
 801eb70:	4b0c      	ldr	r3, [pc, #48]	@ (801eba4 <__multadd+0x84>)
 801eb72:	480d      	ldr	r0, [pc, #52]	@ (801eba8 <__multadd+0x88>)
 801eb74:	21ba      	movs	r1, #186	@ 0xba
 801eb76:	f7ff f873 	bl	801dc60 <__assert_func>
 801eb7a:	6922      	ldr	r2, [r4, #16]
 801eb7c:	3202      	adds	r2, #2
 801eb7e:	f104 010c 	add.w	r1, r4, #12
 801eb82:	0092      	lsls	r2, r2, #2
 801eb84:	300c      	adds	r0, #12
 801eb86:	f7ff f85c 	bl	801dc42 <memcpy>
 801eb8a:	4621      	mov	r1, r4
 801eb8c:	4638      	mov	r0, r7
 801eb8e:	f7ff ffa5 	bl	801eadc <_Bfree>
 801eb92:	4644      	mov	r4, r8
 801eb94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801eb98:	3501      	adds	r5, #1
 801eb9a:	615e      	str	r6, [r3, #20]
 801eb9c:	6125      	str	r5, [r4, #16]
 801eb9e:	4620      	mov	r0, r4
 801eba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eba4:	08022c8b 	.word	0x08022c8b
 801eba8:	08022c9c 	.word	0x08022c9c

0801ebac <__hi0bits>:
 801ebac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ebb0:	4603      	mov	r3, r0
 801ebb2:	bf36      	itet	cc
 801ebb4:	0403      	lslcc	r3, r0, #16
 801ebb6:	2000      	movcs	r0, #0
 801ebb8:	2010      	movcc	r0, #16
 801ebba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ebbe:	bf3c      	itt	cc
 801ebc0:	021b      	lslcc	r3, r3, #8
 801ebc2:	3008      	addcc	r0, #8
 801ebc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ebc8:	bf3c      	itt	cc
 801ebca:	011b      	lslcc	r3, r3, #4
 801ebcc:	3004      	addcc	r0, #4
 801ebce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ebd2:	bf3c      	itt	cc
 801ebd4:	009b      	lslcc	r3, r3, #2
 801ebd6:	3002      	addcc	r0, #2
 801ebd8:	2b00      	cmp	r3, #0
 801ebda:	db05      	blt.n	801ebe8 <__hi0bits+0x3c>
 801ebdc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ebe0:	f100 0001 	add.w	r0, r0, #1
 801ebe4:	bf08      	it	eq
 801ebe6:	2020      	moveq	r0, #32
 801ebe8:	4770      	bx	lr

0801ebea <__lo0bits>:
 801ebea:	6803      	ldr	r3, [r0, #0]
 801ebec:	4602      	mov	r2, r0
 801ebee:	f013 0007 	ands.w	r0, r3, #7
 801ebf2:	d00b      	beq.n	801ec0c <__lo0bits+0x22>
 801ebf4:	07d9      	lsls	r1, r3, #31
 801ebf6:	d421      	bmi.n	801ec3c <__lo0bits+0x52>
 801ebf8:	0798      	lsls	r0, r3, #30
 801ebfa:	bf49      	itett	mi
 801ebfc:	085b      	lsrmi	r3, r3, #1
 801ebfe:	089b      	lsrpl	r3, r3, #2
 801ec00:	2001      	movmi	r0, #1
 801ec02:	6013      	strmi	r3, [r2, #0]
 801ec04:	bf5c      	itt	pl
 801ec06:	6013      	strpl	r3, [r2, #0]
 801ec08:	2002      	movpl	r0, #2
 801ec0a:	4770      	bx	lr
 801ec0c:	b299      	uxth	r1, r3
 801ec0e:	b909      	cbnz	r1, 801ec14 <__lo0bits+0x2a>
 801ec10:	0c1b      	lsrs	r3, r3, #16
 801ec12:	2010      	movs	r0, #16
 801ec14:	b2d9      	uxtb	r1, r3
 801ec16:	b909      	cbnz	r1, 801ec1c <__lo0bits+0x32>
 801ec18:	3008      	adds	r0, #8
 801ec1a:	0a1b      	lsrs	r3, r3, #8
 801ec1c:	0719      	lsls	r1, r3, #28
 801ec1e:	bf04      	itt	eq
 801ec20:	091b      	lsreq	r3, r3, #4
 801ec22:	3004      	addeq	r0, #4
 801ec24:	0799      	lsls	r1, r3, #30
 801ec26:	bf04      	itt	eq
 801ec28:	089b      	lsreq	r3, r3, #2
 801ec2a:	3002      	addeq	r0, #2
 801ec2c:	07d9      	lsls	r1, r3, #31
 801ec2e:	d403      	bmi.n	801ec38 <__lo0bits+0x4e>
 801ec30:	085b      	lsrs	r3, r3, #1
 801ec32:	f100 0001 	add.w	r0, r0, #1
 801ec36:	d003      	beq.n	801ec40 <__lo0bits+0x56>
 801ec38:	6013      	str	r3, [r2, #0]
 801ec3a:	4770      	bx	lr
 801ec3c:	2000      	movs	r0, #0
 801ec3e:	4770      	bx	lr
 801ec40:	2020      	movs	r0, #32
 801ec42:	4770      	bx	lr

0801ec44 <__i2b>:
 801ec44:	b510      	push	{r4, lr}
 801ec46:	460c      	mov	r4, r1
 801ec48:	2101      	movs	r1, #1
 801ec4a:	f7ff ff07 	bl	801ea5c <_Balloc>
 801ec4e:	4602      	mov	r2, r0
 801ec50:	b928      	cbnz	r0, 801ec5e <__i2b+0x1a>
 801ec52:	4b05      	ldr	r3, [pc, #20]	@ (801ec68 <__i2b+0x24>)
 801ec54:	4805      	ldr	r0, [pc, #20]	@ (801ec6c <__i2b+0x28>)
 801ec56:	f240 1145 	movw	r1, #325	@ 0x145
 801ec5a:	f7ff f801 	bl	801dc60 <__assert_func>
 801ec5e:	2301      	movs	r3, #1
 801ec60:	6144      	str	r4, [r0, #20]
 801ec62:	6103      	str	r3, [r0, #16]
 801ec64:	bd10      	pop	{r4, pc}
 801ec66:	bf00      	nop
 801ec68:	08022c8b 	.word	0x08022c8b
 801ec6c:	08022c9c 	.word	0x08022c9c

0801ec70 <__multiply>:
 801ec70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ec74:	4614      	mov	r4, r2
 801ec76:	690a      	ldr	r2, [r1, #16]
 801ec78:	6923      	ldr	r3, [r4, #16]
 801ec7a:	429a      	cmp	r2, r3
 801ec7c:	bfa8      	it	ge
 801ec7e:	4623      	movge	r3, r4
 801ec80:	460f      	mov	r7, r1
 801ec82:	bfa4      	itt	ge
 801ec84:	460c      	movge	r4, r1
 801ec86:	461f      	movge	r7, r3
 801ec88:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801ec8c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801ec90:	68a3      	ldr	r3, [r4, #8]
 801ec92:	6861      	ldr	r1, [r4, #4]
 801ec94:	eb0a 0609 	add.w	r6, sl, r9
 801ec98:	42b3      	cmp	r3, r6
 801ec9a:	b085      	sub	sp, #20
 801ec9c:	bfb8      	it	lt
 801ec9e:	3101      	addlt	r1, #1
 801eca0:	f7ff fedc 	bl	801ea5c <_Balloc>
 801eca4:	b930      	cbnz	r0, 801ecb4 <__multiply+0x44>
 801eca6:	4602      	mov	r2, r0
 801eca8:	4b44      	ldr	r3, [pc, #272]	@ (801edbc <__multiply+0x14c>)
 801ecaa:	4845      	ldr	r0, [pc, #276]	@ (801edc0 <__multiply+0x150>)
 801ecac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801ecb0:	f7fe ffd6 	bl	801dc60 <__assert_func>
 801ecb4:	f100 0514 	add.w	r5, r0, #20
 801ecb8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801ecbc:	462b      	mov	r3, r5
 801ecbe:	2200      	movs	r2, #0
 801ecc0:	4543      	cmp	r3, r8
 801ecc2:	d321      	bcc.n	801ed08 <__multiply+0x98>
 801ecc4:	f107 0114 	add.w	r1, r7, #20
 801ecc8:	f104 0214 	add.w	r2, r4, #20
 801eccc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801ecd0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801ecd4:	9302      	str	r3, [sp, #8]
 801ecd6:	1b13      	subs	r3, r2, r4
 801ecd8:	3b15      	subs	r3, #21
 801ecda:	f023 0303 	bic.w	r3, r3, #3
 801ecde:	3304      	adds	r3, #4
 801ece0:	f104 0715 	add.w	r7, r4, #21
 801ece4:	42ba      	cmp	r2, r7
 801ece6:	bf38      	it	cc
 801ece8:	2304      	movcc	r3, #4
 801ecea:	9301      	str	r3, [sp, #4]
 801ecec:	9b02      	ldr	r3, [sp, #8]
 801ecee:	9103      	str	r1, [sp, #12]
 801ecf0:	428b      	cmp	r3, r1
 801ecf2:	d80c      	bhi.n	801ed0e <__multiply+0x9e>
 801ecf4:	2e00      	cmp	r6, #0
 801ecf6:	dd03      	ble.n	801ed00 <__multiply+0x90>
 801ecf8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ecfc:	2b00      	cmp	r3, #0
 801ecfe:	d05b      	beq.n	801edb8 <__multiply+0x148>
 801ed00:	6106      	str	r6, [r0, #16]
 801ed02:	b005      	add	sp, #20
 801ed04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed08:	f843 2b04 	str.w	r2, [r3], #4
 801ed0c:	e7d8      	b.n	801ecc0 <__multiply+0x50>
 801ed0e:	f8b1 a000 	ldrh.w	sl, [r1]
 801ed12:	f1ba 0f00 	cmp.w	sl, #0
 801ed16:	d024      	beq.n	801ed62 <__multiply+0xf2>
 801ed18:	f104 0e14 	add.w	lr, r4, #20
 801ed1c:	46a9      	mov	r9, r5
 801ed1e:	f04f 0c00 	mov.w	ip, #0
 801ed22:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ed26:	f8d9 3000 	ldr.w	r3, [r9]
 801ed2a:	fa1f fb87 	uxth.w	fp, r7
 801ed2e:	b29b      	uxth	r3, r3
 801ed30:	fb0a 330b 	mla	r3, sl, fp, r3
 801ed34:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801ed38:	f8d9 7000 	ldr.w	r7, [r9]
 801ed3c:	4463      	add	r3, ip
 801ed3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801ed42:	fb0a c70b 	mla	r7, sl, fp, ip
 801ed46:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801ed4a:	b29b      	uxth	r3, r3
 801ed4c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801ed50:	4572      	cmp	r2, lr
 801ed52:	f849 3b04 	str.w	r3, [r9], #4
 801ed56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801ed5a:	d8e2      	bhi.n	801ed22 <__multiply+0xb2>
 801ed5c:	9b01      	ldr	r3, [sp, #4]
 801ed5e:	f845 c003 	str.w	ip, [r5, r3]
 801ed62:	9b03      	ldr	r3, [sp, #12]
 801ed64:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ed68:	3104      	adds	r1, #4
 801ed6a:	f1b9 0f00 	cmp.w	r9, #0
 801ed6e:	d021      	beq.n	801edb4 <__multiply+0x144>
 801ed70:	682b      	ldr	r3, [r5, #0]
 801ed72:	f104 0c14 	add.w	ip, r4, #20
 801ed76:	46ae      	mov	lr, r5
 801ed78:	f04f 0a00 	mov.w	sl, #0
 801ed7c:	f8bc b000 	ldrh.w	fp, [ip]
 801ed80:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801ed84:	fb09 770b 	mla	r7, r9, fp, r7
 801ed88:	4457      	add	r7, sl
 801ed8a:	b29b      	uxth	r3, r3
 801ed8c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801ed90:	f84e 3b04 	str.w	r3, [lr], #4
 801ed94:	f85c 3b04 	ldr.w	r3, [ip], #4
 801ed98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ed9c:	f8be 3000 	ldrh.w	r3, [lr]
 801eda0:	fb09 330a 	mla	r3, r9, sl, r3
 801eda4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801eda8:	4562      	cmp	r2, ip
 801edaa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801edae:	d8e5      	bhi.n	801ed7c <__multiply+0x10c>
 801edb0:	9f01      	ldr	r7, [sp, #4]
 801edb2:	51eb      	str	r3, [r5, r7]
 801edb4:	3504      	adds	r5, #4
 801edb6:	e799      	b.n	801ecec <__multiply+0x7c>
 801edb8:	3e01      	subs	r6, #1
 801edba:	e79b      	b.n	801ecf4 <__multiply+0x84>
 801edbc:	08022c8b 	.word	0x08022c8b
 801edc0:	08022c9c 	.word	0x08022c9c

0801edc4 <__pow5mult>:
 801edc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801edc8:	4615      	mov	r5, r2
 801edca:	f012 0203 	ands.w	r2, r2, #3
 801edce:	4607      	mov	r7, r0
 801edd0:	460e      	mov	r6, r1
 801edd2:	d007      	beq.n	801ede4 <__pow5mult+0x20>
 801edd4:	4c25      	ldr	r4, [pc, #148]	@ (801ee6c <__pow5mult+0xa8>)
 801edd6:	3a01      	subs	r2, #1
 801edd8:	2300      	movs	r3, #0
 801edda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801edde:	f7ff fe9f 	bl	801eb20 <__multadd>
 801ede2:	4606      	mov	r6, r0
 801ede4:	10ad      	asrs	r5, r5, #2
 801ede6:	d03d      	beq.n	801ee64 <__pow5mult+0xa0>
 801ede8:	69fc      	ldr	r4, [r7, #28]
 801edea:	b97c      	cbnz	r4, 801ee0c <__pow5mult+0x48>
 801edec:	2010      	movs	r0, #16
 801edee:	f7ff fd7f 	bl	801e8f0 <malloc>
 801edf2:	4602      	mov	r2, r0
 801edf4:	61f8      	str	r0, [r7, #28]
 801edf6:	b928      	cbnz	r0, 801ee04 <__pow5mult+0x40>
 801edf8:	4b1d      	ldr	r3, [pc, #116]	@ (801ee70 <__pow5mult+0xac>)
 801edfa:	481e      	ldr	r0, [pc, #120]	@ (801ee74 <__pow5mult+0xb0>)
 801edfc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ee00:	f7fe ff2e 	bl	801dc60 <__assert_func>
 801ee04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ee08:	6004      	str	r4, [r0, #0]
 801ee0a:	60c4      	str	r4, [r0, #12]
 801ee0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ee10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ee14:	b94c      	cbnz	r4, 801ee2a <__pow5mult+0x66>
 801ee16:	f240 2171 	movw	r1, #625	@ 0x271
 801ee1a:	4638      	mov	r0, r7
 801ee1c:	f7ff ff12 	bl	801ec44 <__i2b>
 801ee20:	2300      	movs	r3, #0
 801ee22:	f8c8 0008 	str.w	r0, [r8, #8]
 801ee26:	4604      	mov	r4, r0
 801ee28:	6003      	str	r3, [r0, #0]
 801ee2a:	f04f 0900 	mov.w	r9, #0
 801ee2e:	07eb      	lsls	r3, r5, #31
 801ee30:	d50a      	bpl.n	801ee48 <__pow5mult+0x84>
 801ee32:	4631      	mov	r1, r6
 801ee34:	4622      	mov	r2, r4
 801ee36:	4638      	mov	r0, r7
 801ee38:	f7ff ff1a 	bl	801ec70 <__multiply>
 801ee3c:	4631      	mov	r1, r6
 801ee3e:	4680      	mov	r8, r0
 801ee40:	4638      	mov	r0, r7
 801ee42:	f7ff fe4b 	bl	801eadc <_Bfree>
 801ee46:	4646      	mov	r6, r8
 801ee48:	106d      	asrs	r5, r5, #1
 801ee4a:	d00b      	beq.n	801ee64 <__pow5mult+0xa0>
 801ee4c:	6820      	ldr	r0, [r4, #0]
 801ee4e:	b938      	cbnz	r0, 801ee60 <__pow5mult+0x9c>
 801ee50:	4622      	mov	r2, r4
 801ee52:	4621      	mov	r1, r4
 801ee54:	4638      	mov	r0, r7
 801ee56:	f7ff ff0b 	bl	801ec70 <__multiply>
 801ee5a:	6020      	str	r0, [r4, #0]
 801ee5c:	f8c0 9000 	str.w	r9, [r0]
 801ee60:	4604      	mov	r4, r0
 801ee62:	e7e4      	b.n	801ee2e <__pow5mult+0x6a>
 801ee64:	4630      	mov	r0, r6
 801ee66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee6a:	bf00      	nop
 801ee6c:	08022cf8 	.word	0x08022cf8
 801ee70:	08022a46 	.word	0x08022a46
 801ee74:	08022c9c 	.word	0x08022c9c

0801ee78 <__lshift>:
 801ee78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ee7c:	460c      	mov	r4, r1
 801ee7e:	6849      	ldr	r1, [r1, #4]
 801ee80:	6923      	ldr	r3, [r4, #16]
 801ee82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ee86:	68a3      	ldr	r3, [r4, #8]
 801ee88:	4607      	mov	r7, r0
 801ee8a:	4691      	mov	r9, r2
 801ee8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ee90:	f108 0601 	add.w	r6, r8, #1
 801ee94:	42b3      	cmp	r3, r6
 801ee96:	db0b      	blt.n	801eeb0 <__lshift+0x38>
 801ee98:	4638      	mov	r0, r7
 801ee9a:	f7ff fddf 	bl	801ea5c <_Balloc>
 801ee9e:	4605      	mov	r5, r0
 801eea0:	b948      	cbnz	r0, 801eeb6 <__lshift+0x3e>
 801eea2:	4602      	mov	r2, r0
 801eea4:	4b28      	ldr	r3, [pc, #160]	@ (801ef48 <__lshift+0xd0>)
 801eea6:	4829      	ldr	r0, [pc, #164]	@ (801ef4c <__lshift+0xd4>)
 801eea8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801eeac:	f7fe fed8 	bl	801dc60 <__assert_func>
 801eeb0:	3101      	adds	r1, #1
 801eeb2:	005b      	lsls	r3, r3, #1
 801eeb4:	e7ee      	b.n	801ee94 <__lshift+0x1c>
 801eeb6:	2300      	movs	r3, #0
 801eeb8:	f100 0114 	add.w	r1, r0, #20
 801eebc:	f100 0210 	add.w	r2, r0, #16
 801eec0:	4618      	mov	r0, r3
 801eec2:	4553      	cmp	r3, sl
 801eec4:	db33      	blt.n	801ef2e <__lshift+0xb6>
 801eec6:	6920      	ldr	r0, [r4, #16]
 801eec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801eecc:	f104 0314 	add.w	r3, r4, #20
 801eed0:	f019 091f 	ands.w	r9, r9, #31
 801eed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801eed8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801eedc:	d02b      	beq.n	801ef36 <__lshift+0xbe>
 801eede:	f1c9 0e20 	rsb	lr, r9, #32
 801eee2:	468a      	mov	sl, r1
 801eee4:	2200      	movs	r2, #0
 801eee6:	6818      	ldr	r0, [r3, #0]
 801eee8:	fa00 f009 	lsl.w	r0, r0, r9
 801eeec:	4310      	orrs	r0, r2
 801eeee:	f84a 0b04 	str.w	r0, [sl], #4
 801eef2:	f853 2b04 	ldr.w	r2, [r3], #4
 801eef6:	459c      	cmp	ip, r3
 801eef8:	fa22 f20e 	lsr.w	r2, r2, lr
 801eefc:	d8f3      	bhi.n	801eee6 <__lshift+0x6e>
 801eefe:	ebac 0304 	sub.w	r3, ip, r4
 801ef02:	3b15      	subs	r3, #21
 801ef04:	f023 0303 	bic.w	r3, r3, #3
 801ef08:	3304      	adds	r3, #4
 801ef0a:	f104 0015 	add.w	r0, r4, #21
 801ef0e:	4584      	cmp	ip, r0
 801ef10:	bf38      	it	cc
 801ef12:	2304      	movcc	r3, #4
 801ef14:	50ca      	str	r2, [r1, r3]
 801ef16:	b10a      	cbz	r2, 801ef1c <__lshift+0xa4>
 801ef18:	f108 0602 	add.w	r6, r8, #2
 801ef1c:	3e01      	subs	r6, #1
 801ef1e:	4638      	mov	r0, r7
 801ef20:	612e      	str	r6, [r5, #16]
 801ef22:	4621      	mov	r1, r4
 801ef24:	f7ff fdda 	bl	801eadc <_Bfree>
 801ef28:	4628      	mov	r0, r5
 801ef2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ef2e:	f842 0f04 	str.w	r0, [r2, #4]!
 801ef32:	3301      	adds	r3, #1
 801ef34:	e7c5      	b.n	801eec2 <__lshift+0x4a>
 801ef36:	3904      	subs	r1, #4
 801ef38:	f853 2b04 	ldr.w	r2, [r3], #4
 801ef3c:	f841 2f04 	str.w	r2, [r1, #4]!
 801ef40:	459c      	cmp	ip, r3
 801ef42:	d8f9      	bhi.n	801ef38 <__lshift+0xc0>
 801ef44:	e7ea      	b.n	801ef1c <__lshift+0xa4>
 801ef46:	bf00      	nop
 801ef48:	08022c8b 	.word	0x08022c8b
 801ef4c:	08022c9c 	.word	0x08022c9c

0801ef50 <__mcmp>:
 801ef50:	690a      	ldr	r2, [r1, #16]
 801ef52:	4603      	mov	r3, r0
 801ef54:	6900      	ldr	r0, [r0, #16]
 801ef56:	1a80      	subs	r0, r0, r2
 801ef58:	b530      	push	{r4, r5, lr}
 801ef5a:	d10e      	bne.n	801ef7a <__mcmp+0x2a>
 801ef5c:	3314      	adds	r3, #20
 801ef5e:	3114      	adds	r1, #20
 801ef60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801ef64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801ef68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801ef6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801ef70:	4295      	cmp	r5, r2
 801ef72:	d003      	beq.n	801ef7c <__mcmp+0x2c>
 801ef74:	d205      	bcs.n	801ef82 <__mcmp+0x32>
 801ef76:	f04f 30ff 	mov.w	r0, #4294967295
 801ef7a:	bd30      	pop	{r4, r5, pc}
 801ef7c:	42a3      	cmp	r3, r4
 801ef7e:	d3f3      	bcc.n	801ef68 <__mcmp+0x18>
 801ef80:	e7fb      	b.n	801ef7a <__mcmp+0x2a>
 801ef82:	2001      	movs	r0, #1
 801ef84:	e7f9      	b.n	801ef7a <__mcmp+0x2a>
	...

0801ef88 <__mdiff>:
 801ef88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef8c:	4689      	mov	r9, r1
 801ef8e:	4606      	mov	r6, r0
 801ef90:	4611      	mov	r1, r2
 801ef92:	4648      	mov	r0, r9
 801ef94:	4614      	mov	r4, r2
 801ef96:	f7ff ffdb 	bl	801ef50 <__mcmp>
 801ef9a:	1e05      	subs	r5, r0, #0
 801ef9c:	d112      	bne.n	801efc4 <__mdiff+0x3c>
 801ef9e:	4629      	mov	r1, r5
 801efa0:	4630      	mov	r0, r6
 801efa2:	f7ff fd5b 	bl	801ea5c <_Balloc>
 801efa6:	4602      	mov	r2, r0
 801efa8:	b928      	cbnz	r0, 801efb6 <__mdiff+0x2e>
 801efaa:	4b3f      	ldr	r3, [pc, #252]	@ (801f0a8 <__mdiff+0x120>)
 801efac:	f240 2137 	movw	r1, #567	@ 0x237
 801efb0:	483e      	ldr	r0, [pc, #248]	@ (801f0ac <__mdiff+0x124>)
 801efb2:	f7fe fe55 	bl	801dc60 <__assert_func>
 801efb6:	2301      	movs	r3, #1
 801efb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801efbc:	4610      	mov	r0, r2
 801efbe:	b003      	add	sp, #12
 801efc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801efc4:	bfbc      	itt	lt
 801efc6:	464b      	movlt	r3, r9
 801efc8:	46a1      	movlt	r9, r4
 801efca:	4630      	mov	r0, r6
 801efcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801efd0:	bfba      	itte	lt
 801efd2:	461c      	movlt	r4, r3
 801efd4:	2501      	movlt	r5, #1
 801efd6:	2500      	movge	r5, #0
 801efd8:	f7ff fd40 	bl	801ea5c <_Balloc>
 801efdc:	4602      	mov	r2, r0
 801efde:	b918      	cbnz	r0, 801efe8 <__mdiff+0x60>
 801efe0:	4b31      	ldr	r3, [pc, #196]	@ (801f0a8 <__mdiff+0x120>)
 801efe2:	f240 2145 	movw	r1, #581	@ 0x245
 801efe6:	e7e3      	b.n	801efb0 <__mdiff+0x28>
 801efe8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801efec:	6926      	ldr	r6, [r4, #16]
 801efee:	60c5      	str	r5, [r0, #12]
 801eff0:	f109 0310 	add.w	r3, r9, #16
 801eff4:	f109 0514 	add.w	r5, r9, #20
 801eff8:	f104 0e14 	add.w	lr, r4, #20
 801effc:	f100 0b14 	add.w	fp, r0, #20
 801f000:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801f004:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801f008:	9301      	str	r3, [sp, #4]
 801f00a:	46d9      	mov	r9, fp
 801f00c:	f04f 0c00 	mov.w	ip, #0
 801f010:	9b01      	ldr	r3, [sp, #4]
 801f012:	f85e 0b04 	ldr.w	r0, [lr], #4
 801f016:	f853 af04 	ldr.w	sl, [r3, #4]!
 801f01a:	9301      	str	r3, [sp, #4]
 801f01c:	fa1f f38a 	uxth.w	r3, sl
 801f020:	4619      	mov	r1, r3
 801f022:	b283      	uxth	r3, r0
 801f024:	1acb      	subs	r3, r1, r3
 801f026:	0c00      	lsrs	r0, r0, #16
 801f028:	4463      	add	r3, ip
 801f02a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801f02e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801f032:	b29b      	uxth	r3, r3
 801f034:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801f038:	4576      	cmp	r6, lr
 801f03a:	f849 3b04 	str.w	r3, [r9], #4
 801f03e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f042:	d8e5      	bhi.n	801f010 <__mdiff+0x88>
 801f044:	1b33      	subs	r3, r6, r4
 801f046:	3b15      	subs	r3, #21
 801f048:	f023 0303 	bic.w	r3, r3, #3
 801f04c:	3415      	adds	r4, #21
 801f04e:	3304      	adds	r3, #4
 801f050:	42a6      	cmp	r6, r4
 801f052:	bf38      	it	cc
 801f054:	2304      	movcc	r3, #4
 801f056:	441d      	add	r5, r3
 801f058:	445b      	add	r3, fp
 801f05a:	461e      	mov	r6, r3
 801f05c:	462c      	mov	r4, r5
 801f05e:	4544      	cmp	r4, r8
 801f060:	d30e      	bcc.n	801f080 <__mdiff+0xf8>
 801f062:	f108 0103 	add.w	r1, r8, #3
 801f066:	1b49      	subs	r1, r1, r5
 801f068:	f021 0103 	bic.w	r1, r1, #3
 801f06c:	3d03      	subs	r5, #3
 801f06e:	45a8      	cmp	r8, r5
 801f070:	bf38      	it	cc
 801f072:	2100      	movcc	r1, #0
 801f074:	440b      	add	r3, r1
 801f076:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f07a:	b191      	cbz	r1, 801f0a2 <__mdiff+0x11a>
 801f07c:	6117      	str	r7, [r2, #16]
 801f07e:	e79d      	b.n	801efbc <__mdiff+0x34>
 801f080:	f854 1b04 	ldr.w	r1, [r4], #4
 801f084:	46e6      	mov	lr, ip
 801f086:	0c08      	lsrs	r0, r1, #16
 801f088:	fa1c fc81 	uxtah	ip, ip, r1
 801f08c:	4471      	add	r1, lr
 801f08e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801f092:	b289      	uxth	r1, r1
 801f094:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801f098:	f846 1b04 	str.w	r1, [r6], #4
 801f09c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f0a0:	e7dd      	b.n	801f05e <__mdiff+0xd6>
 801f0a2:	3f01      	subs	r7, #1
 801f0a4:	e7e7      	b.n	801f076 <__mdiff+0xee>
 801f0a6:	bf00      	nop
 801f0a8:	08022c8b 	.word	0x08022c8b
 801f0ac:	08022c9c 	.word	0x08022c9c

0801f0b0 <__d2b>:
 801f0b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801f0b4:	460f      	mov	r7, r1
 801f0b6:	2101      	movs	r1, #1
 801f0b8:	ec59 8b10 	vmov	r8, r9, d0
 801f0bc:	4616      	mov	r6, r2
 801f0be:	f7ff fccd 	bl	801ea5c <_Balloc>
 801f0c2:	4604      	mov	r4, r0
 801f0c4:	b930      	cbnz	r0, 801f0d4 <__d2b+0x24>
 801f0c6:	4602      	mov	r2, r0
 801f0c8:	4b23      	ldr	r3, [pc, #140]	@ (801f158 <__d2b+0xa8>)
 801f0ca:	4824      	ldr	r0, [pc, #144]	@ (801f15c <__d2b+0xac>)
 801f0cc:	f240 310f 	movw	r1, #783	@ 0x30f
 801f0d0:	f7fe fdc6 	bl	801dc60 <__assert_func>
 801f0d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801f0d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f0dc:	b10d      	cbz	r5, 801f0e2 <__d2b+0x32>
 801f0de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f0e2:	9301      	str	r3, [sp, #4]
 801f0e4:	f1b8 0300 	subs.w	r3, r8, #0
 801f0e8:	d023      	beq.n	801f132 <__d2b+0x82>
 801f0ea:	4668      	mov	r0, sp
 801f0ec:	9300      	str	r3, [sp, #0]
 801f0ee:	f7ff fd7c 	bl	801ebea <__lo0bits>
 801f0f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 801f0f6:	b1d0      	cbz	r0, 801f12e <__d2b+0x7e>
 801f0f8:	f1c0 0320 	rsb	r3, r0, #32
 801f0fc:	fa02 f303 	lsl.w	r3, r2, r3
 801f100:	430b      	orrs	r3, r1
 801f102:	40c2      	lsrs	r2, r0
 801f104:	6163      	str	r3, [r4, #20]
 801f106:	9201      	str	r2, [sp, #4]
 801f108:	9b01      	ldr	r3, [sp, #4]
 801f10a:	61a3      	str	r3, [r4, #24]
 801f10c:	2b00      	cmp	r3, #0
 801f10e:	bf0c      	ite	eq
 801f110:	2201      	moveq	r2, #1
 801f112:	2202      	movne	r2, #2
 801f114:	6122      	str	r2, [r4, #16]
 801f116:	b1a5      	cbz	r5, 801f142 <__d2b+0x92>
 801f118:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801f11c:	4405      	add	r5, r0
 801f11e:	603d      	str	r5, [r7, #0]
 801f120:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801f124:	6030      	str	r0, [r6, #0]
 801f126:	4620      	mov	r0, r4
 801f128:	b003      	add	sp, #12
 801f12a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f12e:	6161      	str	r1, [r4, #20]
 801f130:	e7ea      	b.n	801f108 <__d2b+0x58>
 801f132:	a801      	add	r0, sp, #4
 801f134:	f7ff fd59 	bl	801ebea <__lo0bits>
 801f138:	9b01      	ldr	r3, [sp, #4]
 801f13a:	6163      	str	r3, [r4, #20]
 801f13c:	3020      	adds	r0, #32
 801f13e:	2201      	movs	r2, #1
 801f140:	e7e8      	b.n	801f114 <__d2b+0x64>
 801f142:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801f146:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801f14a:	6038      	str	r0, [r7, #0]
 801f14c:	6918      	ldr	r0, [r3, #16]
 801f14e:	f7ff fd2d 	bl	801ebac <__hi0bits>
 801f152:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801f156:	e7e5      	b.n	801f124 <__d2b+0x74>
 801f158:	08022c8b 	.word	0x08022c8b
 801f15c:	08022c9c 	.word	0x08022c9c

0801f160 <__sfputc_r>:
 801f160:	6893      	ldr	r3, [r2, #8]
 801f162:	3b01      	subs	r3, #1
 801f164:	2b00      	cmp	r3, #0
 801f166:	b410      	push	{r4}
 801f168:	6093      	str	r3, [r2, #8]
 801f16a:	da08      	bge.n	801f17e <__sfputc_r+0x1e>
 801f16c:	6994      	ldr	r4, [r2, #24]
 801f16e:	42a3      	cmp	r3, r4
 801f170:	db01      	blt.n	801f176 <__sfputc_r+0x16>
 801f172:	290a      	cmp	r1, #10
 801f174:	d103      	bne.n	801f17e <__sfputc_r+0x1e>
 801f176:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f17a:	f7fe bbee 	b.w	801d95a <__swbuf_r>
 801f17e:	6813      	ldr	r3, [r2, #0]
 801f180:	1c58      	adds	r0, r3, #1
 801f182:	6010      	str	r0, [r2, #0]
 801f184:	7019      	strb	r1, [r3, #0]
 801f186:	4608      	mov	r0, r1
 801f188:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f18c:	4770      	bx	lr

0801f18e <__sfputs_r>:
 801f18e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f190:	4606      	mov	r6, r0
 801f192:	460f      	mov	r7, r1
 801f194:	4614      	mov	r4, r2
 801f196:	18d5      	adds	r5, r2, r3
 801f198:	42ac      	cmp	r4, r5
 801f19a:	d101      	bne.n	801f1a0 <__sfputs_r+0x12>
 801f19c:	2000      	movs	r0, #0
 801f19e:	e007      	b.n	801f1b0 <__sfputs_r+0x22>
 801f1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f1a4:	463a      	mov	r2, r7
 801f1a6:	4630      	mov	r0, r6
 801f1a8:	f7ff ffda 	bl	801f160 <__sfputc_r>
 801f1ac:	1c43      	adds	r3, r0, #1
 801f1ae:	d1f3      	bne.n	801f198 <__sfputs_r+0xa>
 801f1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f1b4 <_vfiprintf_r>:
 801f1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f1b8:	460d      	mov	r5, r1
 801f1ba:	b09d      	sub	sp, #116	@ 0x74
 801f1bc:	4614      	mov	r4, r2
 801f1be:	4698      	mov	r8, r3
 801f1c0:	4606      	mov	r6, r0
 801f1c2:	b118      	cbz	r0, 801f1cc <_vfiprintf_r+0x18>
 801f1c4:	6a03      	ldr	r3, [r0, #32]
 801f1c6:	b90b      	cbnz	r3, 801f1cc <_vfiprintf_r+0x18>
 801f1c8:	f7fe fade 	bl	801d788 <__sinit>
 801f1cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f1ce:	07d9      	lsls	r1, r3, #31
 801f1d0:	d405      	bmi.n	801f1de <_vfiprintf_r+0x2a>
 801f1d2:	89ab      	ldrh	r3, [r5, #12]
 801f1d4:	059a      	lsls	r2, r3, #22
 801f1d6:	d402      	bmi.n	801f1de <_vfiprintf_r+0x2a>
 801f1d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f1da:	f7fe fd30 	bl	801dc3e <__retarget_lock_acquire_recursive>
 801f1de:	89ab      	ldrh	r3, [r5, #12]
 801f1e0:	071b      	lsls	r3, r3, #28
 801f1e2:	d501      	bpl.n	801f1e8 <_vfiprintf_r+0x34>
 801f1e4:	692b      	ldr	r3, [r5, #16]
 801f1e6:	b99b      	cbnz	r3, 801f210 <_vfiprintf_r+0x5c>
 801f1e8:	4629      	mov	r1, r5
 801f1ea:	4630      	mov	r0, r6
 801f1ec:	f7fe fbf4 	bl	801d9d8 <__swsetup_r>
 801f1f0:	b170      	cbz	r0, 801f210 <_vfiprintf_r+0x5c>
 801f1f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f1f4:	07dc      	lsls	r4, r3, #31
 801f1f6:	d504      	bpl.n	801f202 <_vfiprintf_r+0x4e>
 801f1f8:	f04f 30ff 	mov.w	r0, #4294967295
 801f1fc:	b01d      	add	sp, #116	@ 0x74
 801f1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f202:	89ab      	ldrh	r3, [r5, #12]
 801f204:	0598      	lsls	r0, r3, #22
 801f206:	d4f7      	bmi.n	801f1f8 <_vfiprintf_r+0x44>
 801f208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f20a:	f7fe fd19 	bl	801dc40 <__retarget_lock_release_recursive>
 801f20e:	e7f3      	b.n	801f1f8 <_vfiprintf_r+0x44>
 801f210:	2300      	movs	r3, #0
 801f212:	9309      	str	r3, [sp, #36]	@ 0x24
 801f214:	2320      	movs	r3, #32
 801f216:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f21a:	f8cd 800c 	str.w	r8, [sp, #12]
 801f21e:	2330      	movs	r3, #48	@ 0x30
 801f220:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801f3d0 <_vfiprintf_r+0x21c>
 801f224:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f228:	f04f 0901 	mov.w	r9, #1
 801f22c:	4623      	mov	r3, r4
 801f22e:	469a      	mov	sl, r3
 801f230:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f234:	b10a      	cbz	r2, 801f23a <_vfiprintf_r+0x86>
 801f236:	2a25      	cmp	r2, #37	@ 0x25
 801f238:	d1f9      	bne.n	801f22e <_vfiprintf_r+0x7a>
 801f23a:	ebba 0b04 	subs.w	fp, sl, r4
 801f23e:	d00b      	beq.n	801f258 <_vfiprintf_r+0xa4>
 801f240:	465b      	mov	r3, fp
 801f242:	4622      	mov	r2, r4
 801f244:	4629      	mov	r1, r5
 801f246:	4630      	mov	r0, r6
 801f248:	f7ff ffa1 	bl	801f18e <__sfputs_r>
 801f24c:	3001      	adds	r0, #1
 801f24e:	f000 80a7 	beq.w	801f3a0 <_vfiprintf_r+0x1ec>
 801f252:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f254:	445a      	add	r2, fp
 801f256:	9209      	str	r2, [sp, #36]	@ 0x24
 801f258:	f89a 3000 	ldrb.w	r3, [sl]
 801f25c:	2b00      	cmp	r3, #0
 801f25e:	f000 809f 	beq.w	801f3a0 <_vfiprintf_r+0x1ec>
 801f262:	2300      	movs	r3, #0
 801f264:	f04f 32ff 	mov.w	r2, #4294967295
 801f268:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f26c:	f10a 0a01 	add.w	sl, sl, #1
 801f270:	9304      	str	r3, [sp, #16]
 801f272:	9307      	str	r3, [sp, #28]
 801f274:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f278:	931a      	str	r3, [sp, #104]	@ 0x68
 801f27a:	4654      	mov	r4, sl
 801f27c:	2205      	movs	r2, #5
 801f27e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f282:	4853      	ldr	r0, [pc, #332]	@ (801f3d0 <_vfiprintf_r+0x21c>)
 801f284:	f7e1 f844 	bl	8000310 <memchr>
 801f288:	9a04      	ldr	r2, [sp, #16]
 801f28a:	b9d8      	cbnz	r0, 801f2c4 <_vfiprintf_r+0x110>
 801f28c:	06d1      	lsls	r1, r2, #27
 801f28e:	bf44      	itt	mi
 801f290:	2320      	movmi	r3, #32
 801f292:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f296:	0713      	lsls	r3, r2, #28
 801f298:	bf44      	itt	mi
 801f29a:	232b      	movmi	r3, #43	@ 0x2b
 801f29c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f2a0:	f89a 3000 	ldrb.w	r3, [sl]
 801f2a4:	2b2a      	cmp	r3, #42	@ 0x2a
 801f2a6:	d015      	beq.n	801f2d4 <_vfiprintf_r+0x120>
 801f2a8:	9a07      	ldr	r2, [sp, #28]
 801f2aa:	4654      	mov	r4, sl
 801f2ac:	2000      	movs	r0, #0
 801f2ae:	f04f 0c0a 	mov.w	ip, #10
 801f2b2:	4621      	mov	r1, r4
 801f2b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f2b8:	3b30      	subs	r3, #48	@ 0x30
 801f2ba:	2b09      	cmp	r3, #9
 801f2bc:	d94b      	bls.n	801f356 <_vfiprintf_r+0x1a2>
 801f2be:	b1b0      	cbz	r0, 801f2ee <_vfiprintf_r+0x13a>
 801f2c0:	9207      	str	r2, [sp, #28]
 801f2c2:	e014      	b.n	801f2ee <_vfiprintf_r+0x13a>
 801f2c4:	eba0 0308 	sub.w	r3, r0, r8
 801f2c8:	fa09 f303 	lsl.w	r3, r9, r3
 801f2cc:	4313      	orrs	r3, r2
 801f2ce:	9304      	str	r3, [sp, #16]
 801f2d0:	46a2      	mov	sl, r4
 801f2d2:	e7d2      	b.n	801f27a <_vfiprintf_r+0xc6>
 801f2d4:	9b03      	ldr	r3, [sp, #12]
 801f2d6:	1d19      	adds	r1, r3, #4
 801f2d8:	681b      	ldr	r3, [r3, #0]
 801f2da:	9103      	str	r1, [sp, #12]
 801f2dc:	2b00      	cmp	r3, #0
 801f2de:	bfbb      	ittet	lt
 801f2e0:	425b      	neglt	r3, r3
 801f2e2:	f042 0202 	orrlt.w	r2, r2, #2
 801f2e6:	9307      	strge	r3, [sp, #28]
 801f2e8:	9307      	strlt	r3, [sp, #28]
 801f2ea:	bfb8      	it	lt
 801f2ec:	9204      	strlt	r2, [sp, #16]
 801f2ee:	7823      	ldrb	r3, [r4, #0]
 801f2f0:	2b2e      	cmp	r3, #46	@ 0x2e
 801f2f2:	d10a      	bne.n	801f30a <_vfiprintf_r+0x156>
 801f2f4:	7863      	ldrb	r3, [r4, #1]
 801f2f6:	2b2a      	cmp	r3, #42	@ 0x2a
 801f2f8:	d132      	bne.n	801f360 <_vfiprintf_r+0x1ac>
 801f2fa:	9b03      	ldr	r3, [sp, #12]
 801f2fc:	1d1a      	adds	r2, r3, #4
 801f2fe:	681b      	ldr	r3, [r3, #0]
 801f300:	9203      	str	r2, [sp, #12]
 801f302:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f306:	3402      	adds	r4, #2
 801f308:	9305      	str	r3, [sp, #20]
 801f30a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801f3e0 <_vfiprintf_r+0x22c>
 801f30e:	7821      	ldrb	r1, [r4, #0]
 801f310:	2203      	movs	r2, #3
 801f312:	4650      	mov	r0, sl
 801f314:	f7e0 fffc 	bl	8000310 <memchr>
 801f318:	b138      	cbz	r0, 801f32a <_vfiprintf_r+0x176>
 801f31a:	9b04      	ldr	r3, [sp, #16]
 801f31c:	eba0 000a 	sub.w	r0, r0, sl
 801f320:	2240      	movs	r2, #64	@ 0x40
 801f322:	4082      	lsls	r2, r0
 801f324:	4313      	orrs	r3, r2
 801f326:	3401      	adds	r4, #1
 801f328:	9304      	str	r3, [sp, #16]
 801f32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f32e:	4829      	ldr	r0, [pc, #164]	@ (801f3d4 <_vfiprintf_r+0x220>)
 801f330:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f334:	2206      	movs	r2, #6
 801f336:	f7e0 ffeb 	bl	8000310 <memchr>
 801f33a:	2800      	cmp	r0, #0
 801f33c:	d03f      	beq.n	801f3be <_vfiprintf_r+0x20a>
 801f33e:	4b26      	ldr	r3, [pc, #152]	@ (801f3d8 <_vfiprintf_r+0x224>)
 801f340:	bb1b      	cbnz	r3, 801f38a <_vfiprintf_r+0x1d6>
 801f342:	9b03      	ldr	r3, [sp, #12]
 801f344:	3307      	adds	r3, #7
 801f346:	f023 0307 	bic.w	r3, r3, #7
 801f34a:	3308      	adds	r3, #8
 801f34c:	9303      	str	r3, [sp, #12]
 801f34e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f350:	443b      	add	r3, r7
 801f352:	9309      	str	r3, [sp, #36]	@ 0x24
 801f354:	e76a      	b.n	801f22c <_vfiprintf_r+0x78>
 801f356:	fb0c 3202 	mla	r2, ip, r2, r3
 801f35a:	460c      	mov	r4, r1
 801f35c:	2001      	movs	r0, #1
 801f35e:	e7a8      	b.n	801f2b2 <_vfiprintf_r+0xfe>
 801f360:	2300      	movs	r3, #0
 801f362:	3401      	adds	r4, #1
 801f364:	9305      	str	r3, [sp, #20]
 801f366:	4619      	mov	r1, r3
 801f368:	f04f 0c0a 	mov.w	ip, #10
 801f36c:	4620      	mov	r0, r4
 801f36e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f372:	3a30      	subs	r2, #48	@ 0x30
 801f374:	2a09      	cmp	r2, #9
 801f376:	d903      	bls.n	801f380 <_vfiprintf_r+0x1cc>
 801f378:	2b00      	cmp	r3, #0
 801f37a:	d0c6      	beq.n	801f30a <_vfiprintf_r+0x156>
 801f37c:	9105      	str	r1, [sp, #20]
 801f37e:	e7c4      	b.n	801f30a <_vfiprintf_r+0x156>
 801f380:	fb0c 2101 	mla	r1, ip, r1, r2
 801f384:	4604      	mov	r4, r0
 801f386:	2301      	movs	r3, #1
 801f388:	e7f0      	b.n	801f36c <_vfiprintf_r+0x1b8>
 801f38a:	ab03      	add	r3, sp, #12
 801f38c:	9300      	str	r3, [sp, #0]
 801f38e:	462a      	mov	r2, r5
 801f390:	4b12      	ldr	r3, [pc, #72]	@ (801f3dc <_vfiprintf_r+0x228>)
 801f392:	a904      	add	r1, sp, #16
 801f394:	4630      	mov	r0, r6
 801f396:	f7fd fdc3 	bl	801cf20 <_printf_float>
 801f39a:	4607      	mov	r7, r0
 801f39c:	1c78      	adds	r0, r7, #1
 801f39e:	d1d6      	bne.n	801f34e <_vfiprintf_r+0x19a>
 801f3a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f3a2:	07d9      	lsls	r1, r3, #31
 801f3a4:	d405      	bmi.n	801f3b2 <_vfiprintf_r+0x1fe>
 801f3a6:	89ab      	ldrh	r3, [r5, #12]
 801f3a8:	059a      	lsls	r2, r3, #22
 801f3aa:	d402      	bmi.n	801f3b2 <_vfiprintf_r+0x1fe>
 801f3ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f3ae:	f7fe fc47 	bl	801dc40 <__retarget_lock_release_recursive>
 801f3b2:	89ab      	ldrh	r3, [r5, #12]
 801f3b4:	065b      	lsls	r3, r3, #25
 801f3b6:	f53f af1f 	bmi.w	801f1f8 <_vfiprintf_r+0x44>
 801f3ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f3bc:	e71e      	b.n	801f1fc <_vfiprintf_r+0x48>
 801f3be:	ab03      	add	r3, sp, #12
 801f3c0:	9300      	str	r3, [sp, #0]
 801f3c2:	462a      	mov	r2, r5
 801f3c4:	4b05      	ldr	r3, [pc, #20]	@ (801f3dc <_vfiprintf_r+0x228>)
 801f3c6:	a904      	add	r1, sp, #16
 801f3c8:	4630      	mov	r0, r6
 801f3ca:	f7fe f831 	bl	801d430 <_printf_i>
 801f3ce:	e7e4      	b.n	801f39a <_vfiprintf_r+0x1e6>
 801f3d0:	08022df8 	.word	0x08022df8
 801f3d4:	08022e02 	.word	0x08022e02
 801f3d8:	0801cf21 	.word	0x0801cf21
 801f3dc:	0801f18f 	.word	0x0801f18f
 801f3e0:	08022dfe 	.word	0x08022dfe

0801f3e4 <__sflush_r>:
 801f3e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f3ec:	0716      	lsls	r6, r2, #28
 801f3ee:	4605      	mov	r5, r0
 801f3f0:	460c      	mov	r4, r1
 801f3f2:	d454      	bmi.n	801f49e <__sflush_r+0xba>
 801f3f4:	684b      	ldr	r3, [r1, #4]
 801f3f6:	2b00      	cmp	r3, #0
 801f3f8:	dc02      	bgt.n	801f400 <__sflush_r+0x1c>
 801f3fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f3fc:	2b00      	cmp	r3, #0
 801f3fe:	dd48      	ble.n	801f492 <__sflush_r+0xae>
 801f400:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f402:	2e00      	cmp	r6, #0
 801f404:	d045      	beq.n	801f492 <__sflush_r+0xae>
 801f406:	2300      	movs	r3, #0
 801f408:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f40c:	682f      	ldr	r7, [r5, #0]
 801f40e:	6a21      	ldr	r1, [r4, #32]
 801f410:	602b      	str	r3, [r5, #0]
 801f412:	d030      	beq.n	801f476 <__sflush_r+0x92>
 801f414:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f416:	89a3      	ldrh	r3, [r4, #12]
 801f418:	0759      	lsls	r1, r3, #29
 801f41a:	d505      	bpl.n	801f428 <__sflush_r+0x44>
 801f41c:	6863      	ldr	r3, [r4, #4]
 801f41e:	1ad2      	subs	r2, r2, r3
 801f420:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f422:	b10b      	cbz	r3, 801f428 <__sflush_r+0x44>
 801f424:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f426:	1ad2      	subs	r2, r2, r3
 801f428:	2300      	movs	r3, #0
 801f42a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f42c:	6a21      	ldr	r1, [r4, #32]
 801f42e:	4628      	mov	r0, r5
 801f430:	47b0      	blx	r6
 801f432:	1c43      	adds	r3, r0, #1
 801f434:	89a3      	ldrh	r3, [r4, #12]
 801f436:	d106      	bne.n	801f446 <__sflush_r+0x62>
 801f438:	6829      	ldr	r1, [r5, #0]
 801f43a:	291d      	cmp	r1, #29
 801f43c:	d82b      	bhi.n	801f496 <__sflush_r+0xb2>
 801f43e:	4a2a      	ldr	r2, [pc, #168]	@ (801f4e8 <__sflush_r+0x104>)
 801f440:	410a      	asrs	r2, r1
 801f442:	07d6      	lsls	r6, r2, #31
 801f444:	d427      	bmi.n	801f496 <__sflush_r+0xb2>
 801f446:	2200      	movs	r2, #0
 801f448:	6062      	str	r2, [r4, #4]
 801f44a:	04d9      	lsls	r1, r3, #19
 801f44c:	6922      	ldr	r2, [r4, #16]
 801f44e:	6022      	str	r2, [r4, #0]
 801f450:	d504      	bpl.n	801f45c <__sflush_r+0x78>
 801f452:	1c42      	adds	r2, r0, #1
 801f454:	d101      	bne.n	801f45a <__sflush_r+0x76>
 801f456:	682b      	ldr	r3, [r5, #0]
 801f458:	b903      	cbnz	r3, 801f45c <__sflush_r+0x78>
 801f45a:	6560      	str	r0, [r4, #84]	@ 0x54
 801f45c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f45e:	602f      	str	r7, [r5, #0]
 801f460:	b1b9      	cbz	r1, 801f492 <__sflush_r+0xae>
 801f462:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f466:	4299      	cmp	r1, r3
 801f468:	d002      	beq.n	801f470 <__sflush_r+0x8c>
 801f46a:	4628      	mov	r0, r5
 801f46c:	f7ff f9f6 	bl	801e85c <_free_r>
 801f470:	2300      	movs	r3, #0
 801f472:	6363      	str	r3, [r4, #52]	@ 0x34
 801f474:	e00d      	b.n	801f492 <__sflush_r+0xae>
 801f476:	2301      	movs	r3, #1
 801f478:	4628      	mov	r0, r5
 801f47a:	47b0      	blx	r6
 801f47c:	4602      	mov	r2, r0
 801f47e:	1c50      	adds	r0, r2, #1
 801f480:	d1c9      	bne.n	801f416 <__sflush_r+0x32>
 801f482:	682b      	ldr	r3, [r5, #0]
 801f484:	2b00      	cmp	r3, #0
 801f486:	d0c6      	beq.n	801f416 <__sflush_r+0x32>
 801f488:	2b1d      	cmp	r3, #29
 801f48a:	d001      	beq.n	801f490 <__sflush_r+0xac>
 801f48c:	2b16      	cmp	r3, #22
 801f48e:	d11e      	bne.n	801f4ce <__sflush_r+0xea>
 801f490:	602f      	str	r7, [r5, #0]
 801f492:	2000      	movs	r0, #0
 801f494:	e022      	b.n	801f4dc <__sflush_r+0xf8>
 801f496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f49a:	b21b      	sxth	r3, r3
 801f49c:	e01b      	b.n	801f4d6 <__sflush_r+0xf2>
 801f49e:	690f      	ldr	r7, [r1, #16]
 801f4a0:	2f00      	cmp	r7, #0
 801f4a2:	d0f6      	beq.n	801f492 <__sflush_r+0xae>
 801f4a4:	0793      	lsls	r3, r2, #30
 801f4a6:	680e      	ldr	r6, [r1, #0]
 801f4a8:	bf08      	it	eq
 801f4aa:	694b      	ldreq	r3, [r1, #20]
 801f4ac:	600f      	str	r7, [r1, #0]
 801f4ae:	bf18      	it	ne
 801f4b0:	2300      	movne	r3, #0
 801f4b2:	eba6 0807 	sub.w	r8, r6, r7
 801f4b6:	608b      	str	r3, [r1, #8]
 801f4b8:	f1b8 0f00 	cmp.w	r8, #0
 801f4bc:	dde9      	ble.n	801f492 <__sflush_r+0xae>
 801f4be:	6a21      	ldr	r1, [r4, #32]
 801f4c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f4c2:	4643      	mov	r3, r8
 801f4c4:	463a      	mov	r2, r7
 801f4c6:	4628      	mov	r0, r5
 801f4c8:	47b0      	blx	r6
 801f4ca:	2800      	cmp	r0, #0
 801f4cc:	dc08      	bgt.n	801f4e0 <__sflush_r+0xfc>
 801f4ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f4d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f4d6:	81a3      	strh	r3, [r4, #12]
 801f4d8:	f04f 30ff 	mov.w	r0, #4294967295
 801f4dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f4e0:	4407      	add	r7, r0
 801f4e2:	eba8 0800 	sub.w	r8, r8, r0
 801f4e6:	e7e7      	b.n	801f4b8 <__sflush_r+0xd4>
 801f4e8:	dfbffffe 	.word	0xdfbffffe

0801f4ec <_fflush_r>:
 801f4ec:	b538      	push	{r3, r4, r5, lr}
 801f4ee:	690b      	ldr	r3, [r1, #16]
 801f4f0:	4605      	mov	r5, r0
 801f4f2:	460c      	mov	r4, r1
 801f4f4:	b913      	cbnz	r3, 801f4fc <_fflush_r+0x10>
 801f4f6:	2500      	movs	r5, #0
 801f4f8:	4628      	mov	r0, r5
 801f4fa:	bd38      	pop	{r3, r4, r5, pc}
 801f4fc:	b118      	cbz	r0, 801f506 <_fflush_r+0x1a>
 801f4fe:	6a03      	ldr	r3, [r0, #32]
 801f500:	b90b      	cbnz	r3, 801f506 <_fflush_r+0x1a>
 801f502:	f7fe f941 	bl	801d788 <__sinit>
 801f506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f50a:	2b00      	cmp	r3, #0
 801f50c:	d0f3      	beq.n	801f4f6 <_fflush_r+0xa>
 801f50e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f510:	07d0      	lsls	r0, r2, #31
 801f512:	d404      	bmi.n	801f51e <_fflush_r+0x32>
 801f514:	0599      	lsls	r1, r3, #22
 801f516:	d402      	bmi.n	801f51e <_fflush_r+0x32>
 801f518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f51a:	f7fe fb90 	bl	801dc3e <__retarget_lock_acquire_recursive>
 801f51e:	4628      	mov	r0, r5
 801f520:	4621      	mov	r1, r4
 801f522:	f7ff ff5f 	bl	801f3e4 <__sflush_r>
 801f526:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f528:	07da      	lsls	r2, r3, #31
 801f52a:	4605      	mov	r5, r0
 801f52c:	d4e4      	bmi.n	801f4f8 <_fflush_r+0xc>
 801f52e:	89a3      	ldrh	r3, [r4, #12]
 801f530:	059b      	lsls	r3, r3, #22
 801f532:	d4e1      	bmi.n	801f4f8 <_fflush_r+0xc>
 801f534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f536:	f7fe fb83 	bl	801dc40 <__retarget_lock_release_recursive>
 801f53a:	e7dd      	b.n	801f4f8 <_fflush_r+0xc>

0801f53c <fiprintf>:
 801f53c:	b40e      	push	{r1, r2, r3}
 801f53e:	b503      	push	{r0, r1, lr}
 801f540:	4601      	mov	r1, r0
 801f542:	ab03      	add	r3, sp, #12
 801f544:	4805      	ldr	r0, [pc, #20]	@ (801f55c <fiprintf+0x20>)
 801f546:	f853 2b04 	ldr.w	r2, [r3], #4
 801f54a:	6800      	ldr	r0, [r0, #0]
 801f54c:	9301      	str	r3, [sp, #4]
 801f54e:	f7ff fe31 	bl	801f1b4 <_vfiprintf_r>
 801f552:	b002      	add	sp, #8
 801f554:	f85d eb04 	ldr.w	lr, [sp], #4
 801f558:	b003      	add	sp, #12
 801f55a:	4770      	bx	lr
 801f55c:	24000044 	.word	0x24000044

0801f560 <__swhatbuf_r>:
 801f560:	b570      	push	{r4, r5, r6, lr}
 801f562:	460c      	mov	r4, r1
 801f564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f568:	2900      	cmp	r1, #0
 801f56a:	b096      	sub	sp, #88	@ 0x58
 801f56c:	4615      	mov	r5, r2
 801f56e:	461e      	mov	r6, r3
 801f570:	da0d      	bge.n	801f58e <__swhatbuf_r+0x2e>
 801f572:	89a3      	ldrh	r3, [r4, #12]
 801f574:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f578:	f04f 0100 	mov.w	r1, #0
 801f57c:	bf14      	ite	ne
 801f57e:	2340      	movne	r3, #64	@ 0x40
 801f580:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f584:	2000      	movs	r0, #0
 801f586:	6031      	str	r1, [r6, #0]
 801f588:	602b      	str	r3, [r5, #0]
 801f58a:	b016      	add	sp, #88	@ 0x58
 801f58c:	bd70      	pop	{r4, r5, r6, pc}
 801f58e:	466a      	mov	r2, sp
 801f590:	f000 f848 	bl	801f624 <_fstat_r>
 801f594:	2800      	cmp	r0, #0
 801f596:	dbec      	blt.n	801f572 <__swhatbuf_r+0x12>
 801f598:	9901      	ldr	r1, [sp, #4]
 801f59a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f59e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f5a2:	4259      	negs	r1, r3
 801f5a4:	4159      	adcs	r1, r3
 801f5a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f5aa:	e7eb      	b.n	801f584 <__swhatbuf_r+0x24>

0801f5ac <__smakebuf_r>:
 801f5ac:	898b      	ldrh	r3, [r1, #12]
 801f5ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f5b0:	079d      	lsls	r5, r3, #30
 801f5b2:	4606      	mov	r6, r0
 801f5b4:	460c      	mov	r4, r1
 801f5b6:	d507      	bpl.n	801f5c8 <__smakebuf_r+0x1c>
 801f5b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f5bc:	6023      	str	r3, [r4, #0]
 801f5be:	6123      	str	r3, [r4, #16]
 801f5c0:	2301      	movs	r3, #1
 801f5c2:	6163      	str	r3, [r4, #20]
 801f5c4:	b003      	add	sp, #12
 801f5c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f5c8:	ab01      	add	r3, sp, #4
 801f5ca:	466a      	mov	r2, sp
 801f5cc:	f7ff ffc8 	bl	801f560 <__swhatbuf_r>
 801f5d0:	9f00      	ldr	r7, [sp, #0]
 801f5d2:	4605      	mov	r5, r0
 801f5d4:	4639      	mov	r1, r7
 801f5d6:	4630      	mov	r0, r6
 801f5d8:	f7ff f9b4 	bl	801e944 <_malloc_r>
 801f5dc:	b948      	cbnz	r0, 801f5f2 <__smakebuf_r+0x46>
 801f5de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f5e2:	059a      	lsls	r2, r3, #22
 801f5e4:	d4ee      	bmi.n	801f5c4 <__smakebuf_r+0x18>
 801f5e6:	f023 0303 	bic.w	r3, r3, #3
 801f5ea:	f043 0302 	orr.w	r3, r3, #2
 801f5ee:	81a3      	strh	r3, [r4, #12]
 801f5f0:	e7e2      	b.n	801f5b8 <__smakebuf_r+0xc>
 801f5f2:	89a3      	ldrh	r3, [r4, #12]
 801f5f4:	6020      	str	r0, [r4, #0]
 801f5f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f5fa:	81a3      	strh	r3, [r4, #12]
 801f5fc:	9b01      	ldr	r3, [sp, #4]
 801f5fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f602:	b15b      	cbz	r3, 801f61c <__smakebuf_r+0x70>
 801f604:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f608:	4630      	mov	r0, r6
 801f60a:	f000 f81d 	bl	801f648 <_isatty_r>
 801f60e:	b128      	cbz	r0, 801f61c <__smakebuf_r+0x70>
 801f610:	89a3      	ldrh	r3, [r4, #12]
 801f612:	f023 0303 	bic.w	r3, r3, #3
 801f616:	f043 0301 	orr.w	r3, r3, #1
 801f61a:	81a3      	strh	r3, [r4, #12]
 801f61c:	89a3      	ldrh	r3, [r4, #12]
 801f61e:	431d      	orrs	r5, r3
 801f620:	81a5      	strh	r5, [r4, #12]
 801f622:	e7cf      	b.n	801f5c4 <__smakebuf_r+0x18>

0801f624 <_fstat_r>:
 801f624:	b538      	push	{r3, r4, r5, lr}
 801f626:	4d07      	ldr	r5, [pc, #28]	@ (801f644 <_fstat_r+0x20>)
 801f628:	2300      	movs	r3, #0
 801f62a:	4604      	mov	r4, r0
 801f62c:	4608      	mov	r0, r1
 801f62e:	4611      	mov	r1, r2
 801f630:	602b      	str	r3, [r5, #0]
 801f632:	f7e2 f8f9 	bl	8001828 <_fstat>
 801f636:	1c43      	adds	r3, r0, #1
 801f638:	d102      	bne.n	801f640 <_fstat_r+0x1c>
 801f63a:	682b      	ldr	r3, [r5, #0]
 801f63c:	b103      	cbz	r3, 801f640 <_fstat_r+0x1c>
 801f63e:	6023      	str	r3, [r4, #0]
 801f640:	bd38      	pop	{r3, r4, r5, pc}
 801f642:	bf00      	nop
 801f644:	2400cf04 	.word	0x2400cf04

0801f648 <_isatty_r>:
 801f648:	b538      	push	{r3, r4, r5, lr}
 801f64a:	4d06      	ldr	r5, [pc, #24]	@ (801f664 <_isatty_r+0x1c>)
 801f64c:	2300      	movs	r3, #0
 801f64e:	4604      	mov	r4, r0
 801f650:	4608      	mov	r0, r1
 801f652:	602b      	str	r3, [r5, #0]
 801f654:	f7e2 f8f8 	bl	8001848 <_isatty>
 801f658:	1c43      	adds	r3, r0, #1
 801f65a:	d102      	bne.n	801f662 <_isatty_r+0x1a>
 801f65c:	682b      	ldr	r3, [r5, #0]
 801f65e:	b103      	cbz	r3, 801f662 <_isatty_r+0x1a>
 801f660:	6023      	str	r3, [r4, #0]
 801f662:	bd38      	pop	{r3, r4, r5, pc}
 801f664:	2400cf04 	.word	0x2400cf04

0801f668 <_sbrk_r>:
 801f668:	b538      	push	{r3, r4, r5, lr}
 801f66a:	4d06      	ldr	r5, [pc, #24]	@ (801f684 <_sbrk_r+0x1c>)
 801f66c:	2300      	movs	r3, #0
 801f66e:	4604      	mov	r4, r0
 801f670:	4608      	mov	r0, r1
 801f672:	602b      	str	r3, [r5, #0]
 801f674:	f7e2 f900 	bl	8001878 <_sbrk>
 801f678:	1c43      	adds	r3, r0, #1
 801f67a:	d102      	bne.n	801f682 <_sbrk_r+0x1a>
 801f67c:	682b      	ldr	r3, [r5, #0]
 801f67e:	b103      	cbz	r3, 801f682 <_sbrk_r+0x1a>
 801f680:	6023      	str	r3, [r4, #0]
 801f682:	bd38      	pop	{r3, r4, r5, pc}
 801f684:	2400cf04 	.word	0x2400cf04

0801f688 <abort>:
 801f688:	b508      	push	{r3, lr}
 801f68a:	2006      	movs	r0, #6
 801f68c:	f000 f85e 	bl	801f74c <raise>
 801f690:	2001      	movs	r0, #1
 801f692:	f7e2 f895 	bl	80017c0 <_exit>

0801f696 <_calloc_r>:
 801f696:	b570      	push	{r4, r5, r6, lr}
 801f698:	fba1 5402 	umull	r5, r4, r1, r2
 801f69c:	b93c      	cbnz	r4, 801f6ae <_calloc_r+0x18>
 801f69e:	4629      	mov	r1, r5
 801f6a0:	f7ff f950 	bl	801e944 <_malloc_r>
 801f6a4:	4606      	mov	r6, r0
 801f6a6:	b928      	cbnz	r0, 801f6b4 <_calloc_r+0x1e>
 801f6a8:	2600      	movs	r6, #0
 801f6aa:	4630      	mov	r0, r6
 801f6ac:	bd70      	pop	{r4, r5, r6, pc}
 801f6ae:	220c      	movs	r2, #12
 801f6b0:	6002      	str	r2, [r0, #0]
 801f6b2:	e7f9      	b.n	801f6a8 <_calloc_r+0x12>
 801f6b4:	462a      	mov	r2, r5
 801f6b6:	4621      	mov	r1, r4
 801f6b8:	f7fe f9f4 	bl	801daa4 <memset>
 801f6bc:	e7f5      	b.n	801f6aa <_calloc_r+0x14>

0801f6be <__ascii_mbtowc>:
 801f6be:	b082      	sub	sp, #8
 801f6c0:	b901      	cbnz	r1, 801f6c4 <__ascii_mbtowc+0x6>
 801f6c2:	a901      	add	r1, sp, #4
 801f6c4:	b142      	cbz	r2, 801f6d8 <__ascii_mbtowc+0x1a>
 801f6c6:	b14b      	cbz	r3, 801f6dc <__ascii_mbtowc+0x1e>
 801f6c8:	7813      	ldrb	r3, [r2, #0]
 801f6ca:	600b      	str	r3, [r1, #0]
 801f6cc:	7812      	ldrb	r2, [r2, #0]
 801f6ce:	1e10      	subs	r0, r2, #0
 801f6d0:	bf18      	it	ne
 801f6d2:	2001      	movne	r0, #1
 801f6d4:	b002      	add	sp, #8
 801f6d6:	4770      	bx	lr
 801f6d8:	4610      	mov	r0, r2
 801f6da:	e7fb      	b.n	801f6d4 <__ascii_mbtowc+0x16>
 801f6dc:	f06f 0001 	mvn.w	r0, #1
 801f6e0:	e7f8      	b.n	801f6d4 <__ascii_mbtowc+0x16>

0801f6e2 <__ascii_wctomb>:
 801f6e2:	4603      	mov	r3, r0
 801f6e4:	4608      	mov	r0, r1
 801f6e6:	b141      	cbz	r1, 801f6fa <__ascii_wctomb+0x18>
 801f6e8:	2aff      	cmp	r2, #255	@ 0xff
 801f6ea:	d904      	bls.n	801f6f6 <__ascii_wctomb+0x14>
 801f6ec:	228a      	movs	r2, #138	@ 0x8a
 801f6ee:	601a      	str	r2, [r3, #0]
 801f6f0:	f04f 30ff 	mov.w	r0, #4294967295
 801f6f4:	4770      	bx	lr
 801f6f6:	700a      	strb	r2, [r1, #0]
 801f6f8:	2001      	movs	r0, #1
 801f6fa:	4770      	bx	lr

0801f6fc <_raise_r>:
 801f6fc:	291f      	cmp	r1, #31
 801f6fe:	b538      	push	{r3, r4, r5, lr}
 801f700:	4605      	mov	r5, r0
 801f702:	460c      	mov	r4, r1
 801f704:	d904      	bls.n	801f710 <_raise_r+0x14>
 801f706:	2316      	movs	r3, #22
 801f708:	6003      	str	r3, [r0, #0]
 801f70a:	f04f 30ff 	mov.w	r0, #4294967295
 801f70e:	bd38      	pop	{r3, r4, r5, pc}
 801f710:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f712:	b112      	cbz	r2, 801f71a <_raise_r+0x1e>
 801f714:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f718:	b94b      	cbnz	r3, 801f72e <_raise_r+0x32>
 801f71a:	4628      	mov	r0, r5
 801f71c:	f000 f830 	bl	801f780 <_getpid_r>
 801f720:	4622      	mov	r2, r4
 801f722:	4601      	mov	r1, r0
 801f724:	4628      	mov	r0, r5
 801f726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f72a:	f000 b817 	b.w	801f75c <_kill_r>
 801f72e:	2b01      	cmp	r3, #1
 801f730:	d00a      	beq.n	801f748 <_raise_r+0x4c>
 801f732:	1c59      	adds	r1, r3, #1
 801f734:	d103      	bne.n	801f73e <_raise_r+0x42>
 801f736:	2316      	movs	r3, #22
 801f738:	6003      	str	r3, [r0, #0]
 801f73a:	2001      	movs	r0, #1
 801f73c:	e7e7      	b.n	801f70e <_raise_r+0x12>
 801f73e:	2100      	movs	r1, #0
 801f740:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f744:	4620      	mov	r0, r4
 801f746:	4798      	blx	r3
 801f748:	2000      	movs	r0, #0
 801f74a:	e7e0      	b.n	801f70e <_raise_r+0x12>

0801f74c <raise>:
 801f74c:	4b02      	ldr	r3, [pc, #8]	@ (801f758 <raise+0xc>)
 801f74e:	4601      	mov	r1, r0
 801f750:	6818      	ldr	r0, [r3, #0]
 801f752:	f7ff bfd3 	b.w	801f6fc <_raise_r>
 801f756:	bf00      	nop
 801f758:	24000044 	.word	0x24000044

0801f75c <_kill_r>:
 801f75c:	b538      	push	{r3, r4, r5, lr}
 801f75e:	4d07      	ldr	r5, [pc, #28]	@ (801f77c <_kill_r+0x20>)
 801f760:	2300      	movs	r3, #0
 801f762:	4604      	mov	r4, r0
 801f764:	4608      	mov	r0, r1
 801f766:	4611      	mov	r1, r2
 801f768:	602b      	str	r3, [r5, #0]
 801f76a:	f7e2 f817 	bl	800179c <_kill>
 801f76e:	1c43      	adds	r3, r0, #1
 801f770:	d102      	bne.n	801f778 <_kill_r+0x1c>
 801f772:	682b      	ldr	r3, [r5, #0]
 801f774:	b103      	cbz	r3, 801f778 <_kill_r+0x1c>
 801f776:	6023      	str	r3, [r4, #0]
 801f778:	bd38      	pop	{r3, r4, r5, pc}
 801f77a:	bf00      	nop
 801f77c:	2400cf04 	.word	0x2400cf04

0801f780 <_getpid_r>:
 801f780:	f7e2 b804 	b.w	800178c <_getpid>

0801f784 <_init>:
 801f784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f786:	bf00      	nop
 801f788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f78a:	bc08      	pop	{r3}
 801f78c:	469e      	mov	lr, r3
 801f78e:	4770      	bx	lr

0801f790 <_fini>:
 801f790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f792:	bf00      	nop
 801f794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f796:	bc08      	pop	{r3}
 801f798:	469e      	mov	lr, r3
 801f79a:	4770      	bx	lr
