// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MNIST_DepthwiseConv2d_10_4_4_3_Pipeline_px (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        point1_o76_dout,
        point1_o76_num_data_valid,
        point1_o76_fifo_cap,
        point1_o76_empty_n,
        point1_o76_read,
        weights_load,
        weights_load_12,
        weights_load_13,
        weights_load_14,
        weights_load_15,
        weights_load_16,
        weights_load_17,
        weights_load_18,
        weights_load_19,
        depth2_o77_din,
        depth2_o77_num_data_valid,
        depth2_o77_fifo_cap,
        depth2_o77_full_n,
        depth2_o77_write,
        weights_load_20,
        weights_load_21,
        weights_load_22,
        weights_load_23,
        weights_load_24,
        weights_load_25,
        weights_load_26,
        weights_load_27,
        weights_load_28,
        weights_load_29,
        weights_load_30,
        weights_load_31,
        weights_load_32,
        weights_load_33,
        weights_load_34,
        weights_load_35,
        weights_load_36,
        weights_load_37,
        weights_load_38,
        weights_load_39,
        weights_load_40,
        weights_load_41,
        weights_load_42,
        weights_load_43,
        weights_load_44,
        weights_load_45,
        weights_load_46,
        cmp164,
        line_buf_address0,
        line_buf_ce0,
        line_buf_q0,
        line_buf_1_address0,
        line_buf_1_ce0,
        line_buf_1_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 12'd1;
parameter    ap_ST_fsm_pp0_stage1 = 12'd2;
parameter    ap_ST_fsm_pp0_stage2 = 12'd4;
parameter    ap_ST_fsm_pp0_stage3 = 12'd8;
parameter    ap_ST_fsm_pp0_stage4 = 12'd16;
parameter    ap_ST_fsm_pp0_stage5 = 12'd32;
parameter    ap_ST_fsm_pp0_stage6 = 12'd64;
parameter    ap_ST_fsm_pp0_stage7 = 12'd128;
parameter    ap_ST_fsm_pp0_stage8 = 12'd256;
parameter    ap_ST_fsm_pp0_stage9 = 12'd512;
parameter    ap_ST_fsm_pp0_stage10 = 12'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] point1_o76_dout;
input  [1:0] point1_o76_num_data_valid;
input  [1:0] point1_o76_fifo_cap;
input   point1_o76_empty_n;
output   point1_o76_read;
input  [31:0] weights_load;
input  [31:0] weights_load_12;
input  [31:0] weights_load_13;
input  [31:0] weights_load_14;
input  [31:0] weights_load_15;
input  [31:0] weights_load_16;
input  [31:0] weights_load_17;
input  [31:0] weights_load_18;
input  [31:0] weights_load_19;
output  [31:0] depth2_o77_din;
input  [1:0] depth2_o77_num_data_valid;
input  [1:0] depth2_o77_fifo_cap;
input   depth2_o77_full_n;
output   depth2_o77_write;
input  [31:0] weights_load_20;
input  [31:0] weights_load_21;
input  [31:0] weights_load_22;
input  [31:0] weights_load_23;
input  [31:0] weights_load_24;
input  [31:0] weights_load_25;
input  [31:0] weights_load_26;
input  [31:0] weights_load_27;
input  [31:0] weights_load_28;
input  [31:0] weights_load_29;
input  [31:0] weights_load_30;
input  [31:0] weights_load_31;
input  [31:0] weights_load_32;
input  [31:0] weights_load_33;
input  [31:0] weights_load_34;
input  [31:0] weights_load_35;
input  [31:0] weights_load_36;
input  [31:0] weights_load_37;
input  [31:0] weights_load_38;
input  [31:0] weights_load_39;
input  [31:0] weights_load_40;
input  [31:0] weights_load_41;
input  [31:0] weights_load_42;
input  [31:0] weights_load_43;
input  [31:0] weights_load_44;
input  [31:0] weights_load_45;
input  [31:0] weights_load_46;
input  [0:0] cmp164;
output  [5:0] line_buf_address0;
output   line_buf_ce0;
input  [31:0] line_buf_q0;
output  [5:0] line_buf_1_address0;
output   line_buf_1_ce0;
input  [31:0] line_buf_1_q0;

reg ap_idle;
reg point1_o76_read;
reg[31:0] depth2_o77_din;
reg depth2_o77_write;
reg[5:0] line_buf_address0;
reg line_buf_ce0;
reg[5:0] line_buf_1_address0;
reg line_buf_1_ce0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
reg   [0:0] icmp_ln75_reg_1383;
reg   [0:0] or_ln86_reg_1414;
reg    ap_predicate_op312_read_state12;
reg    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state24_pp0_stage11_iter1;
wire    ap_block_state36_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_subdone;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    depth2_o77_blk_n;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
reg    point1_o76_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] or_ln85_reg_1410;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage0;
reg   [31:0] empty_161_reg_581;
reg   [31:0] empty_163_reg_605;
reg   [31:0] empty_164_reg_617;
reg   [31:0] empty_157_reg_629;
reg   [31:0] empty_159_reg_653;
reg   [31:0] empty_160_reg_665;
reg   [31:0] reg_762;
reg    ap_predicate_op121_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state14_pp0_stage1_iter1;
wire    ap_block_state26_pp0_stage1_iter2;
wire    ap_block_state38_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op158_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state17_pp0_stage4_iter1;
wire    ap_block_state29_pp0_stage4_iter2;
wire    ap_block_state41_pp0_stage4_iter3;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op215_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state20_pp0_stage7_iter1;
wire    ap_block_state32_pp0_stage7_iter2;
reg    ap_block_state44_pp0_stage7_iter3;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op290_read_state11;
reg    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state23_pp0_stage10_iter1;
wire    ap_block_state35_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
reg   [31:0] reg_768;
reg   [31:0] reg_774;
reg    ap_predicate_op179_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state18_pp0_stage5_iter1;
wire    ap_block_state30_pp0_stage5_iter2;
reg    ap_block_state42_pp0_stage5_iter3;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op268_read_state10;
reg    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state22_pp0_stage9_iter1;
wire    ap_block_state34_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
reg   [31:0] reg_778;
reg    ap_predicate_op130_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state15_pp0_stage2_iter1;
wire    ap_block_state27_pp0_stage2_iter2;
wire    ap_block_state39_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op240_read_state9;
reg    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state21_pp0_stage8_iter1;
wire    ap_block_state33_pp0_stage8_iter2;
reg    ap_block_state45_pp0_stage8_iter3;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_pp0_stage11_11001;
reg   [31:0] reg_784;
reg   [31:0] reg_790;
reg    ap_predicate_op196_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state19_pp0_stage6_iter1;
wire    ap_block_state31_pp0_stage6_iter2;
reg    ap_block_state43_pp0_stage6_iter3;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] reg_794;
reg    ap_predicate_op141_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state16_pp0_stage3_iter1;
wire    ap_block_state28_pp0_stage3_iter2;
wire    ap_block_state40_pp0_stage3_iter3;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op333_read_state13;
reg    ap_block_state13_pp0_stage0_iter1;
wire    ap_block_state25_pp0_stage0_iter2;
wire    ap_block_state37_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] reg_800;
reg   [31:0] reg_806;
wire   [31:0] grp_fu_738_p2;
reg   [31:0] reg_810;
reg   [31:0] reg_816;
reg   [31:0] reg_822;
wire   [31:0] grp_fu_742_p2;
reg   [31:0] reg_828;
wire   [31:0] grp_fu_725_p2;
reg   [31:0] reg_834;
reg   [31:0] reg_840;
reg   [31:0] reg_846;
reg   [31:0] reg_852;
wire   [31:0] grp_fu_730_p2;
reg   [31:0] reg_858;
reg   [31:0] reg_864;
reg   [31:0] reg_870;
reg   [31:0] reg_876;
wire   [31:0] grp_fu_734_p2;
reg   [31:0] reg_882;
reg   [31:0] reg_887;
reg   [31:0] reg_892;
reg   [31:0] reg_897;
wire   [0:0] cmp164_read_read_fu_144_p2;
wire   [0:0] icmp_ln75_fu_910_p2;
reg   [0:0] icmp_ln75_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln75_reg_1383_pp0_iter2_reg;
wire   [3:0] empty_166_fu_938_p2;
reg   [3:0] empty_166_reg_1387;
wire   [5:0] tmp_s_fu_944_p3;
reg   [5:0] tmp_s_reg_1393;
wire   [0:0] or_ln85_fu_970_p2;
wire   [0:0] or_ln86_fu_976_p2;
wire   [5:0] tmp_22_fu_1025_p3;
reg   [5:0] tmp_22_reg_1448;
wire   [31:0] tmp_fu_1039_p1;
wire   [31:0] tmp_149_fu_1043_p1;
wire   [31:0] tmp_150_fu_1047_p1;
wire   [31:0] tmp_151_fu_1051_p1;
reg   [31:0] mul213_5_reg_1485;
reg   [31:0] mul213_5_reg_1485_pp0_iter1_reg;
reg   [31:0] mul213_1_1_reg_1500;
reg   [31:0] mul213_1_1_reg_1500_pp0_iter1_reg;
reg   [31:0] mul213_2_1_reg_1515;
reg   [31:0] mul213_2_1_reg_1515_pp0_iter1_reg;
reg   [31:0] mul213_6_reg_1530;
reg   [31:0] mul213_6_reg_1530_pp0_iter1_reg;
wire   [31:0] grp_fu_747_p2;
reg   [31:0] mul213_3_1_reg_1535;
reg   [31:0] mul213_3_1_reg_1535_pp0_iter1_reg;
wire   [5:0] tmp_23_fu_1093_p3;
reg   [5:0] tmp_23_reg_1540;
wire   [31:0] tmp_152_fu_1107_p1;
wire   [31:0] tmp_153_fu_1111_p1;
wire   [31:0] tmp_154_fu_1115_p1;
wire   [31:0] tmp_155_fu_1119_p1;
reg   [31:0] mul213_1123_1_reg_1577;
reg   [31:0] mul213_1123_1_reg_1577_pp0_iter1_reg;
reg   [31:0] mul213_1_2_reg_1582;
reg   [31:0] mul213_1_2_reg_1582_pp0_iter1_reg;
reg   [31:0] mul213_1_1_1_reg_1597;
reg   [31:0] mul213_1_1_1_reg_1597_pp0_iter1_reg;
reg   [31:0] mul213_2_2_reg_1602;
reg   [31:0] mul213_2_2_reg_1602_pp0_iter1_reg;
reg   [31:0] mul213_2_1_1_reg_1617;
reg   [31:0] mul213_2_1_1_reg_1617_pp0_iter1_reg;
reg   [31:0] mul213_3_2_reg_1622;
reg   [31:0] mul213_3_2_reg_1622_pp0_iter1_reg;
reg   [31:0] mul213_2129_1_reg_1637;
reg   [31:0] mul213_2129_1_reg_1637_pp0_iter1_reg;
reg   [31:0] mul213_3_1_1_reg_1642;
reg   [31:0] mul213_3_1_1_reg_1642_pp0_iter1_reg;
wire   [31:0] tmp_156_fu_1156_p1;
wire   [31:0] tmp_157_fu_1160_p1;
wire   [31:0] tmp_158_fu_1164_p1;
wire   [31:0] tmp_159_fu_1168_p1;
reg   [31:0] mul213_1123_2_reg_1667;
reg   [31:0] mul213_1123_2_reg_1667_pp0_iter2_reg;
reg   [31:0] mul213_1_2_1_reg_1672;
reg   [31:0] mul213_1_2_1_reg_1672_pp0_iter2_reg;
reg   [31:0] mul213_1_1_2_reg_1677;
reg   [31:0] mul213_1_1_2_reg_1677_pp0_iter2_reg;
reg   [31:0] mul213_2_2_1_reg_1682;
reg   [31:0] mul213_2_2_1_reg_1682_pp0_iter2_reg;
reg   [31:0] mul213_2_1_2_reg_1687;
reg   [31:0] mul213_2_1_2_reg_1687_pp0_iter2_reg;
reg   [31:0] mul213_3_2_1_reg_1692;
reg   [31:0] mul213_3_2_1_reg_1692_pp0_iter2_reg;
reg   [31:0] mul213_2129_2_reg_1697;
reg   [31:0] mul213_2129_2_reg_1697_pp0_iter2_reg;
reg   [31:0] mul213_3_1_2_reg_1702;
reg   [31:0] mul213_3_1_2_reg_1702_pp0_iter2_reg;
reg   [31:0] mul213_1_2_2_reg_1707;
reg   [31:0] mul213_1_2_2_reg_1707_pp0_iter2_reg;
reg   [31:0] mul213_2_2_2_reg_1712;
reg   [31:0] mul213_2_2_2_reg_1712_pp0_iter2_reg;
reg   [31:0] mul213_3_2_2_reg_1717;
reg   [31:0] mul213_3_2_2_reg_1717_pp0_iter2_reg;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage8_subdone;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_161_reg_581;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_162_reg_593;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_163_reg_605;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_164_reg_617;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_157_reg_629;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_158_reg_641;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_159_reg_653;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_160_reg_665;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_154_reg_677;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_154_reg_677;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_155_reg_689;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_155_reg_689;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_153_reg_701;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_153_reg_701;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_156_reg_713;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_156_reg_713;
wire   [63:0] zext_ln82_fu_952_p1;
wire   [63:0] zext_ln82_5_fu_992_p1;
wire   [63:0] zext_ln82_6_fu_1003_p1;
wire   [63:0] zext_ln82_7_fu_1014_p1;
wire   [63:0] zext_ln82_3_fu_1033_p1;
wire   [63:0] zext_ln82_8_fu_1060_p1;
wire   [63:0] zext_ln82_9_fu_1071_p1;
wire   [63:0] zext_ln82_10_fu_1082_p1;
wire   [63:0] zext_ln82_4_fu_1101_p1;
wire   [63:0] zext_ln82_11_fu_1128_p1;
wire   [63:0] zext_ln82_12_fu_1139_p1;
wire   [63:0] zext_ln82_13_fu_1150_p1;
reg   [2:0] px_fu_140;
wire   [2:0] add_ln75_fu_916_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_px_2;
wire   [31:0] bitcast_ln174_fu_1172_p1;
reg    ap_block_pp0_stage5_01001;
wire   [31:0] bitcast_ln174_1_fu_1177_p1;
reg    ap_block_pp0_stage6_01001;
wire   [31:0] bitcast_ln174_2_fu_1182_p1;
reg    ap_block_pp0_stage7_01001;
wire   [31:0] bitcast_ln174_3_fu_1187_p1;
reg    ap_block_pp0_stage8_01001;
reg   [31:0] grp_fu_725_p0;
reg   [31:0] grp_fu_725_p1;
reg   [31:0] grp_fu_730_p0;
reg   [31:0] grp_fu_730_p1;
reg   [31:0] grp_fu_734_p0;
reg   [31:0] grp_fu_734_p1;
reg   [31:0] grp_fu_738_p0;
reg   [31:0] grp_fu_738_p1;
reg   [31:0] grp_fu_742_p0;
reg   [31:0] grp_fu_742_p1;
reg   [31:0] grp_fu_747_p0;
reg   [31:0] grp_fu_747_p1;
wire   [1:0] empty_165_fu_926_p1;
wire   [3:0] p_shl_fu_930_p3;
wire   [3:0] zext_ln75_fu_922_p1;
wire   [0:0] cmp158_fu_958_p2;
wire   [0:0] cmp160_fu_964_p2;
wire   [5:0] or_ln82_fu_987_p2;
wire   [5:0] or_ln82_1_fu_998_p2;
wire   [5:0] or_ln82_2_fu_1009_p2;
wire   [3:0] empty_167_fu_1020_p2;
wire   [5:0] or_ln82_3_fu_1055_p2;
wire   [5:0] or_ln82_4_fu_1066_p2;
wire   [5:0] or_ln82_5_fu_1077_p2;
wire   [3:0] empty_168_fu_1088_p2;
wire   [5:0] or_ln82_6_fu_1123_p2;
wire   [5:0] or_ln82_7_fu_1134_p2;
wire   [5:0] or_ln82_8_fu_1145_p2;
reg    grp_fu_725_ce;
reg    grp_fu_730_ce;
reg    grp_fu_734_ce;
reg    grp_fu_738_ce;
reg    grp_fu_742_ce;
reg    grp_fu_747_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage8;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [11:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_853;
reg    ap_condition_1438;
reg    ap_condition_801;
reg    ap_condition_1447;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

MNIST_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_725_p0),
    .din1(grp_fu_725_p1),
    .ce(grp_fu_725_ce),
    .dout(grp_fu_725_p2)
);

MNIST_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_730_p0),
    .din1(grp_fu_730_p1),
    .ce(grp_fu_730_ce),
    .dout(grp_fu_730_p2)
);

MNIST_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_734_p0),
    .din1(grp_fu_734_p1),
    .ce(grp_fu_734_ce),
    .dout(grp_fu_734_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_738_p0),
    .din1(grp_fu_738_p1),
    .ce(grp_fu_738_ce),
    .dout(grp_fu_738_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_742_p0),
    .din1(grp_fu_742_p1),
    .ce(grp_fu_742_ce),
    .dout(grp_fu_742_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_747_p0),
    .din1(grp_fu_747_p1),
    .ce(grp_fu_747_ce),
    .dout(grp_fu_747_p2)
);

MNIST_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage8) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage8) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1438)) begin
            ap_phi_reg_pp0_iter0_empty_157_reg_629 <= 32'd0;
        end else if ((1'b1 == ap_condition_853)) begin
            ap_phi_reg_pp0_iter0_empty_157_reg_629 <= tmp_154_fu_1115_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1438)) begin
            ap_phi_reg_pp0_iter0_empty_158_reg_641 <= 32'd0;
        end else if ((1'b1 == ap_condition_853)) begin
            ap_phi_reg_pp0_iter0_empty_158_reg_641 <= tmp_152_fu_1107_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1438)) begin
            ap_phi_reg_pp0_iter0_empty_159_reg_653 <= 32'd0;
        end else if ((1'b1 == ap_condition_853)) begin
            ap_phi_reg_pp0_iter0_empty_159_reg_653 <= tmp_153_fu_1111_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1438)) begin
            ap_phi_reg_pp0_iter0_empty_160_reg_665 <= 32'd0;
        end else if ((1'b1 == ap_condition_853)) begin
            ap_phi_reg_pp0_iter0_empty_160_reg_665 <= tmp_155_fu_1119_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1447)) begin
            ap_phi_reg_pp0_iter0_empty_161_reg_581 <= 32'd0;
        end else if ((1'b1 == ap_condition_801)) begin
            ap_phi_reg_pp0_iter0_empty_161_reg_581 <= tmp_150_fu_1047_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1447)) begin
            ap_phi_reg_pp0_iter0_empty_162_reg_593 <= 32'd0;
        end else if ((1'b1 == ap_condition_801)) begin
            ap_phi_reg_pp0_iter0_empty_162_reg_593 <= tmp_fu_1039_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1447)) begin
            ap_phi_reg_pp0_iter0_empty_163_reg_605 <= 32'd0;
        end else if ((1'b1 == ap_condition_801)) begin
            ap_phi_reg_pp0_iter0_empty_163_reg_605 <= tmp_149_fu_1043_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1447)) begin
            ap_phi_reg_pp0_iter0_empty_164_reg_617 <= 32'd0;
        end else if ((1'b1 == ap_condition_801)) begin
            ap_phi_reg_pp0_iter0_empty_164_reg_617 <= tmp_151_fu_1051_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_153_reg_701 <= tmp_158_fu_1164_p1;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_phi_reg_pp0_iter1_empty_153_reg_701 <= ap_phi_reg_pp0_iter0_empty_153_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_154_reg_677 <= tmp_156_fu_1156_p1;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_phi_reg_pp0_iter1_empty_154_reg_677 <= ap_phi_reg_pp0_iter0_empty_154_reg_677;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_155_reg_689 <= tmp_157_fu_1160_p1;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_phi_reg_pp0_iter1_empty_155_reg_689 <= ap_phi_reg_pp0_iter0_empty_155_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_156_reg_713 <= tmp_159_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_phi_reg_pp0_iter1_empty_156_reg_713 <= ap_phi_reg_pp0_iter0_empty_156_reg_713;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln75_fu_910_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            px_fu_140 <= add_ln75_fu_916_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            px_fu_140 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        empty_157_reg_629 <= ap_phi_reg_pp0_iter0_empty_157_reg_629;
        empty_159_reg_653 <= ap_phi_reg_pp0_iter0_empty_159_reg_653;
        empty_160_reg_665 <= ap_phi_reg_pp0_iter0_empty_160_reg_665;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        empty_161_reg_581 <= ap_phi_reg_pp0_iter0_empty_161_reg_581;
        empty_163_reg_605 <= ap_phi_reg_pp0_iter0_empty_163_reg_605;
        empty_164_reg_617 <= ap_phi_reg_pp0_iter0_empty_164_reg_617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln75_fu_910_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_166_reg_1387 <= empty_166_fu_938_p2;
        or_ln85_reg_1410 <= or_ln85_fu_970_p2;
        or_ln86_reg_1414 <= or_ln86_fu_976_p2;
        tmp_s_reg_1393[5 : 2] <= tmp_s_fu_944_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln75_reg_1383 <= icmp_ln75_fu_910_p2;
        icmp_ln75_reg_1383_pp0_iter1_reg <= icmp_ln75_reg_1383;
        icmp_ln75_reg_1383_pp0_iter2_reg <= icmp_ln75_reg_1383_pp0_iter1_reg;
        mul213_1123_2_reg_1667_pp0_iter2_reg <= mul213_1123_2_reg_1667;
        mul213_1_2_1_reg_1672_pp0_iter2_reg <= mul213_1_2_1_reg_1672;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul213_1123_1_reg_1577 <= grp_fu_742_p2;
        mul213_1_2_reg_1582 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul213_1123_1_reg_1577_pp0_iter1_reg <= mul213_1123_1_reg_1577;
        mul213_1_2_reg_1582_pp0_iter1_reg <= mul213_1_2_reg_1582;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul213_1123_2_reg_1667 <= grp_fu_742_p2;
        mul213_1_2_1_reg_1672 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul213_1_1_1_reg_1597 <= grp_fu_742_p2;
        mul213_2_2_reg_1602 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul213_1_1_1_reg_1597_pp0_iter1_reg <= mul213_1_1_1_reg_1597;
        mul213_2_2_reg_1602_pp0_iter1_reg <= mul213_2_2_reg_1602;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul213_1_1_2_reg_1677 <= grp_fu_742_p2;
        mul213_2_2_1_reg_1682 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul213_1_1_2_reg_1677_pp0_iter2_reg <= mul213_1_1_2_reg_1677;
        mul213_2_2_1_reg_1682_pp0_iter2_reg <= mul213_2_2_1_reg_1682;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul213_1_1_reg_1500 <= grp_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul213_1_1_reg_1500_pp0_iter1_reg <= mul213_1_1_reg_1500;
        mul213_2_2_2_reg_1712_pp0_iter2_reg <= mul213_2_2_2_reg_1712;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul213_1_2_2_reg_1707 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul213_1_2_2_reg_1707_pp0_iter2_reg <= mul213_1_2_2_reg_1707;
        mul213_5_reg_1485_pp0_iter1_reg <= mul213_5_reg_1485;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul213_2129_1_reg_1637 <= grp_fu_738_p2;
        mul213_3_1_1_reg_1642 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul213_2129_1_reg_1637_pp0_iter1_reg <= mul213_2129_1_reg_1637;
        mul213_3_1_1_reg_1642_pp0_iter1_reg <= mul213_3_1_1_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul213_2129_2_reg_1697 <= grp_fu_738_p2;
        mul213_3_1_2_reg_1702 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul213_2129_2_reg_1697_pp0_iter2_reg <= mul213_2129_2_reg_1697;
        mul213_3_1_2_reg_1702_pp0_iter2_reg <= mul213_3_1_2_reg_1702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul213_2_1_1_reg_1617 <= grp_fu_742_p2;
        mul213_3_2_reg_1622 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul213_2_1_1_reg_1617_pp0_iter1_reg <= mul213_2_1_1_reg_1617;
        mul213_3_2_reg_1622_pp0_iter1_reg <= mul213_3_2_reg_1622;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul213_2_1_2_reg_1687 <= grp_fu_742_p2;
        mul213_3_2_1_reg_1692 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul213_2_1_2_reg_1687_pp0_iter2_reg <= mul213_2_1_2_reg_1687;
        mul213_3_2_1_reg_1692_pp0_iter2_reg <= mul213_3_2_1_reg_1692;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul213_2_1_reg_1515 <= grp_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul213_2_1_reg_1515_pp0_iter1_reg <= mul213_2_1_reg_1515;
        mul213_3_2_2_reg_1717_pp0_iter2_reg <= mul213_3_2_2_reg_1717;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul213_2_2_2_reg_1712 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul213_3_1_reg_1535 <= grp_fu_747_p2;
        mul213_6_reg_1530 <= grp_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul213_3_1_reg_1535_pp0_iter1_reg <= mul213_3_1_reg_1535;
        mul213_6_reg_1530_pp0_iter1_reg <= mul213_6_reg_1530;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul213_3_2_2_reg_1717 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul213_5_reg_1485 <= grp_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_762 <= line_buf_q0;
        reg_768 <= line_buf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op268_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op179_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op121_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_774 <= point1_o76_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_778 <= line_buf_q0;
        reg_784 <= line_buf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op196_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op130_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op290_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_790 <= point1_o76_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_794 <= line_buf_q0;
        reg_800 <= line_buf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op141_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op312_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op215_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_806 <= point1_o76_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_810 <= grp_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_816 <= grp_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_822 <= grp_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_828 <= grp_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_834 <= grp_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_840 <= grp_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_846 <= grp_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_852 <= grp_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_858 <= grp_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_864 <= grp_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_870 <= grp_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_876 <= grp_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_882 <= grp_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_887 <= grp_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_892 <= grp_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_897 <= grp_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln75_reg_1383 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_22_reg_1448[5 : 2] <= tmp_22_fu_1025_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln75_reg_1383 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_23_reg_1540[5 : 2] <= tmp_23_fu_1093_p3[5 : 2];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (icmp_ln75_reg_1383 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1383_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_condition_exit_pp0_iter2_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_px_2 = 3'd0;
    end else begin
        ap_sig_allocacmp_px_2 = px_fu_140;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        depth2_o77_blk_n = depth2_o77_full_n;
    end else begin
        depth2_o77_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_01001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            depth2_o77_din = bitcast_ln174_3_fu_1187_p1;
        end else if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            depth2_o77_din = bitcast_ln174_2_fu_1182_p1;
        end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            depth2_o77_din = bitcast_ln174_1_fu_1177_p1;
        end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            depth2_o77_din = bitcast_ln174_fu_1172_p1;
        end else begin
            depth2_o77_din = 'bx;
        end
    end else begin
        depth2_o77_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        depth2_o77_write = 1'b1;
    end else begin
        depth2_o77_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_725_ce = 1'b1;
    end else begin
        grp_fu_725_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_725_p0 = reg_852;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_725_p0 = reg_846;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_725_p0 = reg_840;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_725_p0 = reg_834;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_725_p0 = reg_828;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_725_p0 = reg_822;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_725_p0 = reg_816;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_725_p0 = reg_810;
    end else begin
        grp_fu_725_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_725_p1 = reg_828;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_725_p1 = reg_822;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_725_p1 = reg_816;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_725_p1 = reg_810;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_725_p1 = 32'd0;
    end else begin
        grp_fu_725_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_730_ce = 1'b1;
    end else begin
        grp_fu_730_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_730_p0 = reg_876;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_730_p0 = reg_870;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_730_p0 = reg_864;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_730_p0 = reg_858;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_730_p0 = reg_852;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_730_p0 = reg_846;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_730_p0 = reg_840;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_730_p0 = reg_834;
    end else begin
        grp_fu_730_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_730_p1 = mul213_3_1_2_reg_1702_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_730_p1 = mul213_2_1_2_reg_1687_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_730_p1 = mul213_1_1_2_reg_1677_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_730_p1 = mul213_1123_2_reg_1667_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_730_p1 = mul213_3_1_1_reg_1642_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_730_p1 = mul213_2_1_1_reg_1617_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_730_p1 = mul213_1_1_1_reg_1597_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_730_p1 = mul213_1123_1_reg_1577_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_730_p1 = mul213_3_1_reg_1535_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_730_p1 = mul213_2_1_reg_1515_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_730_p1 = mul213_1_1_reg_1500_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_730_p1 = mul213_5_reg_1485_pp0_iter1_reg;
    end else begin
        grp_fu_730_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_734_ce = 1'b1;
    end else begin
        grp_fu_734_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_734_p0 = reg_897;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_734_p0 = reg_892;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_734_p0 = reg_887;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_734_p0 = reg_882;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_734_p0 = reg_876;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_734_p0 = reg_870;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_734_p0 = reg_864;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_734_p0 = reg_858;
    end else begin
        grp_fu_734_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_734_p1 = mul213_3_2_2_reg_1717_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_734_p1 = mul213_2_2_2_reg_1712_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_734_p1 = mul213_1_2_2_reg_1707_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_734_p1 = mul213_2129_2_reg_1697_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_734_p1 = mul213_3_2_1_reg_1692_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_734_p1 = mul213_2_2_1_reg_1682_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_734_p1 = mul213_1_2_1_reg_1672_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_734_p1 = mul213_2129_1_reg_1637_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_734_p1 = mul213_3_2_reg_1622_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_734_p1 = mul213_2_2_reg_1602_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_734_p1 = mul213_1_2_reg_1582_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_734_p1 = mul213_6_reg_1530_pp0_iter1_reg;
    end else begin
        grp_fu_734_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_738_ce = 1'b1;
    end else begin
        grp_fu_738_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_738_p0 = ap_phi_reg_pp0_iter1_empty_154_reg_677;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_738_p0 = ap_phi_reg_pp0_iter0_empty_158_reg_641;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_738_p0 = ap_phi_reg_pp0_iter0_empty_162_reg_593;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_738_p0 = reg_794;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_738_p0 = reg_778;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_738_p0 = reg_762;
    end else begin
        grp_fu_738_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_738_p1 = weights_load_19;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_738_p1 = weights_load_31;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_738_p1 = weights_load_22;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_738_p1 = weights_load_13;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_738_p1 = weights_load_18;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_738_p1 = weights_load_30;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_738_p1 = weights_load_21;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_738_p1 = weights_load_12;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_738_p1 = weights_load_17;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_738_p1 = weights_load_29;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_738_p1 = weights_load_20;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_738_p1 = weights_load;
    end else begin
        grp_fu_738_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_742_ce = 1'b1;
    end else begin
        grp_fu_742_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_742_p0 = reg_794;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_742_p0 = reg_778;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_742_p0 = reg_762;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_742_p0 = reg_800;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_742_p0 = reg_784;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_742_p0 = reg_768;
    end else begin
        grp_fu_742_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_742_p1 = weights_load_40;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_742_p1 = weights_load_34;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_742_p1 = weights_load_25;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_742_p1 = weights_load_16;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_742_p1 = weights_load_39;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_742_p1 = weights_load_33;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_742_p1 = weights_load_24;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_742_p1 = weights_load_15;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_742_p1 = weights_load_38;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_742_p1 = weights_load_32;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_742_p1 = weights_load_23;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_742_p1 = weights_load_14;
    end else begin
        grp_fu_742_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_747_ce = 1'b1;
    end else begin
        grp_fu_747_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_747_p0 = ap_phi_reg_pp0_iter1_empty_156_reg_713;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_747_p0 = ap_phi_reg_pp0_iter1_empty_153_reg_701;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_747_p0 = ap_phi_reg_pp0_iter1_empty_155_reg_689;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_747_p0 = reg_800;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_747_p0 = empty_160_reg_665;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_747_p0 = empty_157_reg_629;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_747_p0 = empty_159_reg_653;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_747_p0 = reg_784;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_747_p0 = empty_164_reg_617;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_747_p0 = empty_161_reg_581;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_747_p0 = empty_163_reg_605;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_747_p0 = reg_768;
    end else begin
        grp_fu_747_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_747_p1 = weights_load_46;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_747_p1 = weights_load_37;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_747_p1 = weights_load_28;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_747_p1 = weights_load_43;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_747_p1 = weights_load_45;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_747_p1 = weights_load_36;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_747_p1 = weights_load_27;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_747_p1 = weights_load_42;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_747_p1 = weights_load_44;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_747_p1 = weights_load_35;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_747_p1 = weights_load_26;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_747_p1 = weights_load_41;
    end else begin
        grp_fu_747_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            line_buf_1_address0 = zext_ln82_13_fu_1150_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            line_buf_1_address0 = zext_ln82_12_fu_1139_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            line_buf_1_address0 = zext_ln82_11_fu_1128_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            line_buf_1_address0 = zext_ln82_4_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            line_buf_1_address0 = zext_ln82_10_fu_1082_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            line_buf_1_address0 = zext_ln82_9_fu_1071_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buf_1_address0 = zext_ln82_8_fu_1060_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buf_1_address0 = zext_ln82_3_fu_1033_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buf_1_address0 = zext_ln82_7_fu_1014_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buf_1_address0 = zext_ln82_6_fu_1003_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buf_1_address0 = zext_ln82_5_fu_992_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            line_buf_1_address0 = zext_ln82_fu_952_p1;
        end else begin
            line_buf_1_address0 = 'bx;
        end
    end else begin
        line_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buf_1_ce0 = 1'b1;
    end else begin
        line_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            line_buf_address0 = zext_ln82_13_fu_1150_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            line_buf_address0 = zext_ln82_12_fu_1139_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            line_buf_address0 = zext_ln82_11_fu_1128_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            line_buf_address0 = zext_ln82_4_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            line_buf_address0 = zext_ln82_10_fu_1082_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            line_buf_address0 = zext_ln82_9_fu_1071_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buf_address0 = zext_ln82_8_fu_1060_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buf_address0 = zext_ln82_3_fu_1033_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buf_address0 = zext_ln82_7_fu_1014_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buf_address0 = zext_ln82_6_fu_1003_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buf_address0 = zext_ln82_5_fu_992_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            line_buf_address0 = zext_ln82_fu_952_p1;
        end else begin
            line_buf_address0 = 'bx;
        end
    end else begin
        line_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buf_ce0 = 1'b1;
    end else begin
        line_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11) & (ap_predicate_op312_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln85_reg_1410 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln85_reg_1410 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln85_reg_1410 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln85_reg_1410 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage8) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln75_reg_1383 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        point1_o76_blk_n = point1_o76_empty_n;
    end else begin
        point1_o76_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op333_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op141_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op196_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op312_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op240_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op130_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op268_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op179_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op290_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op215_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op158_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op121_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        point1_o76_read = 1'b1;
    end else begin
        point1_o76_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter2_stage8) & (ap_idle_pp0_0to1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_fu_916_p2 = (ap_sig_allocacmp_px_2 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op333_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op333_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op290_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op290_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_predicate_op312_read_state12 == 1'b1) & (point1_o76_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_predicate_op312_read_state12 == 1'b1) & (point1_o76_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op121_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op121_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op130_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op130_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op141_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op141_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op158_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op158_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op179_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op179_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op179_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op196_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op196_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op196_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op215_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op215_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op215_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op240_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op240_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((point1_o76_empty_n == 1'b0) & (ap_predicate_op240_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((depth2_o77_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op268_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op268_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op268_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op290_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((ap_predicate_op312_read_state12 == 1'b1) & (point1_o76_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter1 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op333_read_state13 == 1'b1));
end

assign ap_block_state14_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op121_read_state2 == 1'b1));
end

assign ap_block_state30_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op130_read_state3 == 1'b1));
end

assign ap_block_state40_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_pp0_stage5_iter3 = (depth2_o77_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state43_pp0_stage6_iter3 = (depth2_o77_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state44_pp0_stage7_iter3 = (depth2_o77_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state45_pp0_stage8_iter3 = (depth2_o77_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op141_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op158_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op179_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op196_read_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op215_read_state8 == 1'b1));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((point1_o76_empty_n == 1'b0) & (ap_predicate_op240_read_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_1438 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln75_fu_910_p2 == 1'd0) & (cmp164_read_read_fu_144_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1447 = ((or_ln85_fu_970_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln75_fu_910_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_801 = ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln75_reg_1383 == 1'd0) & (or_ln85_reg_1410 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_853 = ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln75_reg_1383 == 1'd0) & (cmp164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign ap_phi_reg_pp0_iter0_empty_153_reg_701 = 32'd0;

assign ap_phi_reg_pp0_iter0_empty_154_reg_677 = 32'd0;

assign ap_phi_reg_pp0_iter0_empty_155_reg_689 = 32'd0;

assign ap_phi_reg_pp0_iter0_empty_156_reg_713 = 32'd0;

always @ (*) begin
    ap_predicate_op121_read_state2 = ((icmp_ln75_reg_1383 == 1'd0) & (or_ln85_reg_1410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op130_read_state3 = ((icmp_ln75_reg_1383 == 1'd0) & (or_ln85_reg_1410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_read_state4 = ((icmp_ln75_reg_1383 == 1'd0) & (or_ln85_reg_1410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op158_read_state5 = ((icmp_ln75_reg_1383 == 1'd0) & (or_ln85_reg_1410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_read_state6 = ((icmp_ln75_reg_1383 == 1'd0) & (cmp164 == 1'd0));
end

always @ (*) begin
    ap_predicate_op196_read_state7 = ((icmp_ln75_reg_1383 == 1'd0) & (cmp164 == 1'd0));
end

always @ (*) begin
    ap_predicate_op215_read_state8 = ((icmp_ln75_reg_1383 == 1'd0) & (cmp164 == 1'd0));
end

always @ (*) begin
    ap_predicate_op240_read_state9 = ((icmp_ln75_reg_1383 == 1'd0) & (cmp164 == 1'd0));
end

always @ (*) begin
    ap_predicate_op268_read_state10 = ((or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0));
end

always @ (*) begin
    ap_predicate_op290_read_state11 = ((or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0));
end

always @ (*) begin
    ap_predicate_op312_read_state12 = ((or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0));
end

always @ (*) begin
    ap_predicate_op333_read_state13 = ((or_ln86_reg_1414 == 1'd0) & (icmp_ln75_reg_1383 == 1'd0));
end

assign bitcast_ln174_1_fu_1177_p1 = reg_882;

assign bitcast_ln174_2_fu_1182_p1 = reg_882;

assign bitcast_ln174_3_fu_1187_p1 = reg_882;

assign bitcast_ln174_fu_1172_p1 = reg_882;

assign cmp158_fu_958_p2 = ((ap_sig_allocacmp_px_2 == 3'd0) ? 1'b1 : 1'b0);

assign cmp160_fu_964_p2 = ((ap_sig_allocacmp_px_2 == 3'd3) ? 1'b1 : 1'b0);

assign cmp164_read_read_fu_144_p2 = cmp164;

assign empty_165_fu_926_p1 = ap_sig_allocacmp_px_2[1:0];

assign empty_166_fu_938_p2 = (p_shl_fu_930_p3 - zext_ln75_fu_922_p1);

assign empty_167_fu_1020_p2 = (empty_166_reg_1387 + 4'd1);

assign empty_168_fu_1088_p2 = (empty_166_reg_1387 + 4'd2);

assign icmp_ln75_fu_910_p2 = ((ap_sig_allocacmp_px_2 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln82_1_fu_998_p2 = (tmp_s_reg_1393 | 6'd2);

assign or_ln82_2_fu_1009_p2 = (tmp_s_reg_1393 | 6'd3);

assign or_ln82_3_fu_1055_p2 = (tmp_22_reg_1448 | 6'd1);

assign or_ln82_4_fu_1066_p2 = (tmp_22_reg_1448 | 6'd2);

assign or_ln82_5_fu_1077_p2 = (tmp_22_reg_1448 | 6'd3);

assign or_ln82_6_fu_1123_p2 = (tmp_23_reg_1540 | 6'd1);

assign or_ln82_7_fu_1134_p2 = (tmp_23_reg_1540 | 6'd2);

assign or_ln82_8_fu_1145_p2 = (tmp_23_reg_1540 | 6'd3);

assign or_ln82_fu_987_p2 = (tmp_s_reg_1393 | 6'd1);

assign or_ln85_fu_970_p2 = (cmp164 | cmp158_fu_958_p2);

assign or_ln86_fu_976_p2 = (cmp164 | cmp160_fu_964_p2);

assign p_shl_fu_930_p3 = {{empty_165_fu_926_p1}, {2'd0}};

assign tmp_149_fu_1043_p1 = reg_790;

assign tmp_150_fu_1047_p1 = reg_806;

assign tmp_151_fu_1051_p1 = point1_o76_dout;

assign tmp_152_fu_1107_p1 = reg_774;

assign tmp_153_fu_1111_p1 = reg_790;

assign tmp_154_fu_1115_p1 = reg_806;

assign tmp_155_fu_1119_p1 = point1_o76_dout;

assign tmp_156_fu_1156_p1 = reg_774;

assign tmp_157_fu_1160_p1 = reg_790;

assign tmp_158_fu_1164_p1 = reg_806;

assign tmp_159_fu_1168_p1 = point1_o76_dout;

assign tmp_22_fu_1025_p3 = {{empty_167_fu_1020_p2}, {2'd0}};

assign tmp_23_fu_1093_p3 = {{empty_168_fu_1088_p2}, {2'd0}};

assign tmp_fu_1039_p1 = reg_774;

assign tmp_s_fu_944_p3 = {{empty_166_fu_938_p2}, {2'd0}};

assign zext_ln75_fu_922_p1 = ap_sig_allocacmp_px_2;

assign zext_ln82_10_fu_1082_p1 = or_ln82_5_fu_1077_p2;

assign zext_ln82_11_fu_1128_p1 = or_ln82_6_fu_1123_p2;

assign zext_ln82_12_fu_1139_p1 = or_ln82_7_fu_1134_p2;

assign zext_ln82_13_fu_1150_p1 = or_ln82_8_fu_1145_p2;

assign zext_ln82_3_fu_1033_p1 = tmp_22_fu_1025_p3;

assign zext_ln82_4_fu_1101_p1 = tmp_23_fu_1093_p3;

assign zext_ln82_5_fu_992_p1 = or_ln82_fu_987_p2;

assign zext_ln82_6_fu_1003_p1 = or_ln82_1_fu_998_p2;

assign zext_ln82_7_fu_1014_p1 = or_ln82_2_fu_1009_p2;

assign zext_ln82_8_fu_1060_p1 = or_ln82_3_fu_1055_p2;

assign zext_ln82_9_fu_1071_p1 = or_ln82_4_fu_1066_p2;

assign zext_ln82_fu_952_p1 = tmp_s_fu_944_p3;

always @ (posedge ap_clk) begin
    tmp_s_reg_1393[1:0] <= 2'b00;
    tmp_22_reg_1448[1:0] <= 2'b00;
    tmp_23_reg_1540[1:0] <= 2'b00;
end

endmodule //MNIST_DepthwiseConv2d_10_4_4_3_Pipeline_px
