// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlator_HH_
#define _correlator_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlator_mul_20bkb.h"

namespace ap_rtl {

struct correlator : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<1> > start_V;
    sc_in< sc_lv<1> > pnseq_in_V_V;
    sc_in< sc_logic > pnseq_in_V_V_ap_vld;
    sc_out< sc_logic > pnseq_in_V_V_ap_ack;
    sc_in< sc_lv<10> > pnseq_len_V;


    // Module declarations
    correlator(sc_module_name name);
    SC_HAS_PROCESS(correlator);

    ~correlator();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    correlator_mul_20bkb<1,4,20,20,40>* correlator_mul_20bkb_U1;
    correlator_mul_20bkb<1,4,20,20,40>* correlator_mul_20bkb_U2;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_out;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_data_V_1_sel;
    sc_signal< sc_logic > o_data_V_data_V_1_load_A;
    sc_signal< sc_logic > o_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_data_V_1_state;
    sc_signal< sc_logic > o_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_data_out;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_last_V_1_sel;
    sc_signal< sc_logic > o_data_V_last_V_1_load_A;
    sc_signal< sc_logic > o_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_last_V_1_state;
    sc_signal< sc_logic > o_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentwrState;
    sc_signal< sc_lv<24> > data_valid_reg_V;
    sc_signal< sc_lv<10> > pnseq_len_reg_V;
    sc_signal< sc_lv<10> > out_sample_cnt_V;
    sc_signal< sc_lv<41> > sq_sum_V;
    sc_signal< sc_lv<40> > sq_reg_i_V;
    sc_signal< sc_lv<40> > sq_reg_q_V;
    sc_signal< sc_lv<20> > sum_reg_i_V;
    sc_signal< sc_lv<20> > sum_reg_q_V;
    sc_signal< sc_lv<19> > sum3_reg_i_V_0;
    sc_signal< sc_lv<19> > sum3_reg_i_V_1;
    sc_signal< sc_lv<19> > sum3_reg_q_V_0;
    sc_signal< sc_lv<19> > sum3_reg_q_V_1;
    sc_signal< sc_lv<18> > sum2_reg_i_V_0;
    sc_signal< sc_lv<18> > sum2_reg_i_V_1;
    sc_signal< sc_lv<18> > sum2_reg_q_V_0;
    sc_signal< sc_lv<18> > sum2_reg_q_V_1;
    sc_signal< sc_lv<18> > sum2_reg_i_V_2;
    sc_signal< sc_lv<18> > sum2_reg_i_V_3;
    sc_signal< sc_lv<18> > sum2_reg_q_V_2;
    sc_signal< sc_lv<18> > sum2_reg_q_V_3;
    sc_signal< sc_lv<17> > sum1_reg_i_V_0;
    sc_signal< sc_lv<17> > sum1_reg_i_V_1;
    sc_signal< sc_lv<17> > sum1_reg_q_V_0;
    sc_signal< sc_lv<17> > sum1_reg_q_V_1;
    sc_signal< sc_lv<17> > sum1_reg_i_V_2;
    sc_signal< sc_lv<17> > sum1_reg_i_V_3;
    sc_signal< sc_lv<17> > sum1_reg_q_V_2;
    sc_signal< sc_lv<17> > sum1_reg_q_V_3;
    sc_signal< sc_lv<17> > sum1_reg_i_V_4;
    sc_signal< sc_lv<17> > sum1_reg_i_V_5;
    sc_signal< sc_lv<17> > sum1_reg_q_V_4;
    sc_signal< sc_lv<17> > sum1_reg_q_V_5;
    sc_signal< sc_lv<17> > sum1_reg_i_V_6;
    sc_signal< sc_lv<17> > sum1_reg_i_V_7;
    sc_signal< sc_lv<17> > sum1_reg_q_V_6;
    sc_signal< sc_lv<17> > sum1_reg_q_V_7;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_0;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_1;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_0;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_1;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_2;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_3;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_2;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_3;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_4;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_5;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_4;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_5;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_6;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_7;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_6;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_7;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_8;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_9;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_8;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_9;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_10;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_11;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_10;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_11;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_12;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_13;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_12;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_13;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_14;
    sc_signal< sc_lv<16> > adder_in_reg_i_V_15;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_14;
    sc_signal< sc_lv<16> > adder_in_reg_q_V_15;
    sc_signal< sc_lv<16> > product_reg_i_V_0;
    sc_signal< sc_lv<16> > product_reg_i_V_1;
    sc_signal< sc_lv<16> > product_reg_q_V_0;
    sc_signal< sc_lv<16> > product_reg_i_V_2;
    sc_signal< sc_lv<16> > product_reg_q_V_1;
    sc_signal< sc_lv<16> > product_reg_i_V_3;
    sc_signal< sc_lv<16> > product_reg_q_V_2;
    sc_signal< sc_lv<16> > product_reg_i_V_4;
    sc_signal< sc_lv<16> > product_reg_q_V_3;
    sc_signal< sc_lv<16> > product_reg_i_V_5;
    sc_signal< sc_lv<16> > product_reg_q_V_4;
    sc_signal< sc_lv<16> > product_reg_i_V_6;
    sc_signal< sc_lv<16> > product_reg_q_V_5;
    sc_signal< sc_lv<16> > product_reg_i_V_7;
    sc_signal< sc_lv<16> > product_reg_q_V_6;
    sc_signal< sc_lv<16> > product_reg_i_V_8;
    sc_signal< sc_lv<16> > product_reg_q_V_7;
    sc_signal< sc_lv<16> > product_reg_i_V_9;
    sc_signal< sc_lv<16> > product_reg_q_V_8;
    sc_signal< sc_lv<16> > product_reg_i_V_10;
    sc_signal< sc_lv<16> > product_reg_q_V_9;
    sc_signal< sc_lv<16> > product_reg_i_V_11;
    sc_signal< sc_lv<16> > product_reg_q_V_10;
    sc_signal< sc_lv<16> > product_reg_i_V_12;
    sc_signal< sc_lv<16> > product_reg_q_V_11;
    sc_signal< sc_lv<16> > product_reg_i_V_13;
    sc_signal< sc_lv<16> > product_reg_q_V_12;
    sc_signal< sc_lv<16> > product_reg_i_V_14;
    sc_signal< sc_lv<16> > product_reg_q_V_13;
    sc_signal< sc_lv<16> > product_reg_i_V_15;
    sc_signal< sc_lv<16> > product_reg_q_V_14;
    sc_signal< sc_lv<1> > pn_seq_V_0;
    sc_signal< sc_lv<16> > data_reg_i_V_0;
    sc_signal< sc_lv<16> > data_reg_q_V_0;
    sc_signal< sc_lv<16> > product_reg_q_V_15;
    sc_signal< sc_lv<1> > pn_seq_V_1;
    sc_signal< sc_lv<16> > data_reg_i_V_1;
    sc_signal< sc_lv<16> > data_reg_q_V_1;
    sc_signal< sc_lv<1> > pn_seq_V_2;
    sc_signal< sc_lv<16> > data_reg_i_V_2;
    sc_signal< sc_lv<16> > data_reg_q_V_2;
    sc_signal< sc_lv<1> > pn_seq_V_3;
    sc_signal< sc_lv<16> > data_reg_i_V_3;
    sc_signal< sc_lv<16> > data_reg_q_V_3;
    sc_signal< sc_lv<1> > pn_seq_V_4;
    sc_signal< sc_lv<16> > data_reg_i_V_4;
    sc_signal< sc_lv<16> > data_reg_q_V_4;
    sc_signal< sc_lv<1> > pn_seq_V_5;
    sc_signal< sc_lv<16> > data_reg_i_V_5;
    sc_signal< sc_lv<16> > data_reg_q_V_5;
    sc_signal< sc_lv<1> > pn_seq_V_6;
    sc_signal< sc_lv<16> > data_reg_i_V_6;
    sc_signal< sc_lv<16> > data_reg_q_V_6;
    sc_signal< sc_lv<1> > pn_seq_V_7;
    sc_signal< sc_lv<16> > data_reg_i_V_7;
    sc_signal< sc_lv<16> > data_reg_q_V_7;
    sc_signal< sc_lv<1> > pn_seq_V_8;
    sc_signal< sc_lv<16> > data_reg_i_V_8;
    sc_signal< sc_lv<16> > data_reg_q_V_8;
    sc_signal< sc_lv<1> > pn_seq_V_9;
    sc_signal< sc_lv<16> > data_reg_i_V_9;
    sc_signal< sc_lv<16> > data_reg_q_V_9;
    sc_signal< sc_lv<1> > pn_seq_V_10;
    sc_signal< sc_lv<16> > data_reg_i_V_10;
    sc_signal< sc_lv<16> > data_reg_q_V_10;
    sc_signal< sc_lv<1> > pn_seq_V_11;
    sc_signal< sc_lv<16> > data_reg_i_V_11;
    sc_signal< sc_lv<16> > data_reg_q_V_11;
    sc_signal< sc_lv<1> > pn_seq_V_12;
    sc_signal< sc_lv<16> > data_reg_i_V_12;
    sc_signal< sc_lv<16> > data_reg_q_V_12;
    sc_signal< sc_lv<1> > pn_seq_V_13;
    sc_signal< sc_lv<16> > data_reg_i_V_13;
    sc_signal< sc_lv<16> > data_reg_q_V_13;
    sc_signal< sc_lv<1> > pn_seq_V_14;
    sc_signal< sc_lv<16> > data_reg_i_V_14;
    sc_signal< sc_lv<16> > data_reg_q_V_14;
    sc_signal< sc_lv<1> > pn_seq_V_15;
    sc_signal< sc_lv<16> > data_reg_i_V_15;
    sc_signal< sc_lv<16> > data_reg_q_V_15;
    sc_signal< sc_lv<2> > currentState;
    sc_signal< sc_lv<10> > load_cnt_V;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > currentState_load_load_fu_3079_p1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_488_p4;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > currentwrState_load_reg_3552;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_currentwrState_load_reg_3552;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_currentwrState_load_reg_3552;
    sc_signal< sc_logic > pnseq_in_V_V_blk_n;
    sc_signal< sc_lv<1> > start_V_read_read_fu_482_p2;
    sc_signal< bool > ap_predicate_op606_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > currentwrState_load_load_fu_850_p1;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentwrState_load_reg_3552;
    sc_signal< sc_lv<1> > grp_fu_843_p3;
    sc_signal< sc_lv<1> > tmp_last_V_fu_887_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_3560;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_last_V_reg_3560;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_last_V_reg_3560;
    sc_signal< sc_lv<40> > lhs_V_10_cast_fu_923_p1;
    sc_signal< sc_lv<40> > lhs_V_11_cast_fu_937_p1;
    sc_signal< sc_lv<9> > tmp_14_fu_3313_p1;
    sc_signal< sc_lv<32> > out_sample_data_V_fu_3503_p1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge3_phi_fu_525_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge3_reg_522;
    sc_signal< sc_lv<1> > tmp_2_fu_1787_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge4_phi_fu_535_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge4_reg_532;
    sc_signal< sc_lv<1> > icmp_fu_1830_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge5_phi_fu_545_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge5_reg_542;
    sc_signal< sc_lv<1> > tmp_26_2_fu_1863_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge6_phi_fu_555_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge6_reg_552;
    sc_signal< sc_lv<1> > icmp6_fu_1906_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge7_phi_fu_565_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge7_reg_562;
    sc_signal< sc_lv<1> > tmp_26_4_fu_1939_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge8_phi_fu_575_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge8_reg_572;
    sc_signal< sc_lv<1> > tmp_26_5_fu_1972_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge9_phi_fu_585_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge9_reg_582;
    sc_signal< sc_lv<1> > tmp_26_6_fu_2005_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge2_phi_fu_595_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge2_reg_592;
    sc_signal< sc_lv<1> > icmp9_fu_2048_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge10_phi_fu_605_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge10_reg_602;
    sc_signal< sc_lv<1> > tmp_26_8_fu_2081_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge11_phi_fu_615_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge11_reg_612;
    sc_signal< sc_lv<1> > tmp_26_9_fu_2114_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge12_phi_fu_625_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge12_reg_622;
    sc_signal< sc_lv<1> > tmp_26_s_fu_2147_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge13_phi_fu_635_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge13_reg_632;
    sc_signal< sc_lv<1> > tmp_26_1_fu_2180_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge14_phi_fu_645_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge14_reg_642;
    sc_signal< sc_lv<1> > tmp_26_3_fu_2213_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge15_phi_fu_655_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge15_reg_652;
    sc_signal< sc_lv<1> > tmp_26_7_fu_2246_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge16_phi_fu_665_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge16_reg_662;
    sc_signal< sc_lv<1> > tmp_26_10_fu_2279_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge17_phi_fu_675_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge17_reg_672;
    sc_signal< sc_lv<1> > icmp1_fu_2322_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge18_phi_fu_685_p4;
    sc_signal< sc_lv<16> > tmp_4_fu_2386_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge18_reg_682;
    sc_signal< sc_lv<1> > pn_seq_V_0_load_load_fu_2355_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge19_phi_fu_694_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge19_reg_691;
    sc_signal< sc_lv<1> > pn_seq_V_1_load_load_fu_2399_p1;
    sc_signal< sc_lv<16> > tmp_35_1_fu_2430_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge20_phi_fu_703_p4;
    sc_signal< sc_lv<16> > tmp_35_2_fu_2474_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge20_reg_700;
    sc_signal< sc_lv<1> > pn_seq_V_2_load_load_fu_2443_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge21_phi_fu_712_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge21_reg_709;
    sc_signal< sc_lv<1> > pn_seq_V_3_load_load_fu_2487_p1;
    sc_signal< sc_lv<16> > tmp_35_3_fu_2518_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge22_phi_fu_721_p4;
    sc_signal< sc_lv<16> > tmp_35_4_fu_2562_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge22_reg_718;
    sc_signal< sc_lv<1> > pn_seq_V_4_load_load_fu_2531_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge23_phi_fu_730_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge23_reg_727;
    sc_signal< sc_lv<1> > pn_seq_V_5_load_load_fu_2575_p1;
    sc_signal< sc_lv<16> > tmp_35_5_fu_2606_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge24_phi_fu_739_p4;
    sc_signal< sc_lv<16> > tmp_35_6_fu_2650_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge24_reg_736;
    sc_signal< sc_lv<1> > pn_seq_V_6_load_load_fu_2619_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge25_phi_fu_748_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge25_reg_745;
    sc_signal< sc_lv<1> > pn_seq_V_7_load_load_fu_2663_p1;
    sc_signal< sc_lv<16> > tmp_35_7_fu_2694_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge26_phi_fu_757_p4;
    sc_signal< sc_lv<16> > tmp_35_8_fu_2738_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge26_reg_754;
    sc_signal< sc_lv<1> > pn_seq_V_8_load_load_fu_2707_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge27_phi_fu_766_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge27_reg_763;
    sc_signal< sc_lv<1> > pn_seq_V_9_load_load_fu_2751_p1;
    sc_signal< sc_lv<16> > tmp_35_9_fu_2782_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge28_phi_fu_775_p4;
    sc_signal< sc_lv<16> > tmp_35_s_fu_2826_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge28_reg_772;
    sc_signal< sc_lv<1> > pn_seq_V_10_load_load_fu_2795_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge29_phi_fu_784_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge29_reg_781;
    sc_signal< sc_lv<1> > pn_seq_V_11_load_load_fu_2839_p1;
    sc_signal< sc_lv<16> > tmp_35_10_fu_2870_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge30_phi_fu_793_p4;
    sc_signal< sc_lv<16> > tmp_35_11_fu_2914_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge30_reg_790;
    sc_signal< sc_lv<1> > pn_seq_V_12_load_load_fu_2883_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge31_phi_fu_802_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge31_reg_799;
    sc_signal< sc_lv<1> > pn_seq_V_13_load_load_fu_2927_p1;
    sc_signal< sc_lv<16> > tmp_35_12_fu_2958_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge32_phi_fu_811_p4;
    sc_signal< sc_lv<16> > tmp_35_13_fu_3002_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge32_reg_808;
    sc_signal< sc_lv<1> > pn_seq_V_14_load_load_fu_2971_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge33_phi_fu_820_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge33_reg_817;
    sc_signal< sc_lv<1> > pn_seq_V_15_load_load_fu_3015_p1;
    sc_signal< sc_lv<16> > tmp_35_14_fu_3046_p2;
    sc_signal< sc_lv<24> > ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12;
    sc_signal< sc_lv<24> > p_Result_2_fu_3063_p5;
    sc_signal< sc_lv<24> > ap_phi_reg_pp0_iter0_data_valid_reg_V_new_reg_826;
    sc_signal< sc_lv<24> > p_Result_s_fu_3304_p3;
    sc_signal< sc_lv<24> > p_Result_1_fu_3087_p2;
    sc_signal< sc_lv<10> > storemerge_fu_899_p3;
    sc_signal< sc_lv<41> > r_V_1_fu_3524_p2;
    sc_signal< sc_lv<40> > grp_fu_927_p2;
    sc_signal< sc_lv<40> > grp_fu_941_p2;
    sc_signal< sc_lv<20> > r_V_4_fu_963_p2;
    sc_signal< sc_lv<20> > r_V_5_fu_991_p2;
    sc_signal< sc_lv<19> > r_V_6_fu_1019_p2;
    sc_signal< sc_lv<19> > r_V_6_1_fu_1075_p2;
    sc_signal< sc_lv<19> > r_V_7_fu_1047_p2;
    sc_signal< sc_lv<19> > r_V_7_1_fu_1103_p2;
    sc_signal< sc_lv<18> > r_V_8_fu_1131_p2;
    sc_signal< sc_lv<18> > r_V_8_1_fu_1187_p2;
    sc_signal< sc_lv<18> > r_V_9_fu_1159_p2;
    sc_signal< sc_lv<18> > r_V_9_1_fu_1215_p2;
    sc_signal< sc_lv<18> > r_V_8_2_fu_1243_p2;
    sc_signal< sc_lv<18> > r_V_8_3_fu_1299_p2;
    sc_signal< sc_lv<18> > r_V_9_2_fu_1271_p2;
    sc_signal< sc_lv<18> > r_V_9_3_fu_1327_p2;
    sc_signal< sc_lv<17> > r_V_s_fu_1355_p2;
    sc_signal< sc_lv<17> > r_V_10_1_fu_1411_p2;
    sc_signal< sc_lv<17> > r_V_10_fu_1383_p2;
    sc_signal< sc_lv<17> > r_V_11_1_fu_1439_p2;
    sc_signal< sc_lv<17> > r_V_10_2_fu_1467_p2;
    sc_signal< sc_lv<17> > r_V_10_3_fu_1523_p2;
    sc_signal< sc_lv<17> > r_V_11_2_fu_1495_p2;
    sc_signal< sc_lv<17> > r_V_11_3_fu_1551_p2;
    sc_signal< sc_lv<17> > r_V_10_4_fu_1579_p2;
    sc_signal< sc_lv<17> > r_V_10_5_fu_1635_p2;
    sc_signal< sc_lv<17> > r_V_11_4_fu_1607_p2;
    sc_signal< sc_lv<17> > r_V_11_5_fu_1663_p2;
    sc_signal< sc_lv<17> > r_V_10_6_fu_1691_p2;
    sc_signal< sc_lv<17> > r_V_10_7_fu_1747_p2;
    sc_signal< sc_lv<17> > r_V_11_6_fu_1719_p2;
    sc_signal< sc_lv<17> > r_V_11_7_fu_1775_p2;
    sc_signal< sc_lv<16> > tmp_5_fu_2368_p2;
    sc_signal< sc_lv<16> > tmp_36_1_fu_2412_p2;
    sc_signal< sc_lv<16> > tmp_36_2_fu_2456_p2;
    sc_signal< sc_lv<16> > tmp_36_3_fu_2500_p2;
    sc_signal< sc_lv<16> > tmp_36_4_fu_2544_p2;
    sc_signal< sc_lv<16> > tmp_36_5_fu_2588_p2;
    sc_signal< sc_lv<16> > tmp_36_6_fu_2632_p2;
    sc_signal< sc_lv<16> > tmp_36_7_fu_2676_p2;
    sc_signal< sc_lv<16> > tmp_36_8_fu_2720_p2;
    sc_signal< sc_lv<16> > tmp_36_9_fu_2764_p2;
    sc_signal< sc_lv<16> > tmp_36_s_fu_2808_p2;
    sc_signal< sc_lv<16> > tmp_36_10_fu_2852_p2;
    sc_signal< sc_lv<16> > tmp_36_11_fu_2896_p2;
    sc_signal< sc_lv<16> > tmp_36_12_fu_2940_p2;
    sc_signal< sc_lv<16> > tmp_36_13_fu_2984_p2;
    sc_signal< sc_lv<16> > tmp_36_14_fu_3028_p2;
    sc_signal< sc_lv<16> > tmp_15_fu_3278_p1;
    sc_signal< sc_lv<2> > storemerge34_fu_3419_p3;
    sc_signal< sc_lv<10> > storemerge1_fu_3441_p2;
    sc_signal< sc_lv<10> > tmp_1_fu_3459_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<11> > lhs_V_cast_fu_869_p1;
    sc_signal< sc_lv<11> > tmp_8_cast_fu_883_p1;
    sc_signal< sc_lv<11> > r_V_fu_873_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_893_p2;
    sc_signal< sc_lv<20> > grp_fu_927_p0;
    sc_signal< sc_lv<20> > grp_fu_927_p1;
    sc_signal< sc_lv<20> > grp_fu_941_p0;
    sc_signal< sc_lv<20> > grp_fu_941_p1;
    sc_signal< sc_lv<20> > lhs_V_fu_951_p1;
    sc_signal< sc_lv<20> > rhs_V_fu_959_p1;
    sc_signal< sc_lv<20> > lhs_V_1_fu_979_p1;
    sc_signal< sc_lv<20> > rhs_V_1_fu_987_p1;
    sc_signal< sc_lv<19> > rhs_V_5_fu_1015_p1;
    sc_signal< sc_lv<19> > lhs_V_6_fu_1007_p1;
    sc_signal< sc_lv<19> > rhs_V_6_fu_1043_p1;
    sc_signal< sc_lv<19> > lhs_V_7_fu_1035_p1;
    sc_signal< sc_lv<19> > rhs_V_5_1_fu_1071_p1;
    sc_signal< sc_lv<19> > lhs_V_6_1_fu_1063_p1;
    sc_signal< sc_lv<19> > rhs_V_6_1_fu_1099_p1;
    sc_signal< sc_lv<19> > lhs_V_7_1_fu_1091_p1;
    sc_signal< sc_lv<18> > rhs_V_7_fu_1127_p1;
    sc_signal< sc_lv<18> > lhs_V_8_fu_1119_p1;
    sc_signal< sc_lv<18> > rhs_V_8_fu_1155_p1;
    sc_signal< sc_lv<18> > lhs_V_9_fu_1147_p1;
    sc_signal< sc_lv<18> > rhs_V_7_1_fu_1183_p1;
    sc_signal< sc_lv<18> > lhs_V_8_1_fu_1175_p1;
    sc_signal< sc_lv<18> > rhs_V_8_1_fu_1211_p1;
    sc_signal< sc_lv<18> > lhs_V_9_1_fu_1203_p1;
    sc_signal< sc_lv<18> > rhs_V_7_2_fu_1239_p1;
    sc_signal< sc_lv<18> > lhs_V_8_2_fu_1231_p1;
    sc_signal< sc_lv<18> > rhs_V_8_2_fu_1267_p1;
    sc_signal< sc_lv<18> > lhs_V_9_2_fu_1259_p1;
    sc_signal< sc_lv<18> > rhs_V_7_3_fu_1295_p1;
    sc_signal< sc_lv<18> > lhs_V_8_3_fu_1287_p1;
    sc_signal< sc_lv<18> > rhs_V_8_3_fu_1323_p1;
    sc_signal< sc_lv<18> > lhs_V_9_3_fu_1315_p1;
    sc_signal< sc_lv<17> > rhs_V_9_fu_1351_p1;
    sc_signal< sc_lv<17> > lhs_V_s_fu_1343_p1;
    sc_signal< sc_lv<17> > rhs_V_s_fu_1379_p1;
    sc_signal< sc_lv<17> > lhs_V_2_fu_1371_p1;
    sc_signal< sc_lv<17> > rhs_V_9_1_fu_1407_p1;
    sc_signal< sc_lv<17> > lhs_V_10_1_fu_1399_p1;
    sc_signal< sc_lv<17> > rhs_V_10_1_fu_1435_p1;
    sc_signal< sc_lv<17> > lhs_V_11_1_fu_1427_p1;
    sc_signal< sc_lv<17> > rhs_V_9_2_fu_1463_p1;
    sc_signal< sc_lv<17> > lhs_V_10_2_fu_1455_p1;
    sc_signal< sc_lv<17> > rhs_V_10_2_fu_1491_p1;
    sc_signal< sc_lv<17> > lhs_V_11_2_fu_1483_p1;
    sc_signal< sc_lv<17> > rhs_V_9_3_fu_1519_p1;
    sc_signal< sc_lv<17> > lhs_V_10_3_fu_1511_p1;
    sc_signal< sc_lv<17> > rhs_V_10_3_fu_1547_p1;
    sc_signal< sc_lv<17> > lhs_V_11_3_fu_1539_p1;
    sc_signal< sc_lv<17> > rhs_V_9_4_fu_1575_p1;
    sc_signal< sc_lv<17> > lhs_V_10_4_fu_1567_p1;
    sc_signal< sc_lv<17> > rhs_V_10_4_fu_1603_p1;
    sc_signal< sc_lv<17> > lhs_V_11_4_fu_1595_p1;
    sc_signal< sc_lv<17> > rhs_V_9_5_fu_1631_p1;
    sc_signal< sc_lv<17> > lhs_V_10_5_fu_1623_p1;
    sc_signal< sc_lv<17> > rhs_V_10_5_fu_1659_p1;
    sc_signal< sc_lv<17> > lhs_V_11_5_fu_1651_p1;
    sc_signal< sc_lv<17> > rhs_V_9_6_fu_1687_p1;
    sc_signal< sc_lv<17> > lhs_V_10_6_fu_1679_p1;
    sc_signal< sc_lv<17> > rhs_V_10_6_fu_1715_p1;
    sc_signal< sc_lv<17> > lhs_V_11_6_fu_1707_p1;
    sc_signal< sc_lv<17> > rhs_V_9_7_fu_1743_p1;
    sc_signal< sc_lv<17> > lhs_V_10_7_fu_1735_p1;
    sc_signal< sc_lv<17> > rhs_V_10_7_fu_1771_p1;
    sc_signal< sc_lv<17> > lhs_V_11_7_fu_1763_p1;
    sc_signal< sc_lv<9> > tmp_9_fu_1820_p4;
    sc_signal< sc_lv<8> > tmp_10_fu_1896_p4;
    sc_signal< sc_lv<7> > tmp_11_fu_2038_p4;
    sc_signal< sc_lv<6> > tmp_12_fu_2312_p4;
    sc_signal< sc_lv<23> > tmp_13_fu_3059_p1;
    sc_signal< sc_lv<1> > tmp_3_fu_3413_p2;
    sc_signal< sc_lv<10> > storemerge849_in_fu_3427_p3;
    sc_signal< sc_lv<24> > tmp_7_fu_3493_p4;
    sc_signal< sc_lv<41> > lhs_V_1_cast_fu_3512_p1;
    sc_signal< sc_lv<41> > rhs_V_cast_fu_3520_p1;
    sc_signal< sc_logic > grp_fu_927_ce;
    sc_signal< sc_logic > grp_fu_941_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_449;
    sc_signal< bool > ap_condition_316;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<41> ap_const_lv41_0;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<9> ap_const_lv9_8;
    static const sc_lv<9> ap_const_lv9_9;
    static const sc_lv<9> ap_const_lv9_A;
    static const sc_lv<9> ap_const_lv9_B;
    static const sc_lv<9> ap_const_lv9_C;
    static const sc_lv<9> ap_const_lv9_D;
    static const sc_lv<9> ap_const_lv9_E;
    static const sc_lv<9> ap_const_lv9_F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<10> ap_const_lv10_D;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_28;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_condition_316();
    void thread_ap_condition_449();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12();
    void thread_ap_phi_mux_storemerge10_phi_fu_605_p4();
    void thread_ap_phi_mux_storemerge11_phi_fu_615_p4();
    void thread_ap_phi_mux_storemerge12_phi_fu_625_p4();
    void thread_ap_phi_mux_storemerge13_phi_fu_635_p4();
    void thread_ap_phi_mux_storemerge14_phi_fu_645_p4();
    void thread_ap_phi_mux_storemerge15_phi_fu_655_p4();
    void thread_ap_phi_mux_storemerge16_phi_fu_665_p4();
    void thread_ap_phi_mux_storemerge17_phi_fu_675_p4();
    void thread_ap_phi_mux_storemerge18_phi_fu_685_p4();
    void thread_ap_phi_mux_storemerge19_phi_fu_694_p4();
    void thread_ap_phi_mux_storemerge20_phi_fu_703_p4();
    void thread_ap_phi_mux_storemerge21_phi_fu_712_p4();
    void thread_ap_phi_mux_storemerge22_phi_fu_721_p4();
    void thread_ap_phi_mux_storemerge23_phi_fu_730_p4();
    void thread_ap_phi_mux_storemerge24_phi_fu_739_p4();
    void thread_ap_phi_mux_storemerge25_phi_fu_748_p4();
    void thread_ap_phi_mux_storemerge26_phi_fu_757_p4();
    void thread_ap_phi_mux_storemerge27_phi_fu_766_p4();
    void thread_ap_phi_mux_storemerge28_phi_fu_775_p4();
    void thread_ap_phi_mux_storemerge29_phi_fu_784_p4();
    void thread_ap_phi_mux_storemerge2_phi_fu_595_p4();
    void thread_ap_phi_mux_storemerge30_phi_fu_793_p4();
    void thread_ap_phi_mux_storemerge31_phi_fu_802_p4();
    void thread_ap_phi_mux_storemerge32_phi_fu_811_p4();
    void thread_ap_phi_mux_storemerge33_phi_fu_820_p4();
    void thread_ap_phi_mux_storemerge3_phi_fu_525_p4();
    void thread_ap_phi_mux_storemerge4_phi_fu_535_p4();
    void thread_ap_phi_mux_storemerge5_phi_fu_545_p4();
    void thread_ap_phi_mux_storemerge6_phi_fu_555_p4();
    void thread_ap_phi_mux_storemerge7_phi_fu_565_p4();
    void thread_ap_phi_mux_storemerge8_phi_fu_575_p4();
    void thread_ap_phi_mux_storemerge9_phi_fu_585_p4();
    void thread_ap_phi_reg_pp0_iter0_data_valid_reg_V_new_reg_826();
    void thread_ap_phi_reg_pp0_iter0_storemerge10_reg_602();
    void thread_ap_phi_reg_pp0_iter0_storemerge11_reg_612();
    void thread_ap_phi_reg_pp0_iter0_storemerge12_reg_622();
    void thread_ap_phi_reg_pp0_iter0_storemerge13_reg_632();
    void thread_ap_phi_reg_pp0_iter0_storemerge14_reg_642();
    void thread_ap_phi_reg_pp0_iter0_storemerge15_reg_652();
    void thread_ap_phi_reg_pp0_iter0_storemerge16_reg_662();
    void thread_ap_phi_reg_pp0_iter0_storemerge17_reg_672();
    void thread_ap_phi_reg_pp0_iter0_storemerge18_reg_682();
    void thread_ap_phi_reg_pp0_iter0_storemerge19_reg_691();
    void thread_ap_phi_reg_pp0_iter0_storemerge20_reg_700();
    void thread_ap_phi_reg_pp0_iter0_storemerge21_reg_709();
    void thread_ap_phi_reg_pp0_iter0_storemerge22_reg_718();
    void thread_ap_phi_reg_pp0_iter0_storemerge23_reg_727();
    void thread_ap_phi_reg_pp0_iter0_storemerge24_reg_736();
    void thread_ap_phi_reg_pp0_iter0_storemerge25_reg_745();
    void thread_ap_phi_reg_pp0_iter0_storemerge26_reg_754();
    void thread_ap_phi_reg_pp0_iter0_storemerge27_reg_763();
    void thread_ap_phi_reg_pp0_iter0_storemerge28_reg_772();
    void thread_ap_phi_reg_pp0_iter0_storemerge29_reg_781();
    void thread_ap_phi_reg_pp0_iter0_storemerge2_reg_592();
    void thread_ap_phi_reg_pp0_iter0_storemerge30_reg_790();
    void thread_ap_phi_reg_pp0_iter0_storemerge31_reg_799();
    void thread_ap_phi_reg_pp0_iter0_storemerge32_reg_808();
    void thread_ap_phi_reg_pp0_iter0_storemerge33_reg_817();
    void thread_ap_phi_reg_pp0_iter0_storemerge3_reg_522();
    void thread_ap_phi_reg_pp0_iter0_storemerge4_reg_532();
    void thread_ap_phi_reg_pp0_iter0_storemerge5_reg_542();
    void thread_ap_phi_reg_pp0_iter0_storemerge6_reg_552();
    void thread_ap_phi_reg_pp0_iter0_storemerge7_reg_562();
    void thread_ap_phi_reg_pp0_iter0_storemerge8_reg_572();
    void thread_ap_phi_reg_pp0_iter0_storemerge9_reg_582();
    void thread_ap_predicate_op606_read_state1();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_currentState_load_load_fu_3079_p1();
    void thread_currentwrState_load_load_fu_850_p1();
    void thread_grp_fu_843_p3();
    void thread_grp_fu_927_ce();
    void thread_grp_fu_927_p0();
    void thread_grp_fu_927_p1();
    void thread_grp_fu_941_ce();
    void thread_grp_fu_941_p0();
    void thread_grp_fu_941_p1();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_icmp1_fu_2322_p2();
    void thread_icmp6_fu_1906_p2();
    void thread_icmp9_fu_2048_p2();
    void thread_icmp_fu_1830_p2();
    void thread_lhs_V_10_1_fu_1399_p1();
    void thread_lhs_V_10_2_fu_1455_p1();
    void thread_lhs_V_10_3_fu_1511_p1();
    void thread_lhs_V_10_4_fu_1567_p1();
    void thread_lhs_V_10_5_fu_1623_p1();
    void thread_lhs_V_10_6_fu_1679_p1();
    void thread_lhs_V_10_7_fu_1735_p1();
    void thread_lhs_V_10_cast_fu_923_p1();
    void thread_lhs_V_11_1_fu_1427_p1();
    void thread_lhs_V_11_2_fu_1483_p1();
    void thread_lhs_V_11_3_fu_1539_p1();
    void thread_lhs_V_11_4_fu_1595_p1();
    void thread_lhs_V_11_5_fu_1651_p1();
    void thread_lhs_V_11_6_fu_1707_p1();
    void thread_lhs_V_11_7_fu_1763_p1();
    void thread_lhs_V_11_cast_fu_937_p1();
    void thread_lhs_V_1_cast_fu_3512_p1();
    void thread_lhs_V_1_fu_979_p1();
    void thread_lhs_V_2_fu_1371_p1();
    void thread_lhs_V_6_1_fu_1063_p1();
    void thread_lhs_V_6_fu_1007_p1();
    void thread_lhs_V_7_1_fu_1091_p1();
    void thread_lhs_V_7_fu_1035_p1();
    void thread_lhs_V_8_1_fu_1175_p1();
    void thread_lhs_V_8_2_fu_1231_p1();
    void thread_lhs_V_8_3_fu_1287_p1();
    void thread_lhs_V_8_fu_1119_p1();
    void thread_lhs_V_9_1_fu_1203_p1();
    void thread_lhs_V_9_2_fu_1259_p1();
    void thread_lhs_V_9_3_fu_1315_p1();
    void thread_lhs_V_9_fu_1147_p1();
    void thread_lhs_V_cast_fu_869_p1();
    void thread_lhs_V_fu_951_p1();
    void thread_lhs_V_s_fu_1343_p1();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_V_data_V_1_ack_in();
    void thread_o_data_V_data_V_1_ack_out();
    void thread_o_data_V_data_V_1_data_out();
    void thread_o_data_V_data_V_1_load_A();
    void thread_o_data_V_data_V_1_load_B();
    void thread_o_data_V_data_V_1_sel();
    void thread_o_data_V_data_V_1_state_cmp_full();
    void thread_o_data_V_data_V_1_vld_in();
    void thread_o_data_V_data_V_1_vld_out();
    void thread_o_data_V_last_V_1_ack_in();
    void thread_o_data_V_last_V_1_ack_out();
    void thread_o_data_V_last_V_1_data_out();
    void thread_o_data_V_last_V_1_load_A();
    void thread_o_data_V_last_V_1_load_B();
    void thread_o_data_V_last_V_1_sel();
    void thread_o_data_V_last_V_1_state_cmp_full();
    void thread_o_data_V_last_V_1_vld_in();
    void thread_o_data_V_last_V_1_vld_out();
    void thread_out_sample_data_V_fu_3503_p1();
    void thread_p_Result_1_fu_3087_p2();
    void thread_p_Result_2_fu_3063_p5();
    void thread_p_Result_s_fu_3304_p3();
    void thread_pn_seq_V_0_load_load_fu_2355_p1();
    void thread_pn_seq_V_10_load_load_fu_2795_p1();
    void thread_pn_seq_V_11_load_load_fu_2839_p1();
    void thread_pn_seq_V_12_load_load_fu_2883_p1();
    void thread_pn_seq_V_13_load_load_fu_2927_p1();
    void thread_pn_seq_V_14_load_load_fu_2971_p1();
    void thread_pn_seq_V_15_load_load_fu_3015_p1();
    void thread_pn_seq_V_1_load_load_fu_2399_p1();
    void thread_pn_seq_V_2_load_load_fu_2443_p1();
    void thread_pn_seq_V_3_load_load_fu_2487_p1();
    void thread_pn_seq_V_4_load_load_fu_2531_p1();
    void thread_pn_seq_V_5_load_load_fu_2575_p1();
    void thread_pn_seq_V_6_load_load_fu_2619_p1();
    void thread_pn_seq_V_7_load_load_fu_2663_p1();
    void thread_pn_seq_V_8_load_load_fu_2707_p1();
    void thread_pn_seq_V_9_load_load_fu_2751_p1();
    void thread_pnseq_in_V_V_ap_ack();
    void thread_pnseq_in_V_V_blk_n();
    void thread_r_V_10_1_fu_1411_p2();
    void thread_r_V_10_2_fu_1467_p2();
    void thread_r_V_10_3_fu_1523_p2();
    void thread_r_V_10_4_fu_1579_p2();
    void thread_r_V_10_5_fu_1635_p2();
    void thread_r_V_10_6_fu_1691_p2();
    void thread_r_V_10_7_fu_1747_p2();
    void thread_r_V_10_fu_1383_p2();
    void thread_r_V_11_1_fu_1439_p2();
    void thread_r_V_11_2_fu_1495_p2();
    void thread_r_V_11_3_fu_1551_p2();
    void thread_r_V_11_4_fu_1607_p2();
    void thread_r_V_11_5_fu_1663_p2();
    void thread_r_V_11_6_fu_1719_p2();
    void thread_r_V_11_7_fu_1775_p2();
    void thread_r_V_1_fu_3524_p2();
    void thread_r_V_4_fu_963_p2();
    void thread_r_V_5_fu_991_p2();
    void thread_r_V_6_1_fu_1075_p2();
    void thread_r_V_6_fu_1019_p2();
    void thread_r_V_7_1_fu_1103_p2();
    void thread_r_V_7_fu_1047_p2();
    void thread_r_V_8_1_fu_1187_p2();
    void thread_r_V_8_2_fu_1243_p2();
    void thread_r_V_8_3_fu_1299_p2();
    void thread_r_V_8_fu_1131_p2();
    void thread_r_V_9_1_fu_1215_p2();
    void thread_r_V_9_2_fu_1271_p2();
    void thread_r_V_9_3_fu_1327_p2();
    void thread_r_V_9_fu_1159_p2();
    void thread_r_V_fu_873_p2();
    void thread_r_V_s_fu_1355_p2();
    void thread_rhs_V_10_1_fu_1435_p1();
    void thread_rhs_V_10_2_fu_1491_p1();
    void thread_rhs_V_10_3_fu_1547_p1();
    void thread_rhs_V_10_4_fu_1603_p1();
    void thread_rhs_V_10_5_fu_1659_p1();
    void thread_rhs_V_10_6_fu_1715_p1();
    void thread_rhs_V_10_7_fu_1771_p1();
    void thread_rhs_V_1_fu_987_p1();
    void thread_rhs_V_5_1_fu_1071_p1();
    void thread_rhs_V_5_fu_1015_p1();
    void thread_rhs_V_6_1_fu_1099_p1();
    void thread_rhs_V_6_fu_1043_p1();
    void thread_rhs_V_7_1_fu_1183_p1();
    void thread_rhs_V_7_2_fu_1239_p1();
    void thread_rhs_V_7_3_fu_1295_p1();
    void thread_rhs_V_7_fu_1127_p1();
    void thread_rhs_V_8_1_fu_1211_p1();
    void thread_rhs_V_8_2_fu_1267_p1();
    void thread_rhs_V_8_3_fu_1323_p1();
    void thread_rhs_V_8_fu_1155_p1();
    void thread_rhs_V_9_1_fu_1407_p1();
    void thread_rhs_V_9_2_fu_1463_p1();
    void thread_rhs_V_9_3_fu_1519_p1();
    void thread_rhs_V_9_4_fu_1575_p1();
    void thread_rhs_V_9_5_fu_1631_p1();
    void thread_rhs_V_9_6_fu_1687_p1();
    void thread_rhs_V_9_7_fu_1743_p1();
    void thread_rhs_V_9_fu_1351_p1();
    void thread_rhs_V_cast_fu_3520_p1();
    void thread_rhs_V_fu_959_p1();
    void thread_rhs_V_s_fu_1379_p1();
    void thread_start_V_read_read_fu_482_p2();
    void thread_storemerge1_fu_3441_p2();
    void thread_storemerge34_fu_3419_p3();
    void thread_storemerge849_in_fu_3427_p3();
    void thread_storemerge_fu_899_p3();
    void thread_tmp_10_fu_1896_p4();
    void thread_tmp_11_fu_2038_p4();
    void thread_tmp_12_fu_2312_p4();
    void thread_tmp_13_fu_3059_p1();
    void thread_tmp_14_fu_3313_p1();
    void thread_tmp_15_fu_3278_p1();
    void thread_tmp_1_fu_3459_p2();
    void thread_tmp_26_10_fu_2279_p2();
    void thread_tmp_26_1_fu_2180_p2();
    void thread_tmp_26_2_fu_1863_p2();
    void thread_tmp_26_3_fu_2213_p2();
    void thread_tmp_26_4_fu_1939_p2();
    void thread_tmp_26_5_fu_1972_p2();
    void thread_tmp_26_6_fu_2005_p2();
    void thread_tmp_26_7_fu_2246_p2();
    void thread_tmp_26_8_fu_2081_p2();
    void thread_tmp_26_9_fu_2114_p2();
    void thread_tmp_26_s_fu_2147_p2();
    void thread_tmp_2_fu_1787_p2();
    void thread_tmp_35_10_fu_2870_p2();
    void thread_tmp_35_11_fu_2914_p2();
    void thread_tmp_35_12_fu_2958_p2();
    void thread_tmp_35_13_fu_3002_p2();
    void thread_tmp_35_14_fu_3046_p2();
    void thread_tmp_35_1_fu_2430_p2();
    void thread_tmp_35_2_fu_2474_p2();
    void thread_tmp_35_3_fu_2518_p2();
    void thread_tmp_35_4_fu_2562_p2();
    void thread_tmp_35_5_fu_2606_p2();
    void thread_tmp_35_6_fu_2650_p2();
    void thread_tmp_35_7_fu_2694_p2();
    void thread_tmp_35_8_fu_2738_p2();
    void thread_tmp_35_9_fu_2782_p2();
    void thread_tmp_35_s_fu_2826_p2();
    void thread_tmp_36_10_fu_2852_p2();
    void thread_tmp_36_11_fu_2896_p2();
    void thread_tmp_36_12_fu_2940_p2();
    void thread_tmp_36_13_fu_2984_p2();
    void thread_tmp_36_14_fu_3028_p2();
    void thread_tmp_36_1_fu_2412_p2();
    void thread_tmp_36_2_fu_2456_p2();
    void thread_tmp_36_3_fu_2500_p2();
    void thread_tmp_36_4_fu_2544_p2();
    void thread_tmp_36_5_fu_2588_p2();
    void thread_tmp_36_6_fu_2632_p2();
    void thread_tmp_36_7_fu_2676_p2();
    void thread_tmp_36_8_fu_2720_p2();
    void thread_tmp_36_9_fu_2764_p2();
    void thread_tmp_36_s_fu_2808_p2();
    void thread_tmp_3_fu_3413_p2();
    void thread_tmp_4_fu_2386_p2();
    void thread_tmp_5_fu_2368_p2();
    void thread_tmp_7_fu_3493_p4();
    void thread_tmp_8_cast_fu_883_p1();
    void thread_tmp_9_fu_1820_p4();
    void thread_tmp_last_V_fu_887_p2();
    void thread_tmp_nbreadreq_fu_488_p4();
    void thread_tmp_s_fu_893_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
