(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-07-14T10:03:11Z")
 (DESIGN "GPS_Logger")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "GPS_Logger")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb DBG_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DBG_Rx\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb GPS_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb GPS_Rx\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb VMON_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb VMON_Rx\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_DEBUG\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_GPS\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_VMON\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_MPU9250_INTn.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Tick_Timer.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_UART_DEBUG_RXI.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_UART_GPS_RXI.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_UART_VMON_RXI.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer1\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2_Reset\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer1_Reset\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT DBG_Tx\(0\).pad_out DBG_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GPS_Tx\(0\).pad_out GPS_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (3.770:3.770:3.770))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (3.770:3.770:3.770))
    (INTERCONNECT MODIN1_0.q \\UART_DEBUG\:BUART\:rx_postpoll\\.main_1 (4.327:4.327:4.327))
    (INTERCONNECT MODIN1_0.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_6 (5.653:5.653:5.653))
    (INTERCONNECT MODIN1_0.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_6 (5.687:5.687:5.687))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (3.095:3.095:3.095))
    (INTERCONNECT MODIN1_1.q \\UART_DEBUG\:BUART\:rx_postpoll\\.main_0 (3.663:3.663:3.663))
    (INTERCONNECT MODIN1_1.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_5 (5.143:5.143:5.143))
    (INTERCONNECT MODIN1_1.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_5 (5.162:5.162:5.162))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_7 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_DEBUG\:BUART\:rx_state_0\\.main_9 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_DEBUG\:BUART\:rx_state_2\\.main_8 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_DEBUG\:BUART\:rx_state_3\\.main_7 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_6 (2.794:2.794:2.794))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_DEBUG\:BUART\:rx_state_0\\.main_8 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_DEBUG\:BUART\:rx_state_2\\.main_7 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_DEBUG\:BUART\:rx_state_3\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_5 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_DEBUG\:BUART\:rx_state_0\\.main_7 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_DEBUG\:BUART\:rx_state_2\\.main_6 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_DEBUG\:BUART\:rx_state_3\\.main_5 (2.620:2.620:2.620))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (3.187:3.187:3.187))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_3 (3.187:3.187:3.187))
    (INTERCONNECT MODIN5_0.q \\UART_GPS\:BUART\:rx_postpoll\\.main_1 (3.187:3.187:3.187))
    (INTERCONNECT MODIN5_0.q \\UART_GPS\:BUART\:rx_state_0\\.main_6 (7.070:7.070:7.070))
    (INTERCONNECT MODIN5_0.q \\UART_GPS\:BUART\:rx_status_3\\.main_6 (7.060:7.060:7.060))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_2 (3.187:3.187:3.187))
    (INTERCONNECT MODIN5_1.q \\UART_GPS\:BUART\:rx_postpoll\\.main_0 (3.187:3.187:3.187))
    (INTERCONNECT MODIN5_1.q \\UART_GPS\:BUART\:rx_state_0\\.main_5 (5.403:5.403:5.403))
    (INTERCONNECT MODIN5_1.q \\UART_GPS\:BUART\:rx_status_3\\.main_5 (5.396:5.396:5.396))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_GPS\:BUART\:rx_load_fifo\\.main_7 (2.694:2.694:2.694))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_GPS\:BUART\:rx_state_0\\.main_9 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_GPS\:BUART\:rx_state_2\\.main_8 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_GPS\:BUART\:rx_state_3\\.main_7 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_GPS\:BUART\:rx_load_fifo\\.main_6 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_GPS\:BUART\:rx_state_0\\.main_8 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_GPS\:BUART\:rx_state_2\\.main_7 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_GPS\:BUART\:rx_state_3\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_GPS\:BUART\:rx_load_fifo\\.main_5 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_GPS\:BUART\:rx_state_0\\.main_7 (2.722:2.722:2.722))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_GPS\:BUART\:rx_state_2\\.main_6 (2.722:2.722:2.722))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_GPS\:BUART\:rx_state_3\\.main_5 (2.722:2.722:2.722))
    (INTERCONNECT Net_100.q SD_MOSI\(0\).pin_input (6.338:6.338:6.338))
    (INTERCONNECT Net_102.q Net_102.main_3 (3.752:3.752:3.752))
    (INTERCONNECT Net_102.q SD_SCLK\(0\).pin_input (6.586:6.586:6.586))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_957.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:count_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\FreqDiv_1\:not_last_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer1\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer2\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_103.q Net_100.main_3 (2.589:2.589:2.589))
    (INTERCONNECT Net_103.q Net_103.main_3 (2.585:2.585:2.585))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_102.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_103.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:mosi_from_dp_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:mosi_pre_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SD_SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_7 isr_Tick_Timer.interrupt (5.593:5.593:5.593))
    (INTERCONNECT DBG_Rx\(0\).fb DBG_Rx\(0\)_SYNC.in (7.297:7.297:7.297))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out MODIN1_0.main_3 (3.106:3.106:3.106))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out MODIN1_1.main_4 (3.106:3.106:3.106))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out \\UART_DEBUG\:BUART\:rx_last\\.main_0 (3.106:3.106:3.106))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out \\UART_DEBUG\:BUART\:rx_postpoll\\.main_2 (3.122:3.122:3.122))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out \\UART_DEBUG\:BUART\:rx_state_0\\.main_10 (3.850:3.850:3.850))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out \\UART_DEBUG\:BUART\:rx_state_2\\.main_9 (3.850:3.850:3.850))
    (INTERCONNECT DBG_Rx\(0\)_SYNC.out \\UART_DEBUG\:BUART\:rx_status_3\\.main_7 (3.992:3.992:3.992))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxSts\\.interrupt \\UART_DEBUG\:RXInternalInterrupt\\.interrupt (9.711:9.711:9.711))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxSts\\.interrupt isr_UART_DEBUG_RXI.interrupt (8.627:8.627:8.627))
    (INTERCONNECT SPI_MISO\(0\).fb \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (6.580:6.580:6.580))
    (INTERCONNECT GPS_Rx\(0\).fb GPS_Rx\(0\)_SYNC.in (7.495:7.495:7.495))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out MODIN5_0.main_3 (2.899:2.899:2.899))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out MODIN5_1.main_4 (2.899:2.899:2.899))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out \\UART_GPS\:BUART\:rx_last\\.main_0 (3.807:3.807:3.807))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out \\UART_GPS\:BUART\:rx_postpoll\\.main_2 (2.899:2.899:2.899))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out \\UART_GPS\:BUART\:rx_state_0\\.main_10 (3.079:3.079:3.079))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out \\UART_GPS\:BUART\:rx_state_2\\.main_9 (3.079:3.079:3.079))
    (INTERCONNECT GPS_Rx\(0\)_SYNC.out \\UART_GPS\:BUART\:rx_status_3\\.main_7 (3.071:3.071:3.071))
    (INTERCONNECT SAKURA_SPI_MISO\(0\).fb \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (5.149:5.149:5.149))
    (INTERCONNECT Net_183.q Net_183.main_0 (3.778:3.778:3.778))
    (INTERCONNECT Net_183.q SAKURA_SPI_MOSI\(0\).pin_input (7.648:7.648:7.648))
    (INTERCONNECT Net_185.q Net_185.main_3 (2.294:2.294:2.294))
    (INTERCONNECT Net_185.q SAKURA_SPI_SCLK\(0\).pin_input (5.790:5.790:5.790))
    (INTERCONNECT Net_186.q Net_186.main_3 (2.300:2.300:2.300))
    (INTERCONNECT Net_20.q Net_20.main_0 (3.779:3.779:3.779))
    (INTERCONNECT Net_20.q SPI_MOSI\(0\).pin_input (6.655:6.655:6.655))
    (INTERCONNECT Net_25.q GPS_Tx\(0\).pin_input (7.020:7.020:7.020))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxSts\\.interrupt \\UART_GPS\:RXInternalInterrupt\\.interrupt (6.855:6.855:6.855))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxSts\\.interrupt isr_UART_GPS_RXI.interrupt (7.914:7.914:7.914))
    (INTERCONNECT Net_38.q VMON_Tx\(0\).pin_input (6.322:6.322:6.322))
    (INTERCONNECT VMON_Rx\(0\).fb VMON_Rx\(0\)_SYNC.in (6.041:6.041:6.041))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:pollcount_0\\.main_3 (2.644:2.644:2.644))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:pollcount_1\\.main_4 (2.644:2.644:2.644))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:rx_last\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:rx_postpoll\\.main_2 (2.644:2.644:2.644))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:rx_state_0\\.main_10 (2.636:2.636:2.636))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:rx_state_2\\.main_9 (3.511:3.511:3.511))
    (INTERCONNECT VMON_Rx\(0\)_SYNC.out \\UART_VMON\:BUART\:rx_status_3\\.main_7 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxSts\\.interrupt \\UART_VMON\:RXInternalInterrupt\\.interrupt (9.663:9.663:9.663))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxSts\\.interrupt isr_UART_VMON_RXI.interrupt (8.578:8.578:8.578))
    (INTERCONNECT MPU9250_INTn\(0\).fb isr_MPU9250_INTn.interrupt (9.840:9.840:9.840))
    (INTERCONNECT Net_8.q DBG_Tx\(0\).pin_input (5.839:5.839:5.839))
    (INTERCONNECT Net_89.q Net_89.main_3 (2.294:2.294:2.294))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_20.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_89.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_94.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PERI_SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1_Reset\:Sync\:ctrl_reg\\.control_0 \\Timer1\:CounterUDB\:disable_run_i\\.main_0 (2.811:2.811:2.811))
    (INTERCONNECT \\Timer1_Reset\:Sync\:ctrl_reg\\.control_0 \\Timer1\:CounterUDB\:reload\\.main_0 (2.811:2.811:2.811))
    (INTERCONNECT \\Timer1_Reset\:Sync\:ctrl_reg\\.control_0 \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.reset (2.786:2.786:2.786))
    (INTERCONNECT \\Timer2_Reset\:Sync\:ctrl_reg\\.control_0 \\Timer2\:CounterUDB\:disable_run_i\\.main_0 (2.811:2.811:2.811))
    (INTERCONNECT \\Timer2_Reset\:Sync\:ctrl_reg\\.control_0 \\Timer2\:CounterUDB\:reload\\.main_0 (2.811:2.811:2.811))
    (INTERCONNECT \\Timer2_Reset\:Sync\:ctrl_reg\\.control_0 \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.reset (2.787:2.787:2.787))
    (INTERCONNECT Net_94.q SPI_SCLK\(0\).pin_input (6.511:6.511:6.511))
    (INTERCONNECT Net_957.q Net_957.main_0 (2.537:2.537:2.537))
    (INTERCONNECT Net_957.q \\Timer1\:CounterUDB\:count_enable\\.main_3 (6.278:6.278:6.278))
    (INTERCONNECT Net_957.q \\Timer1\:CounterUDB\:count_stored_i\\.main_0 (6.278:6.278:6.278))
    (INTERCONNECT Net_957.q \\Timer2\:CounterUDB\:count_enable\\.main_1 (6.278:6.278:6.278))
    (INTERCONNECT SD_MISO\(0\).fb \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (5.688:5.688:5.688))
    (INTERCONNECT SAKURA_SPI_MOSI\(0\).pad_out SAKURA_SPI_MOSI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_SPI_SCLK\(0\).pad_out SAKURA_SPI_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SD_MOSI\(0\).pad_out SD_MOSI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SD_SCLK\(0\).pad_out SD_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SPI_MOSI\(0\).pad_out SPI_MOSI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SPI_SCLK\(0\).pad_out SPI_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT VMON_Tx\(0\).pad_out VMON_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q \\FreqDiv_1\:count_8\\.main_11 (2.250:2.250:2.250))
    (INTERCONNECT \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q \\FreqDiv_1\:count_9\\.main_11 (2.250:2.250:2.250))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q Net_957.main_11 (2.999:2.999:2.999))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_7 (2.850:2.850:2.850))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_1\\.main_1 (2.850:2.850:2.850))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_2\\.main_2 (2.850:2.850:2.850))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_3\\.main_10 (3.003:3.003:3.003))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_4\\.main_4 (2.850:2.850:2.850))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_5\\.main_10 (2.999:2.999:2.999))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_6\\.main_10 (2.999:2.999:2.999))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_7\\.main_10 (2.999:2.999:2.999))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_8\\.main_10 (3.003:3.003:3.003))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_9\\.main_10 (3.003:3.003:3.003))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q Net_957.main_10 (2.981:2.981:2.981))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_6 (2.980:2.980:2.980))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_2\\.main_1 (2.980:2.980:2.980))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_3\\.main_9 (2.858:2.858:2.858))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_4\\.main_3 (2.980:2.980:2.980))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_5\\.main_9 (2.981:2.981:2.981))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_6\\.main_9 (2.981:2.981:2.981))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_7\\.main_9 (2.981:2.981:2.981))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_8\\.main_9 (2.858:2.858:2.858))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_9\\.main_9 (2.858:2.858:2.858))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q Net_957.main_9 (4.431:4.431:4.431))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_5 (3.912:3.912:3.912))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_3\\.main_8 (3.119:3.119:3.119))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_4\\.main_2 (3.912:3.912:3.912))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_5\\.main_8 (4.431:4.431:4.431))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_6\\.main_8 (4.431:4.431:4.431))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_7\\.main_8 (4.431:4.431:4.431))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_8\\.main_8 (3.119:3.119:3.119))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q \\FreqDiv_1\:count_9\\.main_8 (3.119:3.119:3.119))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q Net_957.main_8 (4.281:4.281:4.281))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_4 (3.761:3.761:3.761))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_3\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_4\\.main_1 (3.761:3.761:3.761))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_5\\.main_7 (4.281:4.281:4.281))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_6\\.main_7 (4.281:4.281:4.281))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_7\\.main_7 (4.281:4.281:4.281))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_8\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\FreqDiv_1\:count_3\\.q \\FreqDiv_1\:count_9\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q Net_957.main_7 (4.709:4.709:4.709))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_3 (3.695:3.695:3.695))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:count_3\\.main_6 (3.704:3.704:3.704))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:count_5\\.main_6 (4.709:4.709:4.709))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:count_6\\.main_6 (4.709:4.709:4.709))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:count_7\\.main_6 (4.709:4.709:4.709))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:count_8\\.main_6 (3.704:3.704:3.704))
    (INTERCONNECT \\FreqDiv_1\:count_4\\.q \\FreqDiv_1\:count_9\\.main_6 (3.704:3.704:3.704))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q Net_957.main_6 (2.836:2.836:2.836))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_2 (2.962:2.962:2.962))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:count_3\\.main_5 (2.959:2.959:2.959))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:count_5\\.main_5 (2.836:2.836:2.836))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:count_6\\.main_5 (2.836:2.836:2.836))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:count_7\\.main_5 (2.836:2.836:2.836))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:count_8\\.main_5 (2.959:2.959:2.959))
    (INTERCONNECT \\FreqDiv_1\:count_5\\.q \\FreqDiv_1\:count_9\\.main_5 (2.959:2.959:2.959))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q Net_957.main_5 (3.016:3.016:3.016))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_1 (3.012:3.012:3.012))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:count_3\\.main_4 (2.866:2.866:2.866))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:count_5\\.main_4 (3.016:3.016:3.016))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:count_6\\.main_4 (3.016:3.016:3.016))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:count_7\\.main_4 (3.016:3.016:3.016))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:count_8\\.main_4 (2.866:2.866:2.866))
    (INTERCONNECT \\FreqDiv_1\:count_6\\.q \\FreqDiv_1\:count_9\\.main_4 (2.866:2.866:2.866))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q Net_957.main_4 (2.840:2.840:2.840))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:MODULE_16\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_0 (2.994:2.994:2.994))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:count_3\\.main_3 (3.006:3.006:3.006))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:count_5\\.main_3 (2.840:2.840:2.840))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:count_6\\.main_3 (2.840:2.840:2.840))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:count_7\\.main_3 (2.840:2.840:2.840))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:count_8\\.main_3 (3.006:3.006:3.006))
    (INTERCONNECT \\FreqDiv_1\:count_7\\.q \\FreqDiv_1\:count_9\\.main_3 (3.006:3.006:3.006))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q Net_957.main_3 (2.522:2.522:2.522))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q \\FreqDiv_1\:count_3\\.main_2 (2.525:2.525:2.525))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q \\FreqDiv_1\:count_5\\.main_2 (2.522:2.522:2.522))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q \\FreqDiv_1\:count_6\\.main_2 (2.522:2.522:2.522))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q \\FreqDiv_1\:count_7\\.main_2 (2.522:2.522:2.522))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q \\FreqDiv_1\:count_8\\.main_2 (2.525:2.525:2.525))
    (INTERCONNECT \\FreqDiv_1\:count_8\\.q \\FreqDiv_1\:count_9\\.main_2 (2.525:2.525:2.525))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q Net_957.main_2 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q \\FreqDiv_1\:count_3\\.main_1 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q \\FreqDiv_1\:count_5\\.main_1 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q \\FreqDiv_1\:count_6\\.main_1 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q \\FreqDiv_1\:count_7\\.main_1 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q \\FreqDiv_1\:count_8\\.main_1 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:count_9\\.q \\FreqDiv_1\:count_9\\.main_1 (2.514:2.514:2.514))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q Net_957.main_1 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_0\\.main_0 (3.162:3.162:3.162))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_1\\.main_0 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_2\\.main_0 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_3\\.main_0 (3.167:3.167:3.167))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_4\\.main_0 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_5\\.main_0 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_6\\.main_0 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_7\\.main_0 (3.163:3.163:3.163))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_8\\.main_0 (3.167:3.167:3.167))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_9\\.main_0 (3.167:3.167:3.167))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:cnt_enable\\.q \\PERI_SPIM\:BSPIM\:BitCounter\\.enable (5.812:5.812:5.812))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:cnt_enable\\.q \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_8 (5.052:5.052:5.052))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_7 (3.718:3.718:3.718))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:load_cond\\.main_7 (2.932:2.932:2.932))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:load_rx_data\\.main_4 (3.704:3.704:3.704))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:rx_status_6\\.main_4 (3.704:3.704:3.704))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:state_0\\.main_7 (2.932:2.932:2.932))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:state_1\\.main_7 (2.944:2.944:2.944))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_0 \\PERI_SPIM\:BSPIM\:state_2\\.main_7 (2.944:2.944:2.944))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_6 (3.850:3.850:3.850))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:load_cond\\.main_6 (2.800:2.800:2.800))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:load_rx_data\\.main_3 (3.841:3.841:3.841))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:rx_status_6\\.main_3 (3.841:3.841:3.841))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:state_0\\.main_6 (2.800:2.800:2.800))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:state_1\\.main_6 (2.795:2.795:2.795))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_1 \\PERI_SPIM\:BSPIM\:state_2\\.main_6 (2.795:2.795:2.795))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_5 (3.644:3.644:3.644))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:load_cond\\.main_5 (2.607:2.607:2.607))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:load_rx_data\\.main_2 (3.624:3.624:3.624))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:rx_status_6\\.main_2 (3.624:3.624:3.624))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:state_0\\.main_5 (2.607:2.607:2.607))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:state_1\\.main_5 (2.615:2.615:2.615))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_2 \\PERI_SPIM\:BSPIM\:state_2\\.main_5 (2.615:2.615:2.615))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_4 (4.584:4.584:4.584))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:load_cond\\.main_4 (4.534:4.534:4.534))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:load_rx_data\\.main_1 (4.566:4.566:4.566))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:rx_status_6\\.main_1 (4.566:4.566:4.566))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:state_0\\.main_4 (4.534:4.534:4.534))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:state_1\\.main_4 (3.574:3.574:3.574))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_3 \\PERI_SPIM\:BSPIM\:state_2\\.main_4 (3.574:3.574:3.574))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_3 (5.156:5.156:5.156))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:load_cond\\.main_3 (2.803:2.803:2.803))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:load_rx_data\\.main_0 (4.596:4.596:4.596))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:rx_status_6\\.main_0 (4.596:4.596:4.596))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:state_0\\.main_3 (2.803:2.803:2.803))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:state_1\\.main_3 (2.827:2.827:2.827))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:BitCounter\\.count_4 \\PERI_SPIM\:BSPIM\:state_2\\.main_3 (2.827:2.827:2.827))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:load_cond\\.q \\PERI_SPIM\:BSPIM\:load_cond\\.main_8 (2.306:2.306:2.306))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:load_rx_data\\.q \\PERI_SPIM\:BSPIM\:TxStsReg\\.status_3 (8.519:8.519:8.519))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:load_rx_data\\.q \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (5.675:5.675:5.675))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_20.main_4 (3.689:3.689:3.689))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\PERI_SPIM\:BSPIM\:RxStsReg\\.status_4 (4.379:4.379:4.379))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\PERI_SPIM\:BSPIM\:rx_status_6\\.main_5 (3.802:3.802:3.802))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\PERI_SPIM\:BSPIM\:RxStsReg\\.status_5 (2.920:2.920:2.920))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:rx_status_6\\.q \\PERI_SPIM\:BSPIM\:RxStsReg\\.status_6 (2.305:2.305:2.305))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q Net_20.main_3 (4.601:4.601:4.601))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q Net_89.main_2 (3.995:3.995:3.995))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q Net_94.main_2 (2.926:2.926:2.926))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_2 (3.995:3.995:3.995))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:load_cond\\.main_2 (3.075:3.075:3.075))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:state_0\\.main_2 (3.075:3.075:3.075))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:state_1\\.main_2 (2.926:2.926:2.926))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:state_2\\.main_2 (2.926:2.926:2.926))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:tx_status_0\\.main_2 (4.601:4.601:4.601))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_0\\.q \\PERI_SPIM\:BSPIM\:tx_status_4\\.main_2 (2.926:2.926:2.926))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q Net_20.main_2 (4.826:4.826:4.826))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q Net_89.main_1 (4.225:4.225:4.225))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q Net_94.main_1 (3.422:3.422:3.422))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_1 (4.225:4.225:4.225))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:load_cond\\.main_1 (3.308:3.308:3.308))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (3.432:3.432:3.432))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:state_0\\.main_1 (3.308:3.308:3.308))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:state_1\\.main_1 (3.422:3.422:3.422))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:state_2\\.main_1 (3.422:3.422:3.422))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:tx_status_0\\.main_1 (4.826:4.826:4.826))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_1\\.q \\PERI_SPIM\:BSPIM\:tx_status_4\\.main_1 (3.422:3.422:3.422))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q Net_20.main_1 (5.307:5.307:5.307))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q Net_89.main_0 (6.371:6.371:6.371))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q Net_94.main_0 (3.633:3.633:3.633))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:cnt_enable\\.main_0 (6.371:6.371:6.371))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:load_cond\\.main_0 (5.601:5.601:5.601))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (5.054:5.054:5.054))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:state_0\\.main_0 (5.601:5.601:5.601))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:state_1\\.main_0 (3.633:3.633:3.633))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:state_2\\.main_0 (3.633:3.633:3.633))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:tx_status_0\\.main_0 (5.307:5.307:5.307))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:state_2\\.q \\PERI_SPIM\:BSPIM\:tx_status_4\\.main_0 (3.633:3.633:3.633))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:tx_status_0\\.q \\PERI_SPIM\:BSPIM\:TxStsReg\\.status_0 (3.678:3.678:3.678))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\PERI_SPIM\:BSPIM\:TxStsReg\\.status_1 (4.545:4.545:4.545))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\PERI_SPIM\:BSPIM\:state_0\\.main_8 (3.525:3.525:3.525))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\PERI_SPIM\:BSPIM\:state_1\\.main_8 (3.964:3.964:3.964))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\PERI_SPIM\:BSPIM\:state_2\\.main_8 (3.964:3.964:3.964))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\PERI_SPIM\:BSPIM\:TxStsReg\\.status_2 (2.304:2.304:2.304))
    (INTERCONNECT \\PERI_SPIM\:BSPIM\:tx_status_4\\.q \\PERI_SPIM\:BSPIM\:TxStsReg\\.status_4 (2.318:2.318:2.318))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.q \\SAKURA_SPIM\:BSPIM\:BitCounter\\.enable (4.512:4.512:4.512))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.q \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.main_3 (3.160:3.160:3.160))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 Net_183.main_9 (2.326:2.326:2.326))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_7 (4.323:4.323:4.323))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_7 (4.323:4.323:4.323))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.main_4 (4.323:4.323:4.323))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.main_4 (2.326:2.326:2.326))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 \\SAKURA_SPIM\:BSPIM\:state_1\\.main_7 (5.675:5.675:5.675))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_0 \\SAKURA_SPIM\:BSPIM\:state_2\\.main_7 (5.675:5.675:5.675))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 Net_183.main_8 (2.635:2.635:2.635))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_6 (3.374:3.374:3.374))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_6 (3.374:3.374:3.374))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.main_3 (3.374:3.374:3.374))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 \\SAKURA_SPIM\:BSPIM\:state_1\\.main_6 (3.495:3.495:3.495))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_1 \\SAKURA_SPIM\:BSPIM\:state_2\\.main_6 (3.495:3.495:3.495))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 Net_183.main_7 (2.312:2.312:2.312))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_5 (3.353:3.353:3.353))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_5 (3.353:3.353:3.353))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.main_2 (3.353:3.353:3.353))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 \\SAKURA_SPIM\:BSPIM\:state_1\\.main_5 (3.342:3.342:3.342))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_2 \\SAKURA_SPIM\:BSPIM\:state_2\\.main_5 (3.342:3.342:3.342))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 Net_183.main_6 (2.664:2.664:2.664))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_4 (4.588:4.588:4.588))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_4 (4.588:4.588:4.588))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.main_1 (4.588:4.588:4.588))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.main_1 (2.664:2.664:2.664))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 \\SAKURA_SPIM\:BSPIM\:state_1\\.main_4 (6.096:6.096:6.096))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_3 \\SAKURA_SPIM\:BSPIM\:state_2\\.main_4 (6.096:6.096:6.096))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 Net_183.main_5 (2.331:2.331:2.331))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_3 (3.362:3.362:3.362))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_3 (3.362:3.362:3.362))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.main_0 (3.362:3.362:3.362))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.main_0 (2.331:2.331:2.331))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 \\SAKURA_SPIM\:BSPIM\:state_1\\.main_3 (3.347:3.347:3.347))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:BitCounter\\.count_4 \\SAKURA_SPIM\:BSPIM\:state_2\\.main_3 (3.347:3.347:3.347))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:ld_ident\\.q Net_183.main_10 (3.704:3.704:3.704))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:ld_ident\\.q \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_8 (2.770:2.770:2.770))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:ld_ident\\.q \\SAKURA_SPIM\:BSPIM\:state_1\\.main_9 (2.777:2.777:2.777))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:ld_ident\\.q \\SAKURA_SPIM\:BSPIM\:state_2\\.main_9 (2.777:2.777:2.777))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:load_cond\\.q \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_8 (2.317:2.317:2.317))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.q \\SAKURA_SPIM\:BSPIM\:TxStsReg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:load_rx_data\\.q \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (3.943:3.943:3.943))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_183.main_4 (2.894:2.894:2.894))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SAKURA_SPIM\:BSPIM\:RxStsReg\\.status_4 (6.302:6.302:6.302))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.main_5 (6.030:6.030:6.030))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SAKURA_SPIM\:BSPIM\:RxStsReg\\.status_5 (2.294:2.294:2.294))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:rx_status_6\\.q \\SAKURA_SPIM\:BSPIM\:RxStsReg\\.status_6 (4.519:4.519:4.519))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q Net_183.main_3 (4.069:4.069:4.069))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q Net_185.main_2 (8.586:8.586:8.586))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q Net_186.main_2 (8.586:8.586:8.586))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.main_2 (8.561:8.561:8.561))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_2 (3.826:3.826:3.826))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_2 (3.826:3.826:3.826))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (8.012:8.012:8.012))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:state_0\\.main_2 (3.826:3.826:3.826))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:state_1\\.main_2 (3.826:3.826:3.826))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:state_2\\.main_2 (3.826:3.826:3.826))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:tx_status_0\\.main_2 (4.069:4.069:4.069))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_0\\.q \\SAKURA_SPIM\:BSPIM\:tx_status_4\\.main_2 (4.069:4.069:4.069))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q Net_183.main_2 (4.485:4.485:4.485))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q Net_185.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q Net_186.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.main_1 (6.827:6.827:6.827))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_1 (2.599:2.599:2.599))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_1 (2.599:2.599:2.599))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (6.819:6.819:6.819))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:state_0\\.main_1 (2.597:2.597:2.597))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:state_1\\.main_1 (2.597:2.597:2.597))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:state_2\\.main_1 (2.597:2.597:2.597))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:tx_status_0\\.main_1 (4.485:4.485:4.485))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_1\\.q \\SAKURA_SPIM\:BSPIM\:tx_status_4\\.main_1 (4.485:4.485:4.485))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q Net_183.main_1 (8.622:8.622:8.622))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q Net_185.main_0 (10.203:10.203:10.203))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q Net_186.main_0 (10.203:10.203:10.203))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.main_0 (9.237:9.237:9.237))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:ld_ident\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:load_cond\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (9.640:9.640:9.640))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:state_0\\.main_0 (7.184:7.184:7.184))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:state_1\\.main_0 (7.184:7.184:7.184))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:state_2\\.main_0 (7.184:7.184:7.184))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:tx_status_0\\.main_0 (8.622:8.622:8.622))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:state_2\\.q \\SAKURA_SPIM\:BSPIM\:tx_status_4\\.main_0 (8.622:8.622:8.622))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:tx_status_0\\.q \\SAKURA_SPIM\:BSPIM\:TxStsReg\\.status_0 (4.543:4.543:4.543))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SAKURA_SPIM\:BSPIM\:TxStsReg\\.status_1 (6.138:6.138:6.138))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SAKURA_SPIM\:BSPIM\:state_0\\.main_3 (4.744:4.744:4.744))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SAKURA_SPIM\:BSPIM\:state_1\\.main_8 (4.744:4.744:4.744))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SAKURA_SPIM\:BSPIM\:state_2\\.main_8 (4.744:4.744:4.744))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SAKURA_SPIM\:BSPIM\:TxStsReg\\.status_2 (3.661:3.661:3.661))
    (INTERCONNECT \\SAKURA_SPIM\:BSPIM\:tx_status_4\\.q \\SAKURA_SPIM\:BSPIM\:TxStsReg\\.status_4 (2.927:2.927:2.927))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_183.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_185.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_186.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\SAKURA_SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:cnt_enable\\.q \\SD_SPIM\:BSPIM\:BitCounter\\.enable (2.780:2.780:2.780))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:cnt_enable\\.q \\SD_SPIM\:BSPIM\:cnt_enable\\.main_3 (2.780:2.780:2.780))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:ld_ident\\.main_7 (4.801:4.801:4.801))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:load_cond\\.main_7 (2.313:2.313:2.313))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:load_rx_data\\.main_4 (4.801:4.801:4.801))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_8 (3.882:3.882:3.882))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_7 (4.860:4.860:4.860))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:rx_status_6\\.main_4 (5.787:5.787:5.787))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:state_0\\.main_7 (5.787:5.787:5.787))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:state_1\\.main_7 (5.787:5.787:5.787))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_0 \\SD_SPIM\:BSPIM\:state_2\\.main_7 (4.801:4.801:4.801))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:ld_ident\\.main_6 (4.314:4.314:4.314))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:load_cond\\.main_6 (2.302:2.302:2.302))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:load_rx_data\\.main_3 (4.314:4.314:4.314))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_7 (3.222:3.222:3.222))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:rx_status_6\\.main_3 (4.323:4.323:4.323))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:state_0\\.main_6 (4.323:4.323:4.323))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:state_1\\.main_6 (4.323:4.323:4.323))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_1 \\SD_SPIM\:BSPIM\:state_2\\.main_6 (4.314:4.314:4.314))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:ld_ident\\.main_5 (4.685:4.685:4.685))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:load_cond\\.main_5 (2.308:2.308:2.308))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:load_rx_data\\.main_2 (4.685:4.685:4.685))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_6 (3.745:3.745:3.745))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_6 (4.045:4.045:4.045))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:rx_status_6\\.main_2 (5.381:5.381:5.381))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:state_0\\.main_5 (5.381:5.381:5.381))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:state_1\\.main_5 (5.381:5.381:5.381))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_2 \\SD_SPIM\:BSPIM\:state_2\\.main_5 (4.685:4.685:4.685))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:ld_ident\\.main_4 (5.754:5.754:5.754))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:load_cond\\.main_4 (2.307:2.307:2.307))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:load_rx_data\\.main_1 (5.754:5.754:5.754))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_5 (3.909:3.909:3.909))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_5 (4.877:4.877:4.877))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:rx_status_6\\.main_1 (6.315:6.315:6.315))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:state_0\\.main_4 (6.315:6.315:6.315))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:state_1\\.main_4 (6.315:6.315:6.315))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_3 \\SD_SPIM\:BSPIM\:state_2\\.main_4 (5.754:5.754:5.754))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:ld_ident\\.main_3 (5.626:5.626:5.626))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:load_cond\\.main_3 (2.320:2.320:2.320))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:load_rx_data\\.main_0 (5.626:5.626:5.626))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_4 (4.174:4.174:4.174))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_4 (4.747:4.747:4.747))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:rx_status_6\\.main_0 (6.184:6.184:6.184))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:state_0\\.main_3 (6.184:6.184:6.184))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:state_1\\.main_3 (6.184:6.184:6.184))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:BitCounter\\.count_4 \\SD_SPIM\:BSPIM\:state_2\\.main_3 (5.626:5.626:5.626))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:ld_ident\\.q \\SD_SPIM\:BSPIM\:ld_ident\\.main_8 (2.601:2.601:2.601))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:ld_ident\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_10 (3.679:3.679:3.679))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:ld_ident\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_9 (3.663:3.663:3.663))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:ld_ident\\.q \\SD_SPIM\:BSPIM\:state_0\\.main_9 (2.601:2.601:2.601))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:ld_ident\\.q \\SD_SPIM\:BSPIM\:state_1\\.main_9 (2.601:2.601:2.601))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:ld_ident\\.q \\SD_SPIM\:BSPIM\:state_2\\.main_9 (2.601:2.601:2.601))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:load_cond\\.q \\SD_SPIM\:BSPIM\:load_cond\\.main_8 (2.311:2.311:2.311))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:load_rx_data\\.q \\SD_SPIM\:BSPIM\:TxStsReg\\.status_3 (5.578:5.578:5.578))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:load_rx_data\\.q \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (6.603:6.603:6.603))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SD_SPIM\:BSPIM\:mosi_from_dp_reg\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.main_3 (2.326:2.326:2.326))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_3 (5.517:5.517:5.517))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_3 (4.948:4.948:4.948))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_from_dp_reg\\.q \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.q Net_100.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.q \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_pre_reg\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_9 (2.776:2.776:2.776))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_pre_reg\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_8 (2.768:2.768:2.768))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SD_SPIM\:BSPIM\:RxStsReg\\.status_4 (6.319:6.319:6.319))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SD_SPIM\:BSPIM\:rx_status_6\\.main_5 (4.943:4.943:4.943))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SD_SPIM\:BSPIM\:RxStsReg\\.status_5 (5.106:5.106:5.106))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:rx_status_6\\.q \\SD_SPIM\:BSPIM\:RxStsReg\\.status_6 (2.858:2.858:2.858))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q Net_100.main_2 (7.779:7.779:7.779))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q Net_102.main_2 (7.800:7.800:7.800))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q Net_103.main_2 (7.800:7.800:7.800))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:cnt_enable\\.main_2 (6.551:6.551:6.551))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:ld_ident\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:load_cond\\.main_2 (6.551:6.551:6.551))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.main_2 (7.779:7.779:7.779))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_2 (5.228:5.228:5.228))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_2 (5.786:5.786:5.786))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (7.808:7.808:7.808))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:state_0\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:state_1\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:state_2\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:tx_status_0\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_0\\.q \\SD_SPIM\:BSPIM\:tx_status_4\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q Net_100.main_1 (7.293:7.293:7.293))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q Net_102.main_1 (7.310:7.310:7.310))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q Net_103.main_1 (7.310:7.310:7.310))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:cnt_enable\\.main_1 (6.060:6.060:6.060))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:ld_ident\\.main_1 (3.660:3.660:3.660))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:load_cond\\.main_1 (6.060:6.060:6.060))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.main_1 (7.293:7.293:7.293))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_1 (5.146:5.146:5.146))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_1 (5.137:5.137:5.137))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (7.318:7.318:7.318))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:state_0\\.main_1 (3.086:3.086:3.086))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:state_1\\.main_1 (3.086:3.086:3.086))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:state_2\\.main_1 (3.660:3.660:3.660))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:tx_status_0\\.main_1 (3.660:3.660:3.660))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_1\\.q \\SD_SPIM\:BSPIM\:tx_status_4\\.main_1 (3.086:3.086:3.086))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q Net_100.main_0 (7.706:7.706:7.706))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q Net_102.main_0 (7.722:7.722:7.722))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q Net_103.main_0 (7.722:7.722:7.722))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:cnt_enable\\.main_0 (5.554:5.554:5.554))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:ld_ident\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:load_cond\\.main_0 (5.554:5.554:5.554))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:mosi_hs_reg\\.main_0 (7.706:7.706:7.706))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split\\.main_0 (4.638:4.638:4.638))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:mosi_pre_reg_split_1\\.main_0 (4.618:4.618:4.618))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (7.727:7.727:7.727))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:state_0\\.main_0 (2.605:2.605:2.605))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:state_1\\.main_0 (2.605:2.605:2.605))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:state_2\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:tx_status_0\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:state_2\\.q \\SD_SPIM\:BSPIM\:tx_status_4\\.main_0 (2.605:2.605:2.605))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:tx_status_0\\.q \\SD_SPIM\:BSPIM\:TxStsReg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SD_SPIM\:BSPIM\:TxStsReg\\.status_1 (6.418:6.418:6.418))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SD_SPIM\:BSPIM\:state_0\\.main_8 (5.706:5.706:5.706))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SD_SPIM\:BSPIM\:state_1\\.main_8 (5.706:5.706:5.706))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SD_SPIM\:BSPIM\:state_2\\.main_8 (6.403:6.403:6.403))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SD_SPIM\:BSPIM\:TxStsReg\\.status_2 (4.404:4.404:4.404))
    (INTERCONNECT \\SD_SPIM\:BSPIM\:tx_status_4\\.q \\SD_SPIM\:BSPIM\:TxStsReg\\.status_4 (2.301:2.301:2.301))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cl1_comb \\Timer1\:CounterUDB\:prevCompare\\.main_0 (4.365:4.365:4.365))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cl1_comb \\Timer1\:CounterUDB\:status_0\\.main_0 (4.365:4.365:4.365))
    (INTERCONNECT \\Timer1\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Timer1\:CounterUDB\:count_enable\\.main_0 (2.896:2.896:2.896))
    (INTERCONNECT \\Timer1\:CounterUDB\:count_enable\\.q \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.907:2.907:2.907))
    (INTERCONNECT \\Timer1\:CounterUDB\:count_enable\\.q \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.823:3.823:3.823))
    (INTERCONNECT \\Timer1\:CounterUDB\:count_stored_i\\.q \\Timer1\:CounterUDB\:count_enable\\.main_2 (2.282:2.282:2.282))
    (INTERCONNECT \\Timer1\:CounterUDB\:count_stored_i\\.q \\Timer2\:CounterUDB\:count_enable\\.main_0 (2.282:2.282:2.282))
    (INTERCONNECT \\Timer1\:CounterUDB\:disable_run_i\\.q \\Timer1\:CounterUDB\:count_enable\\.main_1 (2.765:2.765:2.765))
    (INTERCONNECT \\Timer1\:CounterUDB\:disable_run_i\\.q \\Timer1\:CounterUDB\:disable_run_i\\.main_1 (2.776:2.776:2.776))
    (INTERCONNECT \\Timer1\:CounterUDB\:prevCompare\\.q \\Timer1\:CounterUDB\:status_0\\.main_1 (2.232:2.232:2.232))
    (INTERCONNECT \\Timer1\:CounterUDB\:reload\\.q \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.915:2.915:2.915))
    (INTERCONNECT \\Timer1\:CounterUDB\:reload\\.q \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.831:3.831:3.831))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:status_0\\.q \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (8.167:8.167:8.167))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer1\:CounterUDB\:disable_run_i\\.main_2 (4.741:4.741:4.741))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer1\:CounterUDB\:reload\\.main_1 (4.741:4.741:4.741))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.170:6.170:6.170))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer1\:CounterUDB\:underflow_reg_i\\.main_0 (4.741:4.741:4.741))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer1\:CounterUDB\:underflow_status\\.main_0 (4.741:4.741:4.741))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (3.674:3.674:3.674))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (3.673:3.673:3.673))
    (INTERCONNECT \\Timer1\:CounterUDB\:underflow_reg_i\\.q \\Timer1\:CounterUDB\:disable_run_i\\.main_3 (2.295:2.295:2.295))
    (INTERCONNECT \\Timer1\:CounterUDB\:underflow_reg_i\\.q \\Timer1\:CounterUDB\:underflow_status\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Timer1\:CounterUDB\:underflow_status\\.q \\Timer1\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cl1_comb \\Timer2\:CounterUDB\:prevCompare\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cl1_comb \\Timer2\:CounterUDB\:status_0\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\Timer2\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Timer2\:CounterUDB\:count_enable\\.main_2 (2.329:2.329:2.329))
    (INTERCONNECT \\Timer2\:CounterUDB\:count_enable\\.q \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.649:3.649:3.649))
    (INTERCONNECT \\Timer2\:CounterUDB\:count_enable\\.q \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.565:4.565:4.565))
    (INTERCONNECT \\Timer2\:CounterUDB\:disable_run_i\\.q \\Timer2\:CounterUDB\:count_enable\\.main_3 (3.211:3.211:3.211))
    (INTERCONNECT \\Timer2\:CounterUDB\:disable_run_i\\.q \\Timer2\:CounterUDB\:disable_run_i\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer2\:CounterUDB\:prevCompare\\.q \\Timer2\:CounterUDB\:status_0\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Timer2\:CounterUDB\:reload\\.q \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.913:2.913:2.913))
    (INTERCONNECT \\Timer2\:CounterUDB\:reload\\.q \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.829:3.829:3.829))
    (INTERCONNECT \\Timer2\:CounterUDB\:status_0\\.q \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.616:6.616:6.616))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer2\:CounterUDB\:disable_run_i\\.main_2 (4.758:4.758:4.758))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer2\:CounterUDB\:reload\\.main_1 (4.758:4.758:4.758))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.167:6.167:6.167))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer2\:CounterUDB\:underflow_reg_i\\.main_0 (4.758:4.758:4.758))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Timer2\:CounterUDB\:underflow_status\\.main_0 (4.758:4.758:4.758))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (3.666:3.666:3.666))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (3.668:3.668:3.668))
    (INTERCONNECT \\Timer2\:CounterUDB\:underflow_reg_i\\.q \\Timer2\:CounterUDB\:disable_run_i\\.main_3 (2.310:2.310:2.310))
    (INTERCONNECT \\Timer2\:CounterUDB\:underflow_reg_i\\.q \\Timer2\:CounterUDB\:underflow_status\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\Timer2\:CounterUDB\:underflow_status\\.q \\Timer2\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_DEBUG\:BUART\:counter_load_not\\.q \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.q \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_2 (4.700:4.700:4.700))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_2 (4.684:4.684:4.684))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.q \\UART_DEBUG\:BUART\:rx_state_2\\.main_2 (4.684:4.684:4.684))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.q \\UART_DEBUG\:BUART\:rx_state_3\\.main_2 (4.684:4.684:4.684))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_2 (4.700:4.700:4.700))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.q \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.214:3.214:3.214))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.main_2 (2.921:2.921:2.921))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_counter_load\\.q \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_DEBUG\:BUART\:rx_status_4\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_DEBUG\:BUART\:rx_status_5\\.main_0 (2.889:2.889:2.889))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_last\\.q \\UART_DEBUG\:BUART\:rx_state_2\\.main_5 (2.910:2.910:2.910))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_load_fifo\\.q \\UART_DEBUG\:BUART\:rx_status_4\\.main_0 (4.296:4.296:4.296))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_load_fifo\\.q \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.363:4.363:4.363))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_postpoll\\.q \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.316:2.316:2.316))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_counter_load\\.main_1 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_1 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_1 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_state_2\\.main_1 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_state_3\\.main_1 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_state_stop1_reg\\.main_1 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_1 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_0\\.q \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.691:3.691:3.691))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_counter_load\\.main_3 (3.475:3.475:3.475))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_4 (3.475:3.475:3.475))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_4 (4.520:4.520:4.520))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_state_2\\.main_4 (4.520:4.520:4.520))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_state_3\\.main_4 (4.520:4.520:4.520))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_state_stop1_reg\\.main_3 (3.475:3.475:3.475))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_2\\.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_4 (3.475:3.475:3.475))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_counter_load\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_state_2\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_state_3\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_state_stop1_reg\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_3\\.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_state_stop1_reg\\.q \\UART_DEBUG\:BUART\:rx_status_5\\.main_1 (3.634:3.634:3.634))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_status_3\\.q \\UART_DEBUG\:BUART\:sRX\:RxSts\\.status_3 (5.201:5.201:5.201))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_status_4\\.q \\UART_DEBUG\:BUART\:sRX\:RxSts\\.status_4 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_DEBUG\:BUART\:rx_status_5\\.q \\UART_DEBUG\:BUART\:sRX\:RxSts\\.status_5 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_bitclk\\.q \\UART_DEBUG\:BUART\:tx_state_0\\.main_5 (2.882:2.882:2.882))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_bitclk\\.q \\UART_DEBUG\:BUART\:tx_state_1\\.main_5 (2.882:2.882:2.882))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_bitclk\\.q \\UART_DEBUG\:BUART\:tx_state_2\\.main_5 (2.879:2.879:2.879))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_bitclk\\.q \\UART_DEBUG\:BUART\:txn\\.main_6 (2.882:2.882:2.882))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:counter_load_not\\.main_2 (3.971:3.971:3.971))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.374:4.374:4.374))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:tx_bitclk\\.main_2 (3.971:3.971:3.971))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:tx_state_0\\.main_2 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:tx_state_1\\.main_2 (4.928:4.928:4.928))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:tx_state_2\\.main_2 (3.971:3.971:3.971))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_DEBUG\:BUART\:tx_status_0\\.main_2 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_DEBUG\:BUART\:tx_state_1\\.main_4 (2.782:2.782:2.782))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_DEBUG\:BUART\:tx_state_2\\.main_4 (2.784:2.784:2.784))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_DEBUG\:BUART\:txn\\.main_5 (2.782:2.782:2.782))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_counter_load\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_load_fifo\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_state_0\\.main_0 (4.536:4.536:4.536))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_state_2\\.main_0 (4.536:4.536:4.536))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_state_3\\.main_0 (4.536:4.536:4.536))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_state_stop1_reg\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:rx_status_3\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.q \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.480:4.480:4.480))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_DEBUG\:BUART\:sTX\:TxSts\\.status_1 (6.600:6.600:6.600))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_DEBUG\:BUART\:tx_state_0\\.main_3 (3.256:3.256:3.256))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_DEBUG\:BUART\:tx_status_0\\.main_3 (3.256:3.256:3.256))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_DEBUG\:BUART\:sTX\:TxSts\\.status_3 (8.197:8.197:8.197))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_DEBUG\:BUART\:tx_status_2\\.main_0 (7.641:7.641:7.641))
    (INTERCONNECT \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_DEBUG\:BUART\:txn\\.main_3 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:counter_load_not\\.main_1 (3.402:3.402:3.402))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.976:4.976:4.976))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:tx_bitclk\\.main_1 (3.402:3.402:3.402))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:tx_state_0\\.main_1 (4.408:4.408:4.408))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:tx_state_1\\.main_1 (3.976:3.976:3.976))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:tx_state_2\\.main_1 (3.402:3.402:3.402))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:tx_status_0\\.main_1 (4.408:4.408:4.408))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_0\\.q \\UART_DEBUG\:BUART\:txn\\.main_2 (3.976:3.976:3.976))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:counter_load_not\\.main_0 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.358:5.358:5.358))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:tx_bitclk\\.main_0 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:tx_state_0\\.main_0 (5.324:5.324:5.324))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:tx_state_1\\.main_0 (5.356:5.356:5.356))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:tx_state_2\\.main_0 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:tx_status_0\\.main_0 (5.324:5.324:5.324))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_1\\.q \\UART_DEBUG\:BUART\:txn\\.main_1 (5.356:5.356:5.356))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:counter_load_not\\.main_3 (3.058:3.058:3.058))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:tx_bitclk\\.main_3 (3.058:3.058:3.058))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:tx_state_0\\.main_4 (2.938:2.938:2.938))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:tx_state_1\\.main_3 (3.064:3.064:3.064))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:tx_state_2\\.main_3 (3.058:3.058:3.058))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:tx_status_0\\.main_4 (2.938:2.938:2.938))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_state_2\\.q \\UART_DEBUG\:BUART\:txn\\.main_4 (3.064:3.064:3.064))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_status_0\\.q \\UART_DEBUG\:BUART\:sTX\:TxSts\\.status_0 (6.295:6.295:6.295))
    (INTERCONNECT \\UART_DEBUG\:BUART\:tx_status_2\\.q \\UART_DEBUG\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_DEBUG\:BUART\:txn\\.q Net_8.main_0 (6.376:6.376:6.376))
    (INTERCONNECT \\UART_DEBUG\:BUART\:txn\\.q \\UART_DEBUG\:BUART\:txn\\.main_0 (3.485:3.485:3.485))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_DEBUG\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_GPS\:BUART\:counter_load_not\\.q \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_bitclk_enable\\.q \\UART_GPS\:BUART\:rx_load_fifo\\.main_2 (7.220:7.220:7.220))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_bitclk_enable\\.q \\UART_GPS\:BUART\:rx_state_0\\.main_2 (7.198:7.198:7.198))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_bitclk_enable\\.q \\UART_GPS\:BUART\:rx_state_2\\.main_2 (7.198:7.198:7.198))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_bitclk_enable\\.q \\UART_GPS\:BUART\:rx_state_3\\.main_2 (7.198:7.198:7.198))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_bitclk_enable\\.q \\UART_GPS\:BUART\:rx_status_3\\.main_2 (7.220:7.220:7.220))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_bitclk_enable\\.q \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.659:2.659:2.659))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_GPS\:BUART\:rx_bitclk_enable\\.main_2 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_1 (3.574:3.574:3.574))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_1 (3.574:3.574:3.574))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_GPS\:BUART\:rx_bitclk_enable\\.main_1 (3.574:3.574:3.574))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_GPS\:BUART\:rx_bitclk_enable\\.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_counter_load\\.q \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.load (2.255:2.255:2.255))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_GPS\:BUART\:rx_status_4\\.main_1 (2.906:2.906:2.906))
    (INTERCONNECT \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_GPS\:BUART\:rx_status_5\\.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_last\\.q \\UART_GPS\:BUART\:rx_state_2\\.main_5 (4.387:4.387:4.387))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_load_fifo\\.q \\UART_GPS\:BUART\:rx_status_4\\.main_0 (5.058:5.058:5.058))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_load_fifo\\.q \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.113:5.113:5.113))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_postpoll\\.q \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.302:2.302:2.302))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_counter_load\\.main_1 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_load_fifo\\.main_1 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_state_0\\.main_1 (5.912:5.912:5.912))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_state_2\\.main_1 (5.912:5.912:5.912))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_state_3\\.main_1 (5.912:5.912:5.912))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_state_stop1_reg\\.main_1 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:rx_status_3\\.main_1 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_0\\.q \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.211:6.211:6.211))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_counter_load\\.main_3 (3.461:3.461:3.461))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_load_fifo\\.main_4 (3.461:3.461:3.461))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_state_0\\.main_4 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_state_2\\.main_4 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_state_3\\.main_4 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_state_stop1_reg\\.main_3 (3.461:3.461:3.461))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_2\\.q \\UART_GPS\:BUART\:rx_status_3\\.main_4 (3.461:3.461:3.461))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_counter_load\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_load_fifo\\.main_3 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_state_0\\.main_3 (2.520:2.520:2.520))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_state_2\\.main_3 (2.520:2.520:2.520))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_state_3\\.main_3 (2.520:2.520:2.520))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_state_stop1_reg\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_3\\.q \\UART_GPS\:BUART\:rx_status_3\\.main_3 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_state_stop1_reg\\.q \\UART_GPS\:BUART\:rx_status_5\\.main_1 (6.942:6.942:6.942))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_status_3\\.q \\UART_GPS\:BUART\:sRX\:RxSts\\.status_3 (6.631:6.631:6.631))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_status_4\\.q \\UART_GPS\:BUART\:sRX\:RxSts\\.status_4 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_GPS\:BUART\:rx_status_5\\.q \\UART_GPS\:BUART\:sRX\:RxSts\\.status_5 (2.944:2.944:2.944))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_bitclk\\.q \\UART_GPS\:BUART\:tx_state_0\\.main_5 (3.430:3.430:3.430))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_bitclk\\.q \\UART_GPS\:BUART\:tx_state_1\\.main_5 (7.048:7.048:7.048))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_bitclk\\.q \\UART_GPS\:BUART\:tx_state_2\\.main_5 (7.048:7.048:7.048))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_bitclk\\.q \\UART_GPS\:BUART\:txn\\.main_6 (7.056:7.056:7.056))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:counter_load_not\\.main_2 (3.986:3.986:3.986))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.407:3.407:3.407))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:tx_bitclk\\.main_2 (6.884:6.884:6.884))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:tx_state_0\\.main_2 (6.884:6.884:6.884))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:tx_state_1\\.main_2 (3.986:3.986:3.986))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:tx_state_2\\.main_2 (3.986:3.986:3.986))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_GPS\:BUART\:tx_status_0\\.main_2 (6.884:6.884:6.884))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_GPS\:BUART\:tx_state_1\\.main_4 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_GPS\:BUART\:tx_state_2\\.main_4 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_GPS\:BUART\:txn\\.main_5 (2.805:2.805:2.805))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_counter_load\\.main_0 (8.877:8.877:8.877))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_load_fifo\\.main_0 (8.877:8.877:8.877))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_state_0\\.main_0 (8.884:8.884:8.884))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_state_2\\.main_0 (8.884:8.884:8.884))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_state_3\\.main_0 (8.884:8.884:8.884))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_state_stop1_reg\\.main_0 (8.877:8.877:8.877))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:rx_status_3\\.main_0 (8.877:8.877:8.877))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.q \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.173:8.173:8.173))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_GPS\:BUART\:sTX\:TxSts\\.status_1 (8.177:8.177:8.177))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_GPS\:BUART\:tx_state_0\\.main_3 (7.604:7.604:7.604))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_GPS\:BUART\:tx_status_0\\.main_3 (7.604:7.604:7.604))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_GPS\:BUART\:sTX\:TxSts\\.status_3 (10.297:10.297:10.297))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_GPS\:BUART\:tx_status_2\\.main_0 (8.778:8.778:8.778))
    (INTERCONNECT \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_GPS\:BUART\:txn\\.main_3 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:counter_load_not\\.main_1 (7.518:7.518:7.518))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.382:7.382:7.382))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:tx_bitclk\\.main_1 (3.276:3.276:3.276))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:tx_state_0\\.main_1 (3.276:3.276:3.276))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:tx_state_1\\.main_1 (7.518:7.518:7.518))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:tx_state_2\\.main_1 (7.518:7.518:7.518))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:tx_status_0\\.main_1 (3.276:3.276:3.276))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_0\\.q \\UART_GPS\:BUART\:txn\\.main_2 (7.505:7.505:7.505))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:counter_load_not\\.main_0 (4.139:4.139:4.139))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.742:3.742:3.742))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:tx_bitclk\\.main_0 (7.082:7.082:7.082))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:tx_state_0\\.main_0 (7.082:7.082:7.082))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:tx_state_1\\.main_0 (4.139:4.139:4.139))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:tx_state_2\\.main_0 (4.139:4.139:4.139))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:tx_status_0\\.main_0 (7.082:7.082:7.082))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_1\\.q \\UART_GPS\:BUART\:txn\\.main_1 (3.733:3.733:3.733))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:counter_load_not\\.main_3 (3.695:3.695:3.695))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:tx_bitclk\\.main_3 (6.876:6.876:6.876))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:tx_state_0\\.main_4 (6.876:6.876:6.876))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:tx_state_1\\.main_3 (3.695:3.695:3.695))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:tx_state_2\\.main_3 (3.695:3.695:3.695))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:tx_status_0\\.main_4 (6.876:6.876:6.876))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_state_2\\.q \\UART_GPS\:BUART\:txn\\.main_4 (3.693:3.693:3.693))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_status_0\\.q \\UART_GPS\:BUART\:sTX\:TxSts\\.status_0 (5.557:5.557:5.557))
    (INTERCONNECT \\UART_GPS\:BUART\:tx_status_2\\.q \\UART_GPS\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_GPS\:BUART\:txn\\.q Net_25.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_GPS\:BUART\:txn\\.q \\UART_GPS\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT ClockBlock.dclk_glb_6 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\UART_GPS\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_VMON\:BUART\:counter_load_not\\.q \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_0\\.q \\UART_VMON\:BUART\:pollcount_0\\.main_2 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_0\\.q \\UART_VMON\:BUART\:pollcount_1\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_0\\.q \\UART_VMON\:BUART\:rx_postpoll\\.main_1 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_0\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_9 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_0\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_1\\.q \\UART_VMON\:BUART\:pollcount_1\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_1\\.q \\UART_VMON\:BUART\:rx_postpoll\\.main_0 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_1\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_8 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_VMON\:BUART\:pollcount_1\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_5 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_bitclk_enable\\.q \\UART_VMON\:BUART\:rx_load_fifo\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_bitclk_enable\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_bitclk_enable\\.q \\UART_VMON\:BUART\:rx_state_2\\.main_2 (3.229:3.229:3.229))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_bitclk_enable\\.q \\UART_VMON\:BUART\:rx_state_3\\.main_2 (3.229:3.229:3.229))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_bitclk_enable\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_bitclk_enable\\.q \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.181:3.181:3.181))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_VMON\:BUART\:rx_bitclk_enable\\.main_2 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_VMON\:BUART\:pollcount_0\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_VMON\:BUART\:pollcount_1\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_VMON\:BUART\:rx_bitclk_enable\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_VMON\:BUART\:pollcount_0\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_VMON\:BUART\:pollcount_1\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_VMON\:BUART\:rx_bitclk_enable\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_VMON\:BUART\:rx_load_fifo\\.main_7 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_VMON\:BUART\:rx_state_0\\.main_7 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_VMON\:BUART\:rx_state_2\\.main_7 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_VMON\:BUART\:rx_state_3\\.main_7 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_VMON\:BUART\:rx_load_fifo\\.main_6 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_VMON\:BUART\:rx_state_0\\.main_6 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_VMON\:BUART\:rx_state_2\\.main_6 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_VMON\:BUART\:rx_state_3\\.main_6 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_VMON\:BUART\:rx_load_fifo\\.main_5 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_VMON\:BUART\:rx_state_0\\.main_5 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_VMON\:BUART\:rx_state_2\\.main_5 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_VMON\:BUART\:rx_state_3\\.main_5 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_counter_load\\.q \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_VMON\:BUART\:rx_status_4\\.main_1 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_VMON\:BUART\:rx_status_5\\.main_0 (4.314:4.314:4.314))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_last\\.q \\UART_VMON\:BUART\:rx_state_2\\.main_8 (2.923:2.923:2.923))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_load_fifo\\.q \\UART_VMON\:BUART\:rx_status_4\\.main_0 (3.056:3.056:3.056))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_load_fifo\\.q \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.043:3.043:3.043))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_postpoll\\.q \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.884:2.884:2.884))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_counter_load\\.main_1 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_load_fifo\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_state_2\\.main_1 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_state_3\\.main_1 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_state_stop1_reg\\.main_1 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_0\\.q \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.174:3.174:3.174))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_counter_load\\.main_3 (5.519:5.519:5.519))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_load_fifo\\.main_4 (6.411:6.411:6.411))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_4 (6.411:6.411:6.411))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_state_2\\.main_4 (5.519:5.519:5.519))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_state_3\\.main_4 (5.519:5.519:5.519))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_state_stop1_reg\\.main_3 (5.519:5.519:5.519))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_2\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_4 (6.411:6.411:6.411))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_counter_load\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_load_fifo\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_state_2\\.main_3 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_state_3\\.main_3 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_state_stop1_reg\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_3\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_state_stop1_reg\\.q \\UART_VMON\:BUART\:rx_status_5\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_status_3\\.q \\UART_VMON\:BUART\:sRX\:RxSts\\.status_3 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_status_4\\.q \\UART_VMON\:BUART\:sRX\:RxSts\\.status_4 (2.870:2.870:2.870))
    (INTERCONNECT \\UART_VMON\:BUART\:rx_status_5\\.q \\UART_VMON\:BUART\:sRX\:RxSts\\.status_5 (3.634:3.634:3.634))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_bitclk\\.q \\UART_VMON\:BUART\:tx_state_0\\.main_5 (3.278:3.278:3.278))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_bitclk\\.q \\UART_VMON\:BUART\:tx_state_1\\.main_5 (3.290:3.290:3.290))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_bitclk\\.q \\UART_VMON\:BUART\:tx_state_2\\.main_5 (3.290:3.290:3.290))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_bitclk\\.q \\UART_VMON\:BUART\:txn\\.main_6 (3.290:3.290:3.290))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:counter_load_not\\.main_2 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.885:2.885:2.885))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:tx_bitclk\\.main_2 (2.898:2.898:2.898))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:tx_state_0\\.main_2 (2.898:2.898:2.898))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:tx_state_1\\.main_2 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:tx_state_2\\.main_2 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_VMON\:BUART\:tx_status_0\\.main_2 (2.898:2.898:2.898))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_VMON\:BUART\:tx_state_1\\.main_4 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_VMON\:BUART\:tx_state_2\\.main_4 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_VMON\:BUART\:txn\\.main_5 (2.627:2.627:2.627))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_counter_load\\.main_0 (8.673:8.673:8.673))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_load_fifo\\.main_0 (9.170:9.170:9.170))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_state_0\\.main_0 (9.170:9.170:9.170))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_state_2\\.main_0 (8.673:8.673:8.673))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_state_3\\.main_0 (8.673:8.673:8.673))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_state_stop1_reg\\.main_0 (8.673:8.673:8.673))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:rx_status_3\\.main_0 (9.170:9.170:9.170))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.q \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.660:6.660:6.660))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_VMON\:BUART\:sTX\:TxSts\\.status_1 (6.239:6.239:6.239))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_VMON\:BUART\:tx_state_0\\.main_3 (4.645:4.645:4.645))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_VMON\:BUART\:tx_status_0\\.main_3 (4.645:4.645:4.645))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_VMON\:BUART\:sTX\:TxSts\\.status_3 (4.230:4.230:4.230))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_VMON\:BUART\:tx_status_2\\.main_0 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_VMON\:BUART\:txn\\.main_3 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:counter_load_not\\.main_1 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.420:3.420:3.420))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:tx_bitclk\\.main_1 (3.119:3.119:3.119))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:tx_state_0\\.main_1 (3.119:3.119:3.119))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:tx_state_1\\.main_1 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:tx_state_2\\.main_1 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:tx_status_0\\.main_1 (3.119:3.119:3.119))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_0\\.q \\UART_VMON\:BUART\:txn\\.main_2 (3.409:3.409:3.409))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:counter_load_not\\.main_0 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.230:3.230:3.230))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:tx_bitclk\\.main_0 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:tx_state_0\\.main_0 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:tx_state_1\\.main_0 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:tx_state_2\\.main_0 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:tx_status_0\\.main_0 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_1\\.q \\UART_VMON\:BUART\:txn\\.main_1 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:counter_load_not\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:tx_bitclk\\.main_3 (4.462:4.462:4.462))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:tx_state_0\\.main_4 (4.462:4.462:4.462))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:tx_state_1\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:tx_state_2\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:tx_status_0\\.main_4 (4.462:4.462:4.462))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_state_2\\.q \\UART_VMON\:BUART\:txn\\.main_4 (3.482:3.482:3.482))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_status_0\\.q \\UART_VMON\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_VMON\:BUART\:tx_status_2\\.q \\UART_VMON\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_VMON\:BUART\:txn\\.q Net_38.main_0 (9.667:9.667:9.667))
    (INTERCONNECT \\UART_VMON\:BUART\:txn\\.q \\UART_VMON\:BUART\:txn\\.main_0 (3.393:3.393:3.393))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_VMON\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer1\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Timer1\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Timer2\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT SPI_MISO\(0\)_PAD SPI_MISO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SPI_SCLK\(0\).pad_out SPI_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SPI_SCLK\(0\)_PAD SPI_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SPI_MOSI\(0\).pad_out SPI_MOSI\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SPI_MOSI\(0\)_PAD SPI_MOSI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SD_MISO\(0\)_PAD SD_MISO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DBG_Rx\(0\)_PAD DBG_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DBG_Tx\(0\).pad_out DBG_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DBG_Tx\(0\)_PAD DBG_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GPS_Rx\(0\)_PAD GPS_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GPS_Tx\(0\).pad_out GPS_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT GPS_Tx\(0\)_PAD GPS_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT VMON_Rx\(0\)_PAD VMON_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT VMON_Tx\(0\).pad_out VMON_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT VMON_Tx\(0\)_PAD VMON_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BME280_CSn\(0\)_PAD BME280_CSn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU9250_CSn\(0\)_PAD MPU9250_CSn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU9250_INTn\(0\)_PAD MPU9250_INTn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SakuraIO_WAKE_IN\(0\)_PAD SakuraIO_WAKE_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SakuraIO_WAKE_OUT\(0\)_PAD SakuraIO_WAKE_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SD_MOSI\(0\).pad_out SD_MOSI\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SD_MOSI\(0\)_PAD SD_MOSI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SD_SCLK\(0\).pad_out SD_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SD_SCLK\(0\)_PAD SD_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SD_CSn\(0\)_PAD SD_CSn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED0\(0\)_PAD LED0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_SPI_MOSI\(0\).pad_out SAKURA_SPI_MOSI\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_SPI_MOSI\(0\)_PAD SAKURA_SPI_MOSI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_SPI_MISO\(0\)_PAD SAKURA_SPI_MISO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_CSn\(0\)_PAD SAKURA_CSn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_SPI_SCLK\(0\).pad_out SAKURA_SPI_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SAKURA_SPI_SCLK\(0\)_PAD SAKURA_SPI_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ACC_Sleep\(0\)_PAD ACC_Sleep\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
