<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_control_sv " />
            <top_module name="\$unit_thinpad_top_sv " />
            <top_module name="glbl" />
            <top_module name="tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="15338478409fs"></ZoomStartTime>
      <ZoomEndTime time="15342870104fs"></ZoomEndTime>
      <Cursor1Time time="3069456468fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="162"></NameColumnWidth>
      <ValueColumnWidth column_width="90"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="29" />
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/stall" type="logic">
      <obj_property name="ElementShortName">stall</obj_property>
      <obj_property name="ObjectShortName">stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/hold" type="logic">
      <obj_property name="ElementShortName">hold</obj_property>
      <obj_property name="ObjectShortName">hold</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/pc_branch" type="array">
      <obj_property name="ElementShortName">pc_branch[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_branch[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_ack_i" type="logic">
      <obj_property name="ElementShortName">wb_ack_i</obj_property>
      <obj_property name="ObjectShortName">wb_ack_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_dat_i" type="array">
      <obj_property name="ElementShortName">wb_dat_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_dat_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_cyc_o" type="logic">
      <obj_property name="ElementShortName">wb_cyc_o</obj_property>
      <obj_property name="ObjectShortName">wb_cyc_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_stb_o" type="logic">
      <obj_property name="ElementShortName">wb_stb_o</obj_property>
      <obj_property name="ObjectShortName">wb_stb_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_adr_o" type="array">
      <obj_property name="ElementShortName">wb_adr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_adr_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_dat_o" type="array">
      <obj_property name="ElementShortName">wb_dat_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_dat_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_sel_o" type="array">
      <obj_property name="ElementShortName">wb_sel_o[3:0]</obj_property>
      <obj_property name="ObjectShortName">wb_sel_o[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/wb_we_o" type="logic">
      <obj_property name="ElementShortName">wb_we_o</obj_property>
      <obj_property name="ObjectShortName">wb_we_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/inst" type="array">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/if_master_stall" type="logic">
      <obj_property name="ElementShortName">if_master_stall</obj_property>
      <obj_property name="ObjectShortName">if_master_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/inst_page_fault" type="logic">
      <obj_property name="ElementShortName">inst_page_fault</obj_property>
      <obj_property name="ObjectShortName">inst_page_fault</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/inst_fault_va" type="array">
      <obj_property name="ElementShortName">inst_fault_va[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_fault_va[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/satp" type="array">
      <obj_property name="ElementShortName">satp[31:0]</obj_property>
      <obj_property name="ObjectShortName">satp[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/mode" type="array">
      <obj_property name="ElementShortName">mode[1:0]</obj_property>
      <obj_property name="ObjectShortName">mode[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/pc_reg" type="array">
      <obj_property name="ElementShortName">pc_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/L1_pte" type="array">
      <obj_property name="ElementShortName">L1_pte[31:0]</obj_property>
      <obj_property name="ObjectShortName">L1_pte[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/L2_pte" type="array">
      <obj_property name="ElementShortName">L2_pte[31:0]</obj_property>
      <obj_property name="ObjectShortName">L2_pte[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/L1_invalid" type="logic">
      <obj_property name="ElementShortName">L1_invalid</obj_property>
      <obj_property name="ObjectShortName">L1_invalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/L2_invalid" type="logic">
      <obj_property name="ElementShortName">L2_invalid</obj_property>
      <obj_property name="ObjectShortName">L2_invalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/debug_satp" type="array">
      <obj_property name="ElementShortName">debug_satp[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_satp[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/debug_L1_pte" type="array">
      <obj_property name="ElementShortName">debug_L1_pte[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_L1_pte[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_cpu/u_cpu_if_master/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
</wave_config>
