Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 21:20:52 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1684        0.186        0.000                      0                 1684        4.500        0.000                       0                   606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.000        0.000                      0                 1684        0.186        0.000                      0                 1684        4.500        0.000                       0                   606  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 2.381ns (24.066%)  route 7.513ns (75.934%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.886    15.025    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.503    14.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)       -0.105    15.025    game_datapath/game_regfiles/D_p2_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 2.381ns (24.026%)  route 7.529ns (75.974%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.903    15.041    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X60Y86         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.503    14.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y86         FDRE (Setup_fdre_C_D)       -0.056    15.074    game_datapath/game_regfiles/D_p2_button_press_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.865ns  (logic 2.381ns (24.137%)  route 7.484ns (75.863%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.857    14.996    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y82         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.501    14.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)       -0.095    15.033    game_datapath/game_regfiles/D_temp_var3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 2.381ns (24.285%)  route 7.423ns (75.715%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.797    14.935    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X60Y85         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.503    14.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)       -0.024    15.106    game_datapath/game_regfiles/D_display_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 2.381ns (24.421%)  route 7.369ns (75.579%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.743    14.881    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X63Y85         FDRE                                         r  game_datapath/game_regfiles/D_temp_var1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504    14.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  game_datapath/game_regfiles/D_temp_var1_q_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.067    15.064    game_datapath/game_regfiles/D_temp_var1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 2.381ns (24.406%)  route 7.375ns (75.594%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.748    14.887    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y85         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504    14.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)       -0.047    15.084    game_datapath/game_regfiles/D_high_number_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 2.381ns (24.658%)  route 7.275ns (75.342%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.649    14.787    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X63Y86         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504    14.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)       -0.095    15.036    game_datapath/game_regfiles/D_temp_var2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 2.381ns (24.547%)  route 7.319ns (75.453%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.693    14.831    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X64Y86         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504    14.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.045    15.086    game_datapath/game_regfiles/D_display_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 2.381ns (24.839%)  route 7.205ns (75.161%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.578    14.717    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X60Y83         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.501    14.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.031    15.097    game_datapath/game_regfiles/D_guess_number_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 2.381ns (24.934%)  route 7.168ns (75.066%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[3]/Q
                         net (fo=51, routed)          1.303     6.952    game_datapath/game_cu/D_game_fsm_q[3]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  game_datapath/game_cu/out_sig0_carry__0_i_44/O
                         net (fo=2, routed)           0.701     7.777    reset_cond/out_sig0_carry_i_42
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.901 r  reset_cond/out_sig0_carry__0_i_27/O
                         net (fo=97, routed)          0.772     8.672    reset_cond/D_stage_q_reg[3]_2
    SLICE_X59Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  reset_cond/out_sig0_carry_i_38/O
                         net (fo=32, routed)          1.110     9.906    game_datapath/game_regfiles/out_sig0_carry_i_4_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  game_datapath/game_regfiles/out_sig0_carry_i_46/O
                         net (fo=3, routed)           0.493    10.523    game_datapath/game_regfiles/out_sig0_carry_i_46_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.647 f  game_datapath/game_regfiles/D_p1_score_q[0]_i_26/O
                         net (fo=2, routed)           0.532    11.179    game_datapath/game_regfiles/D_p1_score_q[0]_i_9_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.303 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_49/O
                         net (fo=1, routed)           0.616    11.919    game_datapath/game_regfiles/D_p1_score_q[0]_i_49_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.439 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.439    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.556    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.673    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    13.574    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    14.014    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.138 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.542    14.680    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y88         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.506    14.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[0]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.043    15.090    game_datapath/game_regfiles/D_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 generator2/D_seed_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator2/pn_gen/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.582     1.526    generator2/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  generator2/D_seed_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  generator2/D_seed_q_reg[3]/Q
                         net (fo=2, routed)           0.128     1.795    generator2/pn_gen/S[2]
    SLICE_X58Y78         FDRE                                         r  generator2/pn_gen/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.850     2.039    generator2/pn_gen/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  generator2/pn_gen/D_w_q_reg[3]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.070     1.609    generator2/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 generator2/D_seed_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator2/pn_gen/D_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.582     1.526    generator2/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  generator2/D_seed_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  generator2/D_seed_q_reg[2]/Q
                         net (fo=2, routed)           0.128     1.794    generator2/pn_gen/S[1]
    SLICE_X58Y78         FDRE                                         r  generator2/pn_gen/D_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.850     2.039    generator2/pn_gen/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  generator2/pn_gen/D_w_q_reg[2]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.066     1.605    generator2/pn_gen/D_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 D_segment_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_segment_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.579     1.523    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  D_segment_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  D_segment_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.131     1.795    D_segment_counter_q_reg_n_0_[0]
    SLICE_X59Y74         LUT3 (Prop_lut3_I0_O)        0.048     1.843 r  D_segment_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    D_segment_counter_d[2]
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[2]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.107     1.643    D_segment_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 D_segment_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_segment_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.579     1.523    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  D_segment_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  D_segment_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.131     1.795    D_segment_counter_q_reg_n_0_[0]
    SLICE_X59Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  D_segment_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    D_segment_counter_d[1]
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.091     1.627    D_segment_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 segment_slow_clock_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_select_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.579     1.523    segment_slow_clock_edge/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  segment_slow_clock_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  segment_slow_clock_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.082     1.733    reset_cond/D_last_q
    SLICE_X59Y75         LUT6 (Prop_lut6_I1_O)        0.099     1.832 r  reset_cond/D_select_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    reset_cond_n_25
    SLICE_X59Y75         FDRE                                         r  D_select_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  D_select_q_reg[1]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.092     1.615    D_select_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 segment_slow_clock_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_select_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.579     1.523    segment_slow_clock_edge/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  segment_slow_clock_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  segment_slow_clock_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.083     1.734    reset_cond/D_last_q
    SLICE_X59Y75         LUT6 (Prop_lut6_I1_O)        0.099     1.833 r  reset_cond/D_select_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    reset_cond_n_26
    SLICE_X59Y75         FDRE                                         r  D_select_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  D_select_q_reg[0]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.091     1.614    D_select_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1946887272[1].io_button_cond/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_155907315[1].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.904%)  route 0.172ns (48.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.555     1.499    forLoop_idx_0_1946887272[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X53Y79         FDRE                                         r  forLoop_idx_0_1946887272[1].io_button_cond/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_1946887272[1].io_button_cond/D_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.172     1.812    forLoop_idx_0_1946887272[1].io_button_cond/D_ctr_q_reg[0]
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  forLoop_idx_0_1946887272[1].io_button_cond/D_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    forLoop_idx_0_155907315[1].io_button_edge/M_io_button_cond_out[0]
    SLICE_X52Y80         FDRE                                         r  forLoop_idx_0_155907315[1].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.824     2.014    forLoop_idx_0_155907315[1].io_button_edge/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  forLoop_idx_0_155907315[1].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.120     1.634    forLoop_idx_0_155907315[1].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 D_segment_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_segment_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  D_segment_counter_q_reg[1]/Q
                         net (fo=6, routed)           0.132     1.796    D_segment_counter_q_reg_n_0_[1]
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  D_segment_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    D_segment_counter_d[5]
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  D_segment_counter_q_reg[5]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.092     1.615    D_segment_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 D_segment_counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_segment_counter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.579     1.523    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  D_segment_counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.148     1.671 r  D_segment_counter_q_reg[9]/Q
                         net (fo=2, routed)           0.108     1.778    D_segment_counter_q_reg_n_0_[9]
    SLICE_X60Y74         LUT6 (Prop_lut6_I4_O)        0.099     1.877 r  D_segment_counter_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.877    D_segment_counter_d[10]
    SLICE_X60Y74         FDRE                                         r  D_segment_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.845     2.035    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  D_segment_counter_q_reg[10]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.121     1.644    D_segment_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 generator2/D_seed_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator2/pn_gen/D_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.014%)  route 0.193ns (50.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.582     1.526    generator2/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  generator2/D_seed_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  generator2/D_seed_q_reg[1]/Q
                         net (fo=2, routed)           0.193     1.860    generator2/pn_gen/S[0]
    SLICE_X60Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.905 r  generator2/pn_gen/D_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    generator2/pn_gen/D_w_d00_in[1]
    SLICE_X60Y79         FDRE                                         r  generator2/pn_gen/D_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.850     2.040    generator2/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  generator2/pn_gen/D_w_q_reg[1]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.120     1.661    generator2/pn_gen/D_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y74   D_segment_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   D_segment_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   D_segment_counter_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   D_segment_counter_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   D_segment_counter_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   D_segment_counter_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   D_segment_counter_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   D_segment_counter_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   D_segment_counter_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   D_segment_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   D_segment_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   D_segment_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   D_segment_counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   D_segment_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   D_segment_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   D_segment_counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   D_segment_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   D_segment_counter_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.930ns  (logic 5.064ns (46.328%)  route 5.866ns (53.672%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           5.866     7.368    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.930 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.930    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.829ns  (logic 5.007ns (46.239%)  route 5.822ns (53.761%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           5.822     7.316    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.829 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.829    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 5.038ns (46.645%)  route 5.763ns (53.355%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           5.763     7.264    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    10.801 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.801    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 5.027ns (47.906%)  route 5.466ns (52.094%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           5.466     6.955    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.493 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.493    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.230ns  (logic 5.009ns (48.968%)  route 5.221ns (51.032%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           5.221     6.725    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.230 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.230    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 5.007ns (49.806%)  route 5.047ns (50.194%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[3]_inst/O
                         net (fo=3, routed)           5.047     6.539    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.054 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.054    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.372ns  (logic 1.476ns (43.782%)  route 1.896ns (56.218%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.896     2.155    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.372 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.478ns (42.515%)  route 1.999ns (57.485%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.999     2.270    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.477 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.477    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.589ns  (logic 1.495ns (41.657%)  route 2.094ns (58.343%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           2.094     2.351    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.589 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.589    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.712ns  (logic 1.476ns (39.754%)  route 2.237ns (60.246%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           2.237     2.498    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.712 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.712    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.804ns  (logic 1.507ns (39.612%)  route 2.297ns (60.388%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.297     2.565    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.804 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.804    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.906ns  (logic 1.532ns (39.215%)  route 2.374ns (60.785%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           2.374     2.644    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.906 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.906    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 4.159ns (35.855%)  route 7.440ns (64.145%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.614     5.198    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  game_datapath/game_regfiles/D_p1_score_q_reg[2]/Q
                         net (fo=9, routed)           2.202     7.856    game_datapath/game_regfiles/M_sse_char[3][2]
    SLICE_X54Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  game_datapath/game_regfiles/segment[3][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.238    13.218    segment[3]_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.797 r  segment[3][1]_INST_0/O
                         net (fo=0)                   0.000    16.797    segment[3][1]
    R7                                                                r  segment[3][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 4.148ns (35.883%)  route 7.412ns (64.117%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.614     5.198    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game_datapath/game_regfiles/D_p1_score_q_reg[2]/Q
                         net (fo=9, routed)           2.210     7.864    game_datapath/game_regfiles/M_sse_char[3][2]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  game_datapath/game_regfiles/segment[3][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.202    13.190    segment[3]_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.568    16.758 r  segment[3][0]_INST_0/O
                         net (fo=0)                   0.000    16.758    segment[3][0]
    T9                                                                r  segment[3][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.314ns  (logic 4.141ns (36.601%)  route 7.173ns (63.399%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.619     5.203    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  game_datapath/game_regfiles/D_p2_score_q_reg[0]/Q
                         net (fo=9, routed)           2.516     8.175    game_datapath/game_regfiles/M_sse_char[5][0]
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.299 r  game_datapath/game_regfiles/segment[5][6]_INST_0_i_1/O
                         net (fo=1, routed)           4.657    12.956    segment[5]_OBUF[6]
    R13                  OBUF (Prop_obuf_I_O)         3.561    16.517 r  segment[5][6]_INST_0/O
                         net (fo=0)                   0.000    16.517    segment[5][6]
    R13                                                               r  segment[5][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 4.496ns (39.788%)  route 6.804ns (60.212%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  D_select_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  D_select_q_reg[0]/Q
                         net (fo=33, routed)          0.736     6.381    game_datapath/game_regfiles/D_select_q[0]
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.150     6.531 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.392     6.924    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.326     7.250 r  game_datapath/game_regfiles/segment[4][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.675    12.925    segment[4]_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    16.489 r  segment[4][1]_INST_0/O
                         net (fo=0)                   0.000    16.489    segment[4][1]
    R5                                                                r  segment[4][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 4.146ns (36.977%)  route 7.066ns (63.023%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.614     5.198    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game_datapath/game_regfiles/D_p1_score_q_reg[2]/Q
                         net (fo=9, routed)           2.219     7.873    game_datapath/game_regfiles/M_sse_char[3][2]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.997 r  game_datapath/game_regfiles/segment[3][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.848    12.844    segment[3]_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    16.410 r  segment[3][2]_INST_0/O
                         net (fo=0)                   0.000    16.410    segment[3][2]
    N9                                                                r  segment[3][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 4.148ns (37.098%)  route 7.034ns (62.902%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.619     5.203    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  game_datapath/game_regfiles/D_p2_score_q_reg[0]/Q
                         net (fo=9, routed)           2.090     7.749    game_datapath/game_regfiles/M_sse_char[5][0]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124     7.873 r  game_datapath/game_regfiles/segment[5][5]_INST_0_i_1/O
                         net (fo=1, routed)           4.943    12.817    segment[5]_OBUF[5]
    R11                  OBUF (Prop_obuf_I_O)         3.568    16.385 r  segment[5][5]_INST_0/O
                         net (fo=0)                   0.000    16.385    segment[5][5]
    R11                                                               r  segment[5][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.120ns  (logic 4.153ns (37.351%)  route 6.966ns (62.649%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.619     5.203    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/Q
                         net (fo=9, routed)           2.025     7.684    game_datapath/game_regfiles/M_sse_char[5][0]
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  game_datapath/game_regfiles/segment[5][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.941    12.749    segment[5]_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    16.323 r  segment[5][0]_INST_0/O
                         net (fo=0)                   0.000    16.323    segment[5][0]
    R10                                                               r  segment[5][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.963ns  (logic 4.149ns (37.848%)  route 6.814ns (62.152%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.619     5.203    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  game_datapath/game_regfiles/D_p2_score_q_reg[0]/Q
                         net (fo=9, routed)           2.120     7.779    game_datapath/game_regfiles/M_sse_char[5][0]
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     7.903 r  game_datapath/game_regfiles/segment[5][4]_INST_0_i_1/O
                         net (fo=1, routed)           4.694    12.597    segment[5]_OBUF[4]
    T12                  OBUF (Prop_obuf_I_O)         3.569    16.166 r  segment[5][4]_INST_0/O
                         net (fo=0)                   0.000    16.166    segment[5][4]
    T12                                                               r  segment[5][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 4.156ns (38.066%)  route 6.761ns (61.934%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.619     5.203    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/Q
                         net (fo=9, routed)           2.398     8.057    game_datapath/game_regfiles/M_sse_char[5][0]
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.181 r  game_datapath/game_regfiles/segment[5][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.363    12.544    segment[5]_OBUF[2]
    P13                  OBUF (Prop_obuf_I_O)         3.576    16.120 r  segment[5][2]_INST_0/O
                         net (fo=0)                   0.000    16.120    segment[5][2]
    P13                                                               r  segment[5][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.822ns  (logic 4.503ns (41.607%)  route 6.320ns (58.393%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  D_select_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  D_select_q_reg[0]/Q
                         net (fo=33, routed)          0.736     6.381    game_datapath/game_regfiles/D_select_q[0]
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.150     6.531 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.395     6.927    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.326     7.253 r  game_datapath/game_regfiles/segment[4][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.188    12.441    segment[4]_OBUF[0]
    T7                   OBUF (Prop_obuf_I_O)         3.571    16.011 r  segment[4][0]_INST_0/O
                         net (fo=0)                   0.000    16.011    segment[4][0]
    T7                                                                r  segment[4][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_low_number_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.431ns (74.790%)  route 0.482ns (25.210%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.586     1.530    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_datapath/game_regfiles/D_low_number_q_reg[2]/Q
                         net (fo=9, routed)           0.151     1.822    game_datapath/game_regfiles/M_sse_char[0][2]
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  game_datapath/game_regfiles/segment[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.331     2.198    segment[0]_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.443 r  segment[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.443    segment[0][0]
    E2                                                                r  segment[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_low_number_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.436ns (72.559%)  route 0.543ns (27.441%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.586     1.530    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_datapath/game_regfiles/D_low_number_q_reg[1]/Q
                         net (fo=9, routed)           0.137     1.808    game_datapath/game_regfiles/M_sse_char[0][1]
    SLICE_X65Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  game_datapath/game_regfiles/segment[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.406     2.259    segment[0]_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.510 r  segment[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.510    segment[0][1]
    B2                                                                r  segment[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.460ns (73.476%)  route 0.527ns (26.524%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  game_datapath/game_regfiles/D_high_number_q_reg[1]/Q
                         net (fo=9, routed)           0.199     1.891    game_datapath/game_regfiles/M_sse_char[2][1]
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  game_datapath/game_regfiles/segment[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.328     2.265    segment[2]_OBUF[0]
    B1                   OBUF (Prop_obuf_I_O)         1.251     3.515 r  segment[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.515    segment[2][0]
    B1                                                                r  segment[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_display_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.440ns (72.307%)  route 0.551ns (27.693%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.587     1.531    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game_datapath/game_regfiles/D_display_q_reg[2]/Q
                         net (fo=9, routed)           0.220     1.892    game_datapath/game_regfiles/M_sse_char[1][2]
    SLICE_X65Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  game_datapath/game_regfiles/segment[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.331     2.268    segment[1]_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.522 r  segment[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.522    segment[1][0]
    D1                                                                r  segment[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.465ns (72.492%)  route 0.556ns (27.508%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  game_datapath/game_regfiles/D_high_number_q_reg[1]/Q
                         net (fo=9, routed)           0.199     1.891    game_datapath/game_regfiles/M_sse_char[2][1]
    SLICE_X64Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.936 r  game_datapath/game_regfiles/segment[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.357     2.294    segment[2]_OBUF[1]
    C2                   OBUF (Prop_obuf_I_O)         1.256     3.550 r  segment[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.550    segment[2][1]
    C2                                                                r  segment[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_display_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.445ns (71.303%)  route 0.582ns (28.697%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.587     1.531    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  game_datapath/game_regfiles/D_display_q_reg[2]/Q
                         net (fo=9, routed)           0.254     1.926    game_datapath/game_regfiles/M_sse_char[1][2]
    SLICE_X65Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.971 r  game_datapath/game_regfiles/segment[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.327     2.298    segment[1]_OBUF[1]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.558 r  segment[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.558    segment[1][1]
    A2                                                                r  segment[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.436ns (70.582%)  route 0.598ns (29.418%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  game_datapath/game_regfiles/D_high_number_q_reg[2]/Q
                         net (fo=9, routed)           0.190     1.882    game_datapath/game_regfiles/M_sse_char[2][2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.927 r  game_datapath/game_regfiles/segment[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.409     2.336    segment[2]_OBUF[6]
    D5                   OBUF (Prop_obuf_I_O)         1.227     3.563 r  segment[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.563    segment[2][6]
    D5                                                                r  segment[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_display_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.436ns (69.545%)  route 0.629ns (30.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.587     1.531    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game_datapath/game_regfiles/D_display_q_reg[1]/Q
                         net (fo=9, routed)           0.185     1.857    game_datapath/game_regfiles/M_sse_char[1][1]
    SLICE_X65Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  game_datapath/game_regfiles/segment[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.346    segment[1]_OBUF[5]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.596 r  segment[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.596    segment[1][5]
    A4                                                                r  segment[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.451ns (69.633%)  route 0.633ns (30.367%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  game_datapath/game_regfiles/D_high_number_q_reg[2]/Q
                         net (fo=9, routed)           0.242     1.935    game_datapath/game_regfiles/M_sse_char[2][2]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.980 r  game_datapath/game_regfiles/segment[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.391     2.371    segment[2]_OBUF[5]
    E5                   OBUF (Prop_obuf_I_O)         1.242     3.612 r  segment[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.612    segment[2][5]
    E5                                                                r  segment[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.460ns (69.965%)  route 0.627ns (30.035%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  game_datapath/game_regfiles/D_high_number_q_reg[3]/Q
                         net (fo=9, routed)           0.294     1.987    game_datapath/game_regfiles/M_sse_char[2][3]
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.045     2.032 r  game_datapath/game_regfiles/segment[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.333     2.365    segment[2]_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         1.251     3.616 r  segment[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.616    segment[2][2]
    D3                                                                r  segment[2][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay          1311 Endpoints
Min Delay          1311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.839ns  (logic 3.978ns (30.983%)  route 8.861ns (69.017%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.903    12.839    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X60Y86         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.503     4.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.822ns  (logic 3.978ns (31.023%)  route 8.844ns (68.977%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.886    12.822    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.503     4.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.793ns  (logic 3.978ns (31.093%)  route 8.815ns (68.907%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.857    12.793    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y82         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.501     4.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.733ns  (logic 3.978ns (31.241%)  route 8.755ns (68.759%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.797    12.733    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X60Y85         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.503     4.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.684ns  (logic 3.978ns (31.360%)  route 8.706ns (68.640%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.748    12.684    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y85         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504     4.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.678ns  (logic 3.978ns (31.375%)  route 8.700ns (68.625%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.743    12.678    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X63Y85         FDRE                                         r  game_datapath/game_regfiles/D_temp_var1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504     4.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  game_datapath/game_regfiles/D_temp_var1_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.628ns  (logic 3.978ns (31.499%)  route 8.650ns (68.501%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.693    12.628    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X64Y86         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504     4.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.584ns  (logic 3.978ns (31.609%)  route 8.607ns (68.391%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.649    12.584    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X63Y86         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.504     4.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.514ns  (logic 3.978ns (31.787%)  route 8.536ns (68.213%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.578    12.514    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X60Y83         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.501     4.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.477ns  (logic 3.978ns (31.880%)  route 8.500ns (68.120%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.290     3.791    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.915 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.433     4.348    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.472 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.883     5.356    game_datapath/game_cu/rst
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.153     5.509 f  game_datapath/game_cu/D_p1_score_q[31]_i_17/O
                         net (fo=2, routed)           0.437     5.946    game_datapath/game_cu/D_p1_score_q[31]_i_17_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.327     6.273 r  game_datapath/game_cu/out_sig0_carry_i_28/O
                         net (fo=32, routed)          1.094     7.366    game_datapath/game_regfiles/D_p1_score_q[0]_i_17_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  game_datapath/game_regfiles/out_sig0_carry_i_12/O
                         net (fo=4, routed)           0.592     8.083    game_datapath/game_cu/out_sig0_carry
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.150     8.233 f  game_datapath/game_cu/D_p1_score_q[0]_i_55/O
                         net (fo=1, routed)           0.652     8.884    game_datapath/game_cu/D_p1_score_q[0]_i_55_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.210 r  game_datapath/game_cu/D_p1_score_q[0]_i_50/O
                         net (fo=1, routed)           0.476     9.687    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_0[0]
    SLICE_X60Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.237 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.237    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_38_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.354    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_28_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.471 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.471    game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_16_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  game_datapath/game_regfiles/D_p1_score_q_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.784    11.372    game_datapath/game_regfiles/game_alu/data10
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.496 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.316    11.812    game_datapath/game_regfiles/D_p1_score_q[0]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.936 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1/O
                         net (fo=13, routed)          0.542    12.477    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X62Y88         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.506     4.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1946887272[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.257ns (24.906%)  route 0.774ns (75.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           0.774     1.030    forLoop_idx_0_1946887272[2].io_button_cond/sync/D[0]
    SLICE_X48Y78         FDRE                                         r  forLoop_idx_0_1946887272[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.822     2.011    forLoop_idx_0_1946887272[2].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  forLoop_idx_0_1946887272[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1946887272[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.272ns (25.793%)  route 0.781ns (74.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           0.781     1.053    forLoop_idx_0_1946887272[1].io_button_cond/sync/D[0]
    SLICE_X51Y84         FDRE                                         r  forLoop_idx_0_1946887272[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.828     2.018    forLoop_idx_0_1946887272[1].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  forLoop_idx_0_1946887272[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            forLoop_idx_0_1946887272[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.260ns (24.416%)  route 0.804ns (75.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=3, routed)           0.804     1.064    forLoop_idx_0_1946887272[3].io_button_cond/sync/D[0]
    SLICE_X53Y75         FDRE                                         r  forLoop_idx_0_1946887272[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.818     2.008    forLoop_idx_0_1946887272[3].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  forLoop_idx_0_1946887272[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1946887272[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.262ns (24.230%)  route 0.819ns (75.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.819     1.080    forLoop_idx_0_1946887272[0].io_button_cond/sync/D[0]
    SLICE_X50Y84         FDRE                                         r  forLoop_idx_0_1946887272[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.828     2.018    forLoop_idx_0_1946887272[0].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  forLoop_idx_0_1946887272[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.352ns (28.034%)  route 0.903ns (71.966%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.517     0.778    game_datapath/game_regfiles/led_OBUF[0]
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.823 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.137     0.961    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.006 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.249     1.255    game_datapath/game_regfiles/rst
    SLICE_X56Y81         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.825     2.015    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.352ns (28.034%)  route 0.903ns (71.966%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.517     0.778    game_datapath/game_regfiles/led_OBUF[0]
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.823 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.137     0.961    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.006 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.249     1.255    game_datapath/game_regfiles/rst
    SLICE_X57Y81         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.825     2.015    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            forLoop_idx_0_1946887272[5].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.268ns (21.275%)  route 0.993ns (78.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           0.993     1.262    forLoop_idx_0_1946887272[5].io_button_cond/sync/D[0]
    SLICE_X51Y84         FDRE                                         r  forLoop_idx_0_1946887272[5].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.828     2.018    forLoop_idx_0_1946887272[5].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  forLoop_idx_0_1946887272[5].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            forLoop_idx_0_1946887272[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.270ns (21.227%)  route 1.000ns (78.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           1.000     1.270    forLoop_idx_0_1946887272[4].io_button_cond/sync/D[0]
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_1946887272[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.818     2.008    forLoop_idx_0_1946887272[4].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_1946887272[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.352ns (25.749%)  route 1.014ns (74.251%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.517     0.778    game_datapath/game_regfiles/led_OBUF[0]
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.823 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.137     0.961    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.006 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.361     1.366    game_datapath/game_cu/rst
    SLICE_X58Y79         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.850     2.040    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.352ns (25.621%)  route 1.021ns (74.379%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.517     0.778    game_datapath/game_regfiles/led_OBUF[0]
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.823 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.137     0.961    reset_cond/D_ctr_q_reg[26]
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.006 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=497, routed)         0.367     1.373    game_datapath/game_cu/rst
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.824     2.014    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C





