$comment
	File created using the following command:
		vcd file bcdDecoder.msim.vcd -direction
$end
$date
	Sun Jul 08 18:34:35 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bcdDecoder_vlg_vec_tst $end
$var reg 1 ! Entrada1 $end
$var reg 1 " Entrada2 $end
$var reg 1 # Entrada3 $end
$var reg 1 $ Entrada4 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ) E $end
$var wire 1 * F $end
$var wire 1 + G $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 Entrada3~input_o $end
$var wire 1 4 Entrada4~input_o $end
$var wire 1 5 Entrada1~input_o $end
$var wire 1 6 Entrada2~input_o $end
$var wire 1 7 and1~0_combout $end
$var wire 1 8 and2~0_combout $end
$var wire 1 9 or8~combout $end
$var wire 1 : or8~0_combout $end
$var wire 1 ; or13~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
1'
1(
1)
1*
0+
0,
1-
x.
1/
10
11
02
03
04
05
06
17
18
19
0:
0;
$end
#1000
1$
14
0)
1;
07
0%
1+
#2000
1#
0$
13
04
1)
17
1%
#3000
1$
14
0)
1:
0*
#4000
1"
0#
0$
16
03
04
1)
0:
1*
#5000
1$
14
0)
08
0&
#6000
1#
0$
13
04
1)
#7000
1$
14
0)
1:
09
0(
0*
#8000
1!
0"
0#
0$
15
06
03
04
1)
0:
0;
19
18
1&
1(
0+
1*
#9000
1$
14
0)
1;
07
0%
1+
#10000
1#
0$
13
04
1)
17
1%
#11000
1$
14
0)
1:
07
0%
0*
#12000
1"
0#
0$
16
03
04
1)
0:
17
1%
1*
#13000
1$
14
0)
08
0&
#14000
1#
0$
13
04
1)
18
1&
#15000
1$
14
0)
1:
09
0(
0*
#16000
0!
0"
0#
0$
05
06
03
04
1)
0:
0;
19
1(
0+
1*
#17000
1$
14
0)
1;
07
0%
1+
#18000
1#
0$
13
04
1)
17
1%
#19000
1$
14
0)
1:
0*
#20000
