Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Dec 07 11:02:21 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:20: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file
SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:72: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:121: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:184:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file
/cygdrive/c/temp/ccKBN8n0.o: In function `erodeBunker':
/cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/SpaceInvaders/src/TestApp_Memory.c:175: multiple definition of `tempSpace'
/cygdrive/c/temp/ccEKBmRP.o:/cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/SpaceInvaders/src/spaceInvaders.c:47: first defined here
collect2: ld returned 1 exit status
make: *** [SpaceInvaders/executable.elf] Error 1




Done!

At Local date and time: Wed Dec 07 11:03:00 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c: In function 'maint':
SpaceInvaders/src/spaceInvaders.c:52: error: 'sounds' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:52: error: (Each undeclared identifier is reported only once
SpaceInvaders/src/spaceInvaders.c:52: error: for each function it appears in.)
SpaceInvaders/src/spaceInvaders.c:52: error: 'AMove1' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:53: error: 'AMove2' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:54: error: 'AMove3' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:55: error: 'AMove4' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:56: error: 'Fire' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:57: error: 'TankExplode' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:58: error: 'SpaceShipHit' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:59: error: 'SpaceShip' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:72: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:121: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:184:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


make: *** [SpaceInvaders/executable.elf] Error 1




Done!

At Local date and time: Wed Dec 07 11:03:29 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c: In function 'maint':
SpaceInvaders/src/spaceInvaders.c:52: error: 'sounds' undeclared (first use in this function)
SpaceInvaders/src/spaceInvaders.c:52: error: (Each undeclared identifier is reported only once
SpaceInvaders/src/spaceInvaders.c:52: error: for each function it appears in.)
SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file
SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:72: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:121: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:184:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


make: *** [SpaceInvaders/executable.elf] Error 1




Done!

At Local date and time: Wed Dec 07 11:03:52 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:72: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:121: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:184:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast


SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68354	   5572	  17004	  90930	  16332	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:04:55 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:05:25 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:05:48 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:06:03 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:06:37 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:72: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:121: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:184:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68326	   5572	  16996	  90894	  1630e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:06:58 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:07:36 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68338	   5572	  17004	  90914	  16322	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:09:30 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68366	   5572	  17004	  90942	  1633e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:10:09 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68338	   5572	  17004	  90914	  16322	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:10:58 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68366	   5572	  17004	  90942	  1633e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:12:31 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68350	   5572	  17004	  90926	  1632e	SpaceInvaders/executable.elf





*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
ERROR:iMPACT:2243 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Parallel Cable IV will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.Elapsed time =      0 sec.
ERROR:iMPACT:2243 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Parallel Cable IV will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.Elapsed time =      0 sec.





Done!

At Local date and time: Wed Dec 07 11:13:04 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.

Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:13:33 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68350	   5572	  17004	  90926	  1632e	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************


impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:14:23 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file
SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68350	   5572	  17004	  90926	  1632e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************


bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:17:00 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file
SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file
SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:509: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:524: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:441: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68402	   5572	  17000	  90974	  1635e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:18:02 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:512: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:527: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:444: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68450	   5572	  17004	  91026	  16392	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:36:17 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log


rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Dec 07 11:36:22 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************


Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn
Component Name: icon_1
Device Family: Virtex2P
Control port count: 1
Enable BSCAN instance: true
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:97    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_icon_0_wrapper\icon_1.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************


Created elaborate directory
Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc


-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


Trying to terminate Process...



Done!

At Local date and time: Wed Dec 07 11:38:21 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Dec 07 11:38:26 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn
Component Name: icon_1
Device Family: Virtex2P
Control port count: 1
Enable BSCAN instance: true
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:97    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_icon_0_wrapper\icon_1.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.



Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


IPNAME:opb2plb_bridge_0_wrapper INSTANCE:opb2plb_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 521 -
Running XST synthesis


IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running XST synthesis


IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper_async_fifo_v4_0.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...



Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_icon_0_wrapper.ngc ../chipscope_icon_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...


Executing edif2ngd -noa "icon_1.edn" "icon_1.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "icon_1.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_icon_0_wrapper\icon_1.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_opb_iba_0_wrapper.ngc ../chipscope_opb_iba_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba_0_wrapper.ngc" ...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba.ngc"...


Reading module "cs_coregen_chipscope_opb_iba_0.ngo" (
"cs_coregen_chipscope_opb_iba_0.ngo" unchanged since last run )...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_opb_iba_0_wrapper.ngc" ...



Writing NGCBUILD log file "../chipscope_opb_iba_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 407.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3058: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3066: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3074: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3082: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3282: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3514: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3746: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3786: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3794: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3802: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3810: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3818: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3826: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3834: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3850: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3858: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.
Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Reading core <../implementation/audio_dma_0_wrapper.ngc>.


Reading core <../implementation/opb2plb_bridge_0_wrapper.ngc>.


Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.


Reading core <../implementation/chipscope_opb_iba_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.


Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.


Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading core <audio_dma_0_wrapper> for timing and area information for instance <audio_dma_0>.


Loading core <opb2plb_bridge_0_wrapper> for timing and area information for instance <opb2plb_bridge_0>.
Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.


Loading core <chipscope_opb_iba_0_wrapper> for timing and area information for instance <chipscope_opb_iba_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================


WARNING:Xst:2170 - Unit audio_dma_0 : the following signal(s) form a combinatorial loop: audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<1>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>, audio_dma_0/cur_index_mux0000<0>, audio_dma_0/N60, audio_dma_0/next_index_and0000, audio_dma_0/next_index<29>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>, audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>.



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_

I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GE

N[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 7432
#      BUF                         : 2
#      GND                         : 34
#      INV                         : 147
#      LUT1                        : 284
#      LUT2                        : 592
#      LUT2_D                      : 23
#      LUT2_L                      : 11
#      LUT3                        : 1322
#      LUT3_D                      : 23
#      LUT3_L                      : 28
#      LUT4                        : 2458
#      LUT4_D                      : 64
#      LUT4_L                      : 79
#      MULT_AND                    : 60
#      MUXCY                       : 1009
#      MUXCY_D                     : 16
#      MUXCY_L                     : 157
#      MUXF5                       : 412
#      MUXF6                       : 87
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 32
#      XORCY                       : 585
# FlipFlops/Latches                : 5841
#      FD                          : 624
#      FD_1                        : 21
#      FDC                         : 111
#      FDCE                        : 379
#      FDCP                        : 1
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 954
#      FDP                         : 115
#      FDPE                        : 249
#      FDR                         : 1501
#      FDR_1                       : 24
#      FDRE                        : 1471
#      FDRS                        : 102
#      FDRS_1                      : 1
#      FDRSE                       : 36
#      FDS                         : 127
#      FDS_1                       : 33
#      FDSE                        : 30
#      LDE                         : 32
#      OFDDRRSE                    : 1
# RAMS                             : 244
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S1_S36               : 3
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 355
#      SRL16                       : 216
#      SRL16_1                     : 1
#      SRL16E                      : 21
#      SRLC16E                     : 117
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 4
#      BSCAN_VIRTEX2               : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    4991  out of  13696    36%  
 Number of Slice Flip Flops:          5468  out of  27392    19%  
 Number of 4 input LUTs:              5734  out of  27392    20%  
    Number used as logic:             5031
    Number used as Shift registers:    355
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       70  out of    136    51%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 5379  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22)                                                                                                                        | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
opb/OPB_select(opb/opb/OPB_select_I/Y_0_or00001:O)                                                                                                                                    | NONE(*)(audio_dma_0/audio_dma_0/channel_data_14)                                                                                                                                               | 32    |


chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1                                                                                                             | BUFG                                                                                                                                                                                           | 233   |
chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out                                                                                                                               | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                    | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                         | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<21>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/1/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_varx/u_match/i_srl16/u_var_srl16/i_yes_treg/f_tw/26/u_treg)| 64    |


opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2)                                                                                                                                         | 167   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU234)                         | 240   |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/Gnd(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/GND:G)                                                                                                                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_tq2/g_tw/31/u_tqf)                                                                                       | 82    |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<20>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/0/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_srl16/u_gandx_srl16/f_tw/15/u_treg)        | 34    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/ireset_6(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst:Q)                                                                                                                                       | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg)                                        | 3     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                          | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                                                  | 4     |


plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                   | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                   | 4     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                          | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_clear:O)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0)                                                                        | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                                                 | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                                                      | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<22>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/2/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_srl16/u_gand_srl16/i_yes_ireg/f_tw/0/u_ireg)| 32    |


plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                                         | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/actreset_pulse(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout:Q)                                                                                                             | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_rising)                                                                              | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/icap_ext_trigout(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0:Q)                                                                                                                         | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig_out/u_trigout_fdre)                                                                    | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_clear:O)                                                                                                                   | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0)                                                                    | 4     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_clear:O)                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0)                                                                     | 4     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3)                                                                                                                             | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG)                               | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG)                                    | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)                         | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)                         | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)                         | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)                         | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)                         | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)                         | 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)                         | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)                         | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_13)                                                                                                                                                       | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                       | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                       | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/u_cmd/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/u_sel_n:O)                                                                                                                                                                                                                                       | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/g_target/15/i_eq0/u_target)                                                                                                                        | 10    |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/iarm(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd:Q)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                               | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<13>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/9/u_lce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                               | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_isel_n:O)                                                                                                                                                                                                                                                  | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                                             | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 18.587ns (Maximum Frequency: 53.800MHz)
   Minimum input arrival time before clock: 13.048ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 18.587ns (frequency: 53.800MHz)
  Total number of paths / destination ports: 12113614 / 12822
-------------------------------------------------------------------------
Delay:               18.587ns (Levels of Logic = 37)
  Source:            audio_dma_0/audio_dma_0/master/current_state_FFd3 (FF)
  Destination:       audio_dma_0/audio_dma_0/cur_index_0 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: audio_dma_0/audio_dma_0/master/current_state_FFd3 to audio_dma_0/audio_dma_0/cur_index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             77   0.370   0.871  audio_dma_0/master/current_state_FFd3 (audio_dma_0/master/current_state_FFd3)
     LUT3:I0->O            1   0.275   0.430  audio_dma_0/master/master_address<4>1 (M_ABus<4>)
     end scope: 'audio_dma_0'
     begin scope: 'opb'
     LUT2:I1->O           16   0.275   0.766  opb/OPB_ABus_I/Y_4_or00001 (OPB_ABus<4>)
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275   0.370  lab3_slave_0/interrupts_acknowledged_cmp_eq000011_SW0 (N71)


     LUT4:I3->O            2   0.275   0.416  lab3_slave_0/interrupts_acknowledged_cmp_eq000011 (lab3_slave_0/N181)
     LUT4:I3->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<5> (N7)
     MUXCY:S->O            6   0.713   0.543  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/output_and0000)
     LUT4:I1->O           28   0.275   0.704  lab3_slave_0/Sl_DBus<31>41 (lab3_slave_0/N201)
     LUT4:I3->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           46   0.275   0.789  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            2   0.275   0.396  audio_dma_0/next_index_or000079_SW0 (N1692)
     LUT4_D:I2->O         15   0.275   0.641  audio_dma_0/next_index<0>11 (audio_dma_0/N0)
     LUT4_D:I2->O         17   0.275   0.685  audio_dma_0/next_index<0>41 (audio_dma_0/N441)
     LUT2:I1->O            1   0.275   0.000  audio_dma_0/next_index<21>1 (N1865)
     MUXF5:I1->O           1   0.303   0.467  audio_dma_0/next_index<21>_f5 (audio_dma_0/next_index<21>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<5> (audio_dma_0/N64)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2:I1->O           60   0.275   0.729  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT3:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<29>1 (audio_dma_0/cur_index_mux0000<29>)
     FDE:D                     0.208          audio_dma_0/cur_index_29
    ----------------------------------------
    Total                     18.587ns (8.200ns logic, 10.387ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'


  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)


                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb/OPB_select'
  Clock period: 1.742ns (frequency: 573.937MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.742ns (Levels of Logic = 1)
  Source:            audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Destination:       audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Source Clock:      opb/OPB_select falling
  Destination Clock: opb/OPB_select falling

  Data Path: audio_dma_0/audio_dma_0/channel_data_31 to audio_dma_0/audio_dma_0/channel_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             17   0.536   0.723  audio_dma_0/channel_data_31 (audio_dma_0/channel_data<31>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<0>1 (audio_dma_0/channel_data_mux0003<0>)
     LDE:D                     0.208          audio_dma_0/channel_data_31
    ----------------------------------------
    Total                      1.742ns (1.019ns logic, 0.723ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Clock period: 4.946ns (frequency: 202.190MHz)
  Total number of paths / destination ports: 3839 / 543
-------------------------------------------------------------------------
Delay:               4.946ns (Levels of Logic = 8)
  Source:            chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (FF)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo (FF)


  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.370   0.736  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (i_no_d/u_ila/u_stat/istat_cnt_8)
     LUT4:I1->O            1   0.275   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/f_sstat/12/i_stat/u_stat (i_no_d/u_ila/u_stat/istat_51)
     LUT3:I0->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fj/12/u_lut3 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t1_19)
     MUXF5:I0->O           1   0.303   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fk/12/u_muxf5 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t2_3)
     MUXF6:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fl/4/u_muxf6 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t3_3)
     MUXF7:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fm/0/i_pt1/u_muxf7 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t4_3)
     MUXF8:I0->O           1   0.288   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fn/0/i_pt1/u_muxf8 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t5_1)
     LUT3:I0->O            1   0.275   0.430  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/i_pt1/u_lut3 (i_no_d/u_ila/u_stat/tdo_mux_in_0)
     LUT3:I1->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_mux/no_lut6/i1/u_lut3 (i_no_d/u_ila/u_stat/tdo_next)
     FDE:D                     0.208          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
    ----------------------------------------
    Total                      4.946ns (2.845ns logic, 2.101ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out'
  Clock period: 1.581ns (frequency: 632.331MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.397  icon_1/u_icon/u_idata_cmd (u_icon/idata_cmd)
     INV:I->O              1   0.275   0.331  icon_1/u_icon/u_idata_cmd_n (u_icon/idata_cmd_n)
     FDC:D                     0.208          icon_1/u_icon/u_idata_cmd
    ----------------------------------------
    Total                      1.581ns (0.853ns logic, 0.728ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================


Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 17253 / 308
-------------------------------------------------------------------------
Offset:              13.048ns (Levels of Logic = 30)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/cur_index_0 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/cur_index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           46   0.275   0.789  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            2   0.275   0.396  audio_dma_0/next_index_or000079_SW0 (N1692)
     LUT4_D:I2->O         15   0.275   0.641  audio_dma_0/next_index<0>11 (audio_dma_0/N0)
     LUT4_D:I2->O         17   0.275   0.685  audio_dma_0/next_index<0>41 (audio_dma_0/N441)
     LUT2:I1->O            1   0.275   0.000  audio_dma_0/next_index<21>1 (N1865)
     MUXF5:I1->O           1   0.303   0.467  audio_dma_0/next_index<21>_f5 (audio_dma_0/next_index<21>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<5> (audio_dma_0/N64)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2:I1->O           60   0.275   0.729  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT3:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<29>1 (audio_dma_0/cur_index_mux0000<29>)
     FDE:D                     0.208          audio_dma_0/cur_index_29
    ----------------------------------------


    Total                     13.048ns (6.345ns logic, 6.703ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------


     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb/OPB_select'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              6.588ns (Levels of Logic = 12)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/channel_data_0 (LATCH)
  Destination Clock: opb/OPB_select falling

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/channel_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.468  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.369  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           46   0.275   0.709  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<31>1 (audio_dma_0/channel_data_mux0003<31>)
     LDE:D                     0.208          audio_dma_0/channel_data_0
    ----------------------------------------
    Total                      6.588ns (3.314ns logic, 3.274ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 294 / 270
-------------------------------------------------------------------------
Offset:              4.391ns (Levels of Logic = 7)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT (PAD)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX2:SHIFT    3   0.000   0.495  icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs (ishift_out)
     LUT2:I1->O           32   0.275   0.807  icon_1/u_icon/u_ctrl_out/u_data_valid (u_icon/u_ctrl_out/idata_valid)
     LUT4:I0->O           15   0.275   0.641  icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/10/u_lce (control0<14>)


     end scope: 'chipscope_icon_0/icon_inst'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'i_cs_coregen_chipscope_opb_iba_0'
     LUT3:I2->O            3   0.275   0.533  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/i2/u_lut (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/lowaddr_rst)
     LUT2:I0->O           14   0.275   0.552  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/u_highaddr_ce (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/highaddr_ce)
     FDRE:CE                   0.263          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
    ----------------------------------------
    Total                      4.391ns (1.363ns logic, 3.028ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 422 / 153
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N22)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------


Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1 (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.370   0.000  icon_1/u_icon/u_tdo_reg (u_icon/itdo)
    BSCAN_VIRTEX2:TDO1         0.000          icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 58.92 / 59.00 s | Elapsed : 59.00 / 59.00 s
 
--> 

Total memory usage is 249068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  105 (   0 filtered)
Number of infos    :   43 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/fpga.fl
w 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/xflow.
opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system.
ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_0_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/jtagpp
c_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/reset_
block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb2op
b_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/rs232_
uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysace
_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/leds_4
bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dipsws
_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/pushbu
ttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysclk
_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/clk90_
inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_cl
k90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_0_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_1_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/vga_fr
amebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcr_v2
9_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2dc
r_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
codec_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/lab3_s
lave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
dma_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2pl
b_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_5

7_pin'. NET is 'exp_io_57_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_6

5_pin'. NET is 'exp_io_65_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_7

4_pin'. NET is 'exp_io_74_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
WARNING:XdmHelpers:793 - The TNM "D_CLK" drives the CLKIN pin of DCM
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". This TNM cannot be
   traced through the DCM because it is not used exclusively by one PERIOD
   specification. This TNM is used in the following user groups and/or
   specifications:
   <none>
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
  

 cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_ro

w13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I

/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[0].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[1].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[0].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[1].RDWDADDR_R
   EG_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[2].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[3].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDBTERM_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDREQ_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[0].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[1].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[0].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[1].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[0].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[1].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[2].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[3].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[4].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[5].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[6].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[7].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[8].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[9].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[10].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[11].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[12].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[13].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[14].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[15].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[16].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[17].PLB_D
   ATA_DLY_REG_I' has unconnected output 

pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[18].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[19].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[20].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[21].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[22].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[23].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[24].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[25].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[26].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[27].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[28].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[29].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[30].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[31].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[32].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[33].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[34].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[35].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[36].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[37].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[38].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[39].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[40].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[41].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[42].PLB_D
   ATA_DLY_REG_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[43].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[44].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[45].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[46].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[47].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[48].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[49].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[50].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[51].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[52].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[53].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[54].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[55].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[56].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[57].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[58].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[59].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[60].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[61].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[62].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[63].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/START_DLY_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/GOOD_CL_START_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SELECT_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQADDR_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[0].ABUS_REG_BIT_I
   ' has unconnected output 

pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[1].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[2].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[3].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[4].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[5].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[6].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[7].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[8].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[9].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[10].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[11].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[12].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[13].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[14].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[15].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[16].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[17].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[18].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[19].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[20].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[21].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[22].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[23].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[24].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[25].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[26].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[27].ABUS_REG_BIT_
   I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[28].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[30].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[31].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_PRECHNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[0].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[1].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[2].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[3].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/XFER_ACK_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BRSTBL_RNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQ_RD_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[0].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[1].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[2].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[3].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[4].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[5].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[6].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[7].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [4].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [5].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [6].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [7].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [8].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [9].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [10].DCR_DBUS_REG_BI

T_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [11].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [12].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [13].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [14].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [15].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [16].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [17].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [18].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [19].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [20].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [21].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [22].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [23].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [24].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [25].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [26].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [27].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [28].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [29].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [30].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [31].DCR_DBUS_REG_BIT_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 381

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map


# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Total Number Slice Registers:     4,854 out of  27,392   17%
    Number used as Flip Flops:                 4,822
    Number used as Latches:                       32
  Number of 4 input LUTs:           3,993 out of  27,392   14%
Logic Distribution:
  Number of occupied Slices:        4,435 out of  13,696   32%
  Number of Slices containing only related logic:   4,435 out of   4,435  100%
  Number of Slices containing unrelated logic:          0 out of   4,435    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,057 out of  27,392   18%
  Number used as logic:             3,993
  Number used as a route-thru:        364
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     354

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       3 out of       8   37%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           14
Total equivalent gate count for design:  4,748,119
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  274 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   21 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        8 out of 16     50%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       4435 out of 13696  32%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9a9374) REAL time: 18 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 18 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.2


......
................

.......
Phase 4.2 (Checksum:990a0f) REAL time: 22 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 22 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 23 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 23 secs 

Phase 8.8


................................


..........


........

.......

.............


....

...


.

.....


.......


Phase 8.8 (Checksum:f7ec08) REAL time: 52 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 53 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 33 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 33 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 36 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 36 secs 



REAL time consumed by placer: 1 mins 40 secs 
CPU  time consumed by placer: 1 mins 39 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 1 mins 42 secs 
Total CPU time to Placer completion: 1 mins 40 secs 

Starting Router



Phase 1: 34542 unrouted;       REAL time: 1 mins 51 secs 



Phase 2: 28100 unrouted;       REAL time: 1 mins 54 secs 



Phase 3: 6477 unrouted;       REAL time: 2 mins 2 secs 

Phase 4: 6477 unrouted; (309860)      REAL time: 2 mins 3 secs 



Phase 5: 7089 unrouted; (77224)      REAL time: 2 mins 9 secs 



Phase 6: 7120 unrouted; (70710)      REAL time: 2 mins 11 secs 



Phase 7: 6991 unrouted; (70670)      REAL time: 2 mins 46 secs 



Phase 8: 6991 unrouted; (70670)      REAL time: 3 mins 23 secs 



Phase 9: 0 unrouted; (80814)      REAL time: 3 mins 35 secs 



Phase 10: 0 unrouted; (80814)      REAL time: 3 mins 41 secs 



Updating file: system.ncd with current fully routed design.



Phase 11: 0 unrouted; (80814)      REAL time: 6 mins 27 secs 



Phase 12: 0 unrouted; (80814)      REAL time: 7 mins 20 secs 



Phase 13: 0 unrouted; (80814)      REAL time: 7 mins 24 secs 

WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:opb_OPB_select may have excessive skew because 
      0 CLK pins and 38 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 7 mins 24 secs 
Total CPU time to Router completion: 7 mins 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 2888 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   61 |  0.130     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|     CS_OPB_CONT0<0> |     BUFGMUX6S| No   |  124 |  0.201     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.161     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7S| No   |   92 |  0.249     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.166     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|      opb_OPB_select |         Local|      |   60 |  0.043     |  2.478      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.057     |  2.331      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/icon_i |              |      |      |            |             |
|     nst/iupdate_out |         Local|      |    1 |  0.000     |  1.368      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.793     |  4.547      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 80814

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/X

plorer.htm for details.



   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |    -2.894ns|    12.894ns|      32|       80814
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.224ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.349ns|     8.604ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.590ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     2.838ns|    28.648ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.444ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     6.106ns|     3.894ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.476ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.632ns|     1.368ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.634ns|     1.366ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.684ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.775ns|     4.225ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.460ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.647ns|     7.135ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.596ns|     N/A|           0
------------------------------------------------------------------------------------------------------




1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 mins 31 secs 
Total CPU time to PAR completion: 7 mins 21 secs 

Peak Memory Usage:  394 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 32 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------



INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 32  Score: 80814

Constraints cover 12020664 paths, 0 nets, and 28976 connections

Design statistics:
   Minimum period:  28.648ns (Maximum frequency:  34.906MHz)


Analysis completed Wed Dec 07 11:55:18 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 




xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Dec 07 11:55:25 2011

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net opb_OPB_select is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.


WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 27 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:57:08 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:58:16 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:518: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:533: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:450: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68562	   5572	  17000	  91134	  163fe	SpaceInvaders/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 11:59:08 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:519: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:534: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:451: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68606	   5572	  17004	  91182	  1642e	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:00:16 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:528: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:543: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:459: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68682	   5572	  16996	  91250	  16472	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:01:01 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:528: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:543: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:459: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68694	   5572	  16996	  91262	  1647e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:02:49 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file
SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file
SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:528: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:543: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:459: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68694	   5572	  16996	  91262	  1647e	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:07:19 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c: In function 'render':
SpaceInvaders/src/TestApp_Memory.c:432: error: expected ',' or ';' before 'XIo_Out32'
SpaceInvaders/src/TestApp_Memory.c:435: error: expected ';' before 'print'
SpaceInvaders/src/TestApp_Memory.c: At top level:
SpaceInvaders/src/TestApp_Memory.c:531: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:546: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:462: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


make: *** [SpaceInvaders/executable.elf] Error 1




Done!

At Local date and time: Wed Dec 07 12:07:32 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:531: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:546: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:462: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68730	   5572	  16996	  91298	  164a2	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:08:44 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:531: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:546: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:462: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68730	   5572	  16996	  91298	  164a2	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:10:38 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:531: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:546: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:462: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68730	   5572	  16996	  91298	  164a2	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:11:06 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.

'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:11:26 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file
SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file
SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:531: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:546: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:462: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68730	   5572	  16996	  91298	  164a2	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:18:38 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Dec 07 12:18:43 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn
Component Name: icon_1
Device Family: Virtex2P
Control port count: 1
Enable BSCAN instance: true
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:97    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_icon_0_wrapper\icon_1.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 170. Undefined symbol 'arbitrary_write'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 170. Undefined symbol 'arbitrary_write_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 170. arbitrary_write_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 171. Undefined symbol 'arbitrary_address'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 171. Undefined symbol 'arbitrary_address_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 171. arbitrary_address_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 172. Undefined symbol 'arbitrary_data'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 172. Undefined symbol 'arbitrary_data_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 172. arbitrary_data_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 191. Undefined symbol 'arbitrary_write_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 191. Undefined symbol 'arbitrary_write'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 191. arbitrary_write: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 192. Undefined symbol 'arbitrary_address_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 192. Undefined symbol 'arbitrary_address'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 192. arbitrary_address: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 193. Undefined symbol 'arbitrary_data_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 193. Undefined symbol 'arbitrary_data'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 193. arbitrary_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 211. arbitrary_write_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 283. arbitrary_address_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 285. arbitrary_data_next: Undefined symbol (last report in this block)
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\synthesis\audio_dma
   _0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Wed Dec 07 12:26:52 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
INFO: Chipscope core parameters not changed. Not regenerating core

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 117. parse error, unexpected SIGNAL, expecting COMMA or COLON
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 172. Undefined symbol 'arbitrary_write'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 172. Undefined symbol 'arbitrary_write_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 172. arbitrary_write_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 173. Undefined symbol 'arbitrary_address'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 173. Undefined symbol 'arbitrary_address_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 173. arbitrary_address_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 174. Undefined symbol 'arbitrary_data'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 174. Undefined symbol 'arbitrary_data_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 174. arbitrary_data_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 193. Undefined symbol 'arbitrary_write_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 193. Undefined symbol 'arbitrary_write'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 193. arbitrary_write: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 194. Undefined symbol 'arbitrary_address_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 194. Undefined symbol 'arbitrary_address'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 194. arbitrary_address: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 195. Undefined symbol 'arbitrary_data_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 195. Undefined symbol 'arbitrary_data'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 195. arbitrary_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 213. arbitrary_write_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 285. arbitrary_address_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 287. arbitrary_data_next: Undefined symbol (last report in this block)
ERROR:MDT - Aborting XST flow execution... 


INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\synthesis\audio_dma
   _0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/audio_dma_0_wrapper.ngc] Error 2




Done!

At Local date and time: Wed Dec 07 12:38:22 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************


Created elaborate directory
INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
INFO: Chipscope core parameters not changed. Not regenerating core

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


IPNAME:opb2plb_bridge_0_wrapper INSTANCE:opb2plb_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 521 -
Running XST synthesis


IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running XST synthesis


IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc



Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.


IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_icon_0_wrapper.ngc ../chipscope_icon_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...


Executing edif2ngd -noa "icon_1.edn" "icon_1.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "icon_1.ngo"...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_icon_0_wrapper\icon_1.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_opb_iba_0_wrapper.ngc ../chipscope_opb_iba_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba_0_wrapper.ngc" ...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba.ngc"...


Reading module "cs_coregen_chipscope_opb_iba_0.ngo" (
"cs_coregen_chipscope_opb_iba_0.ngo" unchanged since last run )...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_opb_iba_0_wrapper.ngc" ...



Writing NGCBUILD log file "../chipscope_opb_iba_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 418.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3058: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3066: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3074: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3082: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3282: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3514: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3746: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3786: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3794: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3802: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3810: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3818: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3826: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3834: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3850: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3858: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.
Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Reading core <../implementation/audio_dma_0_wrapper.ngc>.


Reading core <../implementation/opb2plb_bridge_0_wrapper.ngc>.


Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.


Reading core <../implementation/chipscope_opb_iba_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.


Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.


Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.


Loading core <audio_dma_0_wrapper> for timing and area information for instance <audio_dma_0>.
Loading core <opb2plb_bridge_0_wrapper> for timing and area information for instance <opb2plb_bridge_0>.


Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
Loading core <chipscope_opb_iba_0_wrapper> for timing and area information for instance <chipscope_opb_iba_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_

I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GE

N[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================





=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 7457
#      BUF                         : 2
#      GND                         : 34
#      INV                         : 147
#      LUT1                        : 284
#      LUT2                        : 580
#      LUT2_D                      : 23
#      LUT2_L                      : 9
#      LUT3                        : 1355
#      LUT3_D                      : 24
#      LUT3_L                      : 28
#      LUT4                        : 2523
#      LUT4_D                      : 65
#      LUT4_L                      : 98
#      MULT_AND                    : 60
#      MUXCY                       : 1009
#      MUXCY_D                     : 16
#      MUXCY_L                     : 157
#      MUXF5                       : 332
#      MUXF6                       : 87
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 32
#      XORCY                       : 585
# FlipFlops/Latches                : 5908
#      FD                          : 560
#      FD_1                        : 21
#      FDC                         : 111
#      FDCE                        : 379
#      FDCP                        : 1
#      FDCPE                       : 5


#      FDDRRSE                     : 24
#      FDE                         : 1019
#      FDP                         : 115
#      FDPE                        : 249
#      FDR                         : 1501
#      FDR_1                       : 24
#      FDRE                        : 1471
#      FDRS                        : 102
#      FDRS_1                      : 1
#      FDRSE                       : 36
#      FDS                         : 191
#      FDS_1                       : 33
#      FDSE                        : 32
#      LDE                         : 32
#      OFDDRRSE                    : 1
# RAMS                             : 244
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S1_S36               : 3
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 355
#      SRL16                       : 216
#      SRL16_1                     : 1
#      SRL16E                      : 21
#      SRLC16E                     : 117
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 4
#      BSCAN_VIRTEX2               : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    5036  out of  13696    36%  
 Number of Slice Flip Flops:          5535  out of  27392    20%  
 Number of 4 input LUTs:              5839  out of  27392    21%  
    Number used as logic:             5136
    Number used as Shift registers:    355
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       70  out of    136    51%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 5446  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22)                                                                                                                        | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
opb/OPB_select(opb/opb/OPB_select_I/Y_0_or00001:O)                                                                                                                                    | NONE(*)(audio_dma_0/audio_dma_0/channel_data_17)                                                                                                                                               | 32    |


chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1                                                                                                             | BUFG                                                                                                                                                                                           | 233   |
chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out                                                                                                                               | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                    | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                           | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2)                                                                                                                                           | 167   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU234)                           | 240   |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/Gnd(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/GND:G)                                                                                                                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_tq1/g_tw/19/u_tqf)                                                                                         | 82    |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                                                    | 4     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 4     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |


plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                                                   | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                                                        | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                                           | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<21>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/1/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_varx/u_match/i_srl16/u_var_srl16/i_yes_ireg/f_tw/5/u_ireg)   | 64    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/icap_ext_trigout(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0:Q)                                                                                                                         | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig_out/u_trigout_fdre)                                                                      | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_clear:O)                                                                                                                   | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0)                                                                      | 4     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_clear:O)                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0)                                                                       | 4     |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/ireset_6(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst:Q)                                                                                                                                       | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg)                                          | 3     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_clear:O)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0)                                                                          | 4     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<22>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/2/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_srl16/u_gand_srl16/i_yes_ireg/f_tw/0/u_ireg)  | 32    |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<20>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/0/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_srl16/u_gandx_srl16/i_yes_ireg/f_tw/0/u_ireg)| 34    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/actreset_pulse(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout:Q)                                                                                                             | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_rising)                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3)                                                                                                                               | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG)                                 | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG)                                      | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)                           | 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                                                    | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_13)                                                                                                                                                         | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/u_cmd/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/u_sel_n:O)                                                                                                                                                                                                                                       | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/g_target/6/i_ne0/u_target)                                                                                                                           | 10    |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/iarm(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd:Q)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<13>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/9/u_lce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_isel_n:O)                                                                                                                                                                                                                                                  | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                                               | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 18.146ns (Maximum Frequency: 55.108MHz)
   Minimum input arrival time before clock: 12.611ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 18.146ns (frequency: 55.108MHz)


  Total number of paths / destination ports: 9313848 / 13020
-------------------------------------------------------------------------
Delay:               18.146ns (Levels of Logic = 39)
  Source:            audio_dma_0/audio_dma_0/master/current_state_FFd3 (FF)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: audio_dma_0/audio_dma_0/master/current_state_FFd3 to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             74   0.370   0.867  audio_dma_0/master/current_state_FFd3 (audio_dma_0/master/current_state_FFd3)
     LUT3:I0->O            1   0.275   0.430  audio_dma_0/master/master_address<4>1 (M_ABus<4>)
     end scope: 'audio_dma_0'
     begin scope: 'opb'
     LUT2:I1->O           16   0.275   0.766  opb/OPB_ABus_I/Y_4_or00001 (OPB_ABus<4>)
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275   0.370  lab3_slave_0/interrupts_acknowledged_cmp_eq000011_SW0 (N71)
     LUT4:I3->O            2   0.275   0.416  lab3_slave_0/interrupts_acknowledged_cmp_eq000011 (lab3_slave_0/N181)
     LUT4:I3->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<5> (N7)
     MUXCY:S->O            6   0.713   0.543  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/output_and0000)
     LUT4:I1->O           28   0.275   0.704  lab3_slave_0/Sl_DBus<31>41 (lab3_slave_0/N201)
     LUT4:I3->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           46   0.275   0.789  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2325)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2011)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)


     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)
     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     18.146ns (8.006ns logic, 10.140ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)


  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb/OPB_select'
  Clock period: 1.742ns (frequency: 573.937MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.742ns (Levels of Logic = 1)
  Source:            audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Destination:       audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Source Clock:      opb/OPB_select falling
  Destination Clock: opb/OPB_select falling



  Data Path: audio_dma_0/audio_dma_0/channel_data_31 to audio_dma_0/audio_dma_0/channel_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             17   0.536   0.723  audio_dma_0/channel_data_31 (audio_dma_0/channel_data<31>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<0>1 (audio_dma_0/channel_data_mux0003<0>)
     LDE:D                     0.208          audio_dma_0/channel_data_31
    ----------------------------------------
    Total                      1.742ns (1.019ns logic, 0.723ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Clock period: 4.946ns (frequency: 202.190MHz)
  Total number of paths / destination ports: 3839 / 543
-------------------------------------------------------------------------
Delay:               4.946ns (Levels of Logic = 8)
  Source:            chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (FF)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.370   0.736  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (i_no_d/u_ila/u_stat/istat_cnt_8)
     LUT4:I1->O            1   0.275   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/f_sstat/12/i_stat/u_stat (i_no_d/u_ila/u_stat/istat_51)
     LUT3:I0->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fj/12/u_lut3 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t1_19)
     MUXF5:I0->O           1   0.303   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fk/12/u_muxf5 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t2_3)
     MUXF6:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fl/4/u_muxf6 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t3_3)
     MUXF7:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fm/0/i_pt1/u_muxf7 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t4_3)
     MUXF8:I0->O           1   0.288   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fn/0/i_pt1/u_muxf8 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t5_1)
     LUT3:I0->O            1   0.275   0.430  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/i_pt1/u_lut3 (i_no_d/u_ila/u_stat/tdo_mux_in_0)
     LUT3:I1->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_mux/no_lut6/i1/u_lut3 (i_no_d/u_ila/u_stat/tdo_next)
     FDE:D                     0.208          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
    ----------------------------------------
    Total                      4.946ns (2.845ns logic, 2.101ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out'


  Clock period: 1.581ns (frequency: 632.331MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.397  icon_1/u_icon/u_idata_cmd (u_icon/idata_cmd)
     INV:I->O              1   0.275   0.331  icon_1/u_icon/u_idata_cmd_n (u_icon/idata_cmd_n)
     FDC:D                     0.208          icon_1/u_icon/u_idata_cmd
    ----------------------------------------
    Total                      1.581ns (0.853ns logic, 0.728ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 13683 / 308
-------------------------------------------------------------------------
Offset:              12.611ns (Levels of Logic = 32)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           46   0.275   0.789  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2325)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2011)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)


     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)
     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     12.611ns (6.151ns logic, 6.460ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb/OPB_select'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              6.588ns (Levels of Logic = 12)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/channel_data_0 (LATCH)
  Destination Clock: opb/OPB_select falling

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/channel_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.468  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.369  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           46   0.275   0.709  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<31>1 (audio_dma_0/channel_data_mux0003<31>)
     LDE:D                     0.208          audio_dma_0/channel_data_0
    ----------------------------------------
    Total                      6.588ns (3.314ns logic, 3.274ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================


Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 294 / 270
-------------------------------------------------------------------------
Offset:              4.391ns (Levels of Logic = 7)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT (PAD)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX2:SHIFT    3   0.000   0.495  icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs (ishift_out)
     LUT2:I1->O           32   0.275   0.807  icon_1/u_icon/u_ctrl_out/u_data_valid (u_icon/u_ctrl_out/idata_valid)
     LUT4:I0->O           15   0.275   0.641  icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/10/u_lce (control0<14>)
     end scope: 'chipscope_icon_0/icon_inst'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'i_cs_coregen_chipscope_opb_iba_0'
     LUT3:I2->O            3   0.275   0.533  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/i2/u_lut (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/lowaddr_rst)
     LUT2:I0->O           14   0.275   0.552  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/u_highaddr_ce (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/highaddr_ce)
     FDRE:CE                   0.263          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
    ----------------------------------------
    Total                      4.391ns (1.363ns logic, 3.028ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 422 / 153
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N22)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26


-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1 (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.370   0.000  icon_1/u_icon/u_tdo_reg (u_icon/itdo)
    BSCAN_VIRTEX2:TDO1         0.000          icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 58.75 / 58.83 s | Elapsed : 59.00 / 59.00 s
 
--> 

Total memory usage is 249196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   45 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/fpga.fl
w 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/xflow.
opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system.
ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/jtagpp
c_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/reset_
block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb2op
b_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/rs232_
uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysace
_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/leds_4
bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dipsws
_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/pushbu
ttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysclk
_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/clk90_
inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_cl
k90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_0_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_1_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/vga_fr
amebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcr_v2
9_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2dc
r_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/lab3_s
lave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
dma_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2pl
b_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_5

7_pin'. NET is 'exp_io_57_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_6

6_pin'. NET is 'exp_io_66_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
WARNING:XdmHelpers:793 - The TNM "D_CLK" drives the CLKIN pin of DCM
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". This TNM cannot be
   traced through the DCM because it is not used exclusively by one PERIOD
   specification. This TNM is used in the following user groups and/or
   specifications:
   <none>
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx6

4_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unc

onnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[0].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[1].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[0].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[1].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[2].RDWDADDR_R
   EG_I' has unconnected out

put pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[3].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDBTERM_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDREQ_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[0].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[1].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[0].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[1].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[0].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[1].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[2].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[3].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[4].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[5].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[6].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[7].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[8].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[9].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[10].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[11].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[12].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[13].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[14].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[15].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[16].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[17].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[18].PLB_D
   ATA_DLY_REG_I' has unconnecte

d output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[19].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[20].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[21].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[22].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[23].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[24].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[25].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[26].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[27].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[28].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[29].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[30].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[31].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[32].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[33].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[34].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[35].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[36].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[37].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[38].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[39].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[40].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[41].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[42].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[43].PLB_D
   ATA_DLY_REG_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[44].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[45].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[46].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[47].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[48].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[49].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[50].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[51].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[52].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[53].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[54].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[55].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[56].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[57].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[58].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[59].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[60].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[61].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[62].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[63].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/START_DLY_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/GOOD_CL_START_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SELECT_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQADDR_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[0].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[1].ABUS_REG_BIT_I
   ' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[2].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[3].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[4].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[5].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[6].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[7].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[8].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[9].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[10].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[11].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[12].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[13].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[14].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[15].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[16].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[17].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[18].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[19].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[20].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[21].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[22].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[23].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[24].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[25].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[26].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[27].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[28].ABUS_REG_BIT_
   I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[30].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[31].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_PRECHNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[0].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[1].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[2].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[3].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/XFER_ACK_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BRSTBL_RNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQ_RD_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[0].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[1].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[2].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[3].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[4].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[5].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[6].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[7].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [4].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [5].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [6].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [7].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [8].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [9].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [10].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
 

  [11].DCR_DBUS_REG_BIT_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [12].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [13].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [14].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [15].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [16].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [17].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [18].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [19].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [20].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [21].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [22].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [23].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [24].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [25].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [26].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [27].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [28].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [29].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [30].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [31].DCR_DBUS_REG_BIT_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 381

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Total Number Slice Registers:     4,921 out of  27,392   17%
    Number used as Flip Flops:                 4,889
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,094 out of  27,392   14%
Logic Distribution:
  Number of occupied Slices:        4,540 out of  13,696   33%
  Number of Slices containing only related logic:   4,540 out of   4,540  100%
  Number of Slices containing unrelated logic:          0 out of   4,540    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,158 out of  27,392   18%
  Number used as logic:             4,094
  Number used as a route-thru:        364
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     354

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       3 out of       8   37%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           14
Total equivalent gate count for design:  4,749,021
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  275 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   22 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        8 out of 16     50%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       4540 out of 13696  33%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9aa02b) REAL time: 18 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 18 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.2


......
.................

......
Phase 4.2 (Checksum:990a0f) REAL time: 23 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 23 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 23 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 23 secs 

Phase 8.8


.................................


......


........

.......

.......


......


.......


....


Phase 8.8 (Checksum:f6fef0) REAL time: 53 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 54 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 31 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 32 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 35 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 35 secs 



REAL time consumed by placer: 1 mins 40 secs 
CPU  time consumed by placer: 1 mins 39 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 1 mins 41 secs 
Total CPU time to Placer completion: 1 mins 40 secs 

Starting Router



Phase 1: 35090 unrouted;       REAL time: 1 mins 50 secs 



Phase 2: 28741 unrouted;       REAL time: 1 mins 53 secs 



Phase 3: 6581 unrouted;       REAL time: 2 mins 2 secs 



Phase 4: 6581 unrouted; (392486)      REAL time: 2 mins 3 secs 



Phase 5: 7275 unrouted; (89236)      REAL time: 2 mins 10 secs 



Phase 6: 7344 unrouted; (78943)      REAL time: 2 mins 14 secs 



Phase 7: 7142 unrouted; (73448)      REAL time: 3 mins 2 secs 



Phase 8: 7142 unrouted; (73448)      REAL time: 3 mins 29 secs 



Phase 9: 0 unrouted; (95449)      REAL time: 3 mins 45 secs 



Phase 10: 0 unrouted; (95449)      REAL time: 3 mins 51 secs 



Updating file: system.ncd with current fully routed design.



Phase 11: 0 unrouted; (95449)      REAL time: 7 mins 3 secs 



Phase 12: 0 unrouted; (93622)      REAL time: 7 mins 21 secs 



Phase 13: 0 unrouted; (91689)      REAL time: 7 mins 54 secs 



Phase 14: 0 unrouted; (91689)      REAL time: 8 mins 58 secs 



Phase 15: 0 unrouted; (91689)      REAL time: 9 mins 3 secs 

WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:opb_OPB_select may have excessive skew because 
      0 CLK pins and 41 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 9 mins 3 secs 
Total CPU time to Router completion: 9 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 2939 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7S| No   |   92 |  0.243     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   61 |  0.120     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|     CS_OPB_CONT0<0> |     BUFGMUX6S| No   |  124 |  0.194     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.173     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|      opb_OPB_select |         Local|      |   63 |  0.140     |  2.800      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.176     |  2.455      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/icon_i |              |      |      |            |             |
|     nst/iupdate_out |         Local|      |    1 |  0.000     |  1.550      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.793     |  4.547      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 91689

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/X

plorer.htm for details.



   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |    -3.117ns|    13.117ns|      49|       91689
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.230ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.178ns|     9.288ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     2.555ns|    29.780ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.467ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     5.612ns|     4.388ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.386ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.517ns|     1.483ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.565ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.318ns|     4.682ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.456ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.838ns|     6.337ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.541ns|     N/A|           0
------------------------------------------------------------------------------------------------------




1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 mins 10 secs 
Total CPU time to PAR completion: 9 mins 8 secs 

Peak Memory Usage:  399 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 49 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 49  Score: 91689

Constraints cover 9220534 paths, 0 nets, and 29523 connections

Design statistics:
   Minimum period:  29.780ns (Maximum frequency:  33.580MHz)


Analysis completed Wed Dec 07 12:57:02 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 


xflow done!


*********************************************
Running Bitgen..


*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Dec 07 12:57:09 2011

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net opb_OPB_select is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.


WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 27 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:529: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:544: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:460: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68714	   5572	  16996	  91282	  16492	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 12:59:46 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file




SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: 

warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:507: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:522: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:439: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68422	   5572	  17000	  90994	  16372	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0.
 LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 13:01:05 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit


rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Dec 07 13:01:11 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn
Component Name: icon_1
Device Family: Virtex2P
Control port count: 1
Enable BSCAN instance: true
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:97    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_icon_0_wrapper\icon_1.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************


Created elaborate directory
Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...



Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


Trying to terminate Process...



Done!

At Local date and time: Wed Dec 07 13:04:15 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
INFO: Chipscope core parameters not changed. Not regenerating core

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


IPNAME:opb2plb_bridge_0_wrapper INSTANCE:opb2plb_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 521 -
Running XST synthesis


IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running XST synthesis


IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_icon_0_wrapper.ngc ../chipscope_icon_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...


Executing edif2ngd -noa "icon_1.edn" "icon_1.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "icon_1.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_icon_0_wrapper\icon_1.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_opb_iba_0_wrapper.ngc ../chipscope_opb_iba_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba_0_wrapper.ngc" ...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba.ngc"...


Reading module "cs_coregen_chipscope_opb_iba_0.ngo" (
"cs_coregen_chipscope_opb_iba_0.ngo" unchanged since last run )...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_opb_iba_0_wrapper.ngc" ...

Writing NGCBUILD log file "../chipscope_opb_iba_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 394.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *


=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3058: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3066: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3074: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3082: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3282: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3514: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3746: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3786: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3794: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3802: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3810: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3818: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3826: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3834: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3850: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3858: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.
Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Reading core <../implementation/audio_dma_0_wrapper.ngc>.


Reading core <../implementation/opb2plb_bridge_0_wrapper.ngc>.


Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.


Reading core <../implementation/chipscope_opb_iba_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.


Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading core <audio_dma_0_wrapper> for timing and area information for instance <audio_dma_0>.


Loading core <opb2plb_bridge_0_wrapper> for timing and area information for instance <opb2plb_bridge_0>.


Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
Loading core <chipscope_opb_iba_0_wrapper> for timing and area information for instance <chipscope_opb_iba_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_

I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GE

N[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 7457
#      BUF                         : 2
#      GND                         : 34
#      INV                         : 147
#      LUT1                        : 284
#      LUT2                        : 580
#      LUT2_D                      : 23
#      LUT2_L                      : 9
#      LUT3                        : 1354
#      LUT3_D                      : 24
#      LUT3_L                      : 28
#      LUT4                        : 2524
#      LUT4_D                      : 65
#      LUT4_L                      : 98
#      MULT_AND                    : 60
#      MUXCY                       : 1009
#      MUXCY_D                     : 16
#      MUXCY_L                     : 157
#      MUXF5                       : 332
#      MUXF6                       : 87
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 32
#      XORCY                       : 585
# FlipFlops/Latches                : 5908
#      FD                          : 560
#      FD_1                        : 21
#      FDC                         : 111
#      FDCE                        : 379
#      FDCP                        : 1
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 1019
#      FDP                         : 115
#      FDPE                        : 249
#      FDR                         : 1501
#      FDR_1                       : 24
#      FDRE                        : 1471
#      FDRS                        : 102
#      FDRS_1                      : 1
#      FDRSE                       : 36
#      FDS                         : 191
#      FDS_1                       : 33
#      FDSE                        : 32
#      LDE                         : 32
#      OFDDRRSE                    : 1
# RAMS                             : 244
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S1_S36               : 3
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 355
#      SRL16                       : 216
#      SRL16_1                     : 1
#      SRL16E                      : 21
#      SRLC16E                     : 117
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 4
#      BSCAN_VIRTEX2               : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    5010  out of  13696    36%  
 Number of Slice Flip Flops:          5535  out of  27392    20%  
 Number of 4 input LUTs:              5839  out of  27392    21%  
    Number used as logic:             5136
    Number used as Shift registers:    355
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       70  out of    136    51%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 5446  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22)                                                                                                                        | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
opb/OPB_select(opb/opb/OPB_select_I/Y_0_or00001:O)                                                                                                                                    | NONE(*)(audio_dma_0/audio_dma_0/channel_data_17)                                                                                                                                               | 32    |


chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1                                                                                                             | BUFG                                                                                                                                                                                           | 233   |
chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out                                                                                                                               | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                    | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                           | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2)                                                                                                                                           | 167   |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/Gnd(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/GND:G)                                                                                                                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_tq1/g_tw/19/u_tqf)                                                                                         | 82    |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU234)                           | 240   |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<20>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/0/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_srl16/u_gandx_srl16/i_yes_ireg/f_tw/0/u_ireg)| 34    |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                                                    | 4     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 4     |


rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                                                   | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                                                        | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                                           | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/ireset_6(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst:Q)                                                                                                                                       | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg)                                          | 3     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<21>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/1/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_varx/u_match/i_srl16/u_var_srl16/i_yes_ireg/f_tw/5/u_ireg)   | 64    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_clear:O)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0)                                                                          | 4     |


chipscope_icon_0/chipscope_icon_0/icon_inst/control0<22>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/2/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_srl16/u_gand_srl16/i_yes_ireg/f_tw/0/u_ireg)  | 32    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/icap_ext_trigout(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0:Q)                                                                                                                         | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig_out/u_trigout_fdre)                                                                      | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_clear:O)                                                                                                                   | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0)                                                                      | 4     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_clear:O)                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0)                                                                       | 4     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/actreset_pulse(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout:Q)                                                                                                             | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_rising)                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3)                                                                                                                               | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG)                                 | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG)                                      | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)                           | 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                                                    | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_13)                                                                                                                                                         | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/u_cmd/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/u_sel_n:O)                                                                                                                                                                                                                                       | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/g_target/14/i_ne0/u_target)                                                                                                                          | 10    |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/iarm(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd:Q)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<13>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/9/u_lce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_isel_n:O)                                                                                                                                                                                                                                                  | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                                               | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 18.151ns (Maximum Frequency: 55.095MHz)
   Minimum input arrival time before clock: 12.614ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 18.151ns (frequency: 55.095MHz)
  Total number of paths / destination ports: 9359853 / 13020
-------------------------------------------------------------------------
Delay:               18.151ns (Levels of Logic = 39)
  Source:            audio_dma_0/audio_dma_0/master/current_state_FFd3 (FF)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: audio_dma_0/audio_dma_0/master/current_state_FFd3 to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             75   0.370   0.868  audio_dma_0/master/current_state_FFd3 (audio_dma_0/master/current_state_FFd3)
     LUT3:I0->O            1   0.275   0.430  audio_dma_0/master/master_address<4>1 (M_ABus<4>)
     end scope: 'audio_dma_0'
     begin scope: 'opb'
     LUT2:I1->O           16   0.275   0.766  opb/OPB_ABus_I/Y_4_or00001 (OPB_ABus<4>)
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275

   0.370  lab3_slave_0/interrupts_acknowledged_cmp_eq000011_SW0 (N71)
     LUT4:I3->O            2   0.275   0.416  lab3_slave_0/interrupts_acknowledged_cmp_eq000011 (lab3_slave_0/N181)
     LUT4:I3->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<5> (N7)
     MUXCY:S->O            6   0.713   0.543  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/output_and0000)
     LUT4:I1->O           28   0.275   0.704  lab3_slave_0/Sl_DBus<31>41 (lab3_slave_0/N201)
     LUT4:I3->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.792  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2323)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2009)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)


     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     18.151ns (8.006ns logic, 10.144ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334

   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb/OPB_select'
  Clock period: 1.742ns (frequency: 573.937MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.742ns (Levels of Logic = 1)
  Source:            audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Destination:       audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Source Clock:      opb/OPB_select falling
  Destination Clock: opb/OPB_select falling

  Data Path: audio_dma_0/audio_dma_0/channel_data_31 to audio_dma_0/audio_dma_0/channel_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             17   0.536   0.723  audio_dma_0/channel_data_31 (audio_dma_0/channel_data<31>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<0>1 (audio_dma_0/channel_data_mux0003<0>)
     LDE:D                     0.208          audio_dma_0/channel_data_31
    ----------------------------------------
    Total                      1.742ns (1.019ns logic, 0.723ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Clock period: 4.946ns (frequency: 202.190MHz)
  Total number of paths / destination ports: 3839 / 543


-------------------------------------------------------------------------
Delay:               4.946ns (Levels of Logic = 8)
  Source:            chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (FF)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.370   0.736  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (i_no_d/u_ila/u_stat/istat_cnt_8)
     LUT4:I1->O            1   0.275   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/f_sstat/12/i_stat/u_stat (i_no_d/u_ila/u_stat/istat_51)
     LUT3:I0->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fj/12/u_lut3 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t1_19)
     MUXF5:I0->O           1   0.303   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fk/12/u_muxf5 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t2_3)
     MUXF6:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fl/4/u_muxf6 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t3_3)
     MUXF7:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fm/0/i_pt1/u_muxf7 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t4_3)
     MUXF8:I0->O           1   0.288   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fn/0/i_pt1/u_muxf8 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t5_1)
     LUT3:I0->O            1   0.275   0.430  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/i_pt1/u_lut3 (i_no_d/u_ila/u_stat/tdo_mux_in_0)
     LUT3:I1->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_mux/no_lut6/i1/u_lut3 (i_no_d/u_ila/u_stat/tdo_next)
     FDE:D                     0.208          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
    ----------------------------------------
    Total                      4.946ns (2.845ns logic, 2.101ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out'
  Clock period: 1.581ns (frequency: 632.331MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.397  icon_1/u_icon/u_idata_cmd (u_icon/idata_cmd)


     INV:I->O              1   0.275   0.331  icon_1/u_icon/u_idata_cmd_n (u_icon/idata_cmd_n)
     FDC:D                     0.208          icon_1/u_icon/u_idata_cmd
    ----------------------------------------
    Total                      1.581ns (0.853ns logic, 0.728ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 13709 / 324
-------------------------------------------------------------------------
Offset:              12.614ns (Levels of Logic = 32)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.792  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2323)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2009)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)


     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)
     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     12.614ns (6.151ns logic, 6.463ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================


Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb/OPB_select'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              6.591ns (Levels of Logic = 12)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/channel_data_0 (LATCH)
  Destination Clock: opb/OPB_select falling

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/channel_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.369  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.712  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<31>1 (audio_dma_0/channel_data_mux0003<31>)
     LDE:D                     0.208          audio_dma_0/channel_data_0
    ----------------------------------------
    Total                      6.591ns (3.314ns logic, 3.277ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 294 / 270
-------------------------------------------------------------------------
Offset:              4.391ns (Levels of Logic = 7)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT (PAD)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX2:SHIFT    3   0.000   0.495  icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs (ishift_out)
     LUT2:I1->O           32   0.275   0.807  icon_1/u_icon/u_ctrl_out/u_data_valid (u_icon/u_ctrl_out/idata_valid)
     LUT4:I0->O           15   0.275   0.641  icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/10/u_lce (control0<14>)
     end scope: 'chipscope_icon_0/icon_inst'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'i_cs_coregen_chipscope_opb_iba_0'
     LUT3:I2->O            3   0.275   0.533  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/i2/u_lut (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/lowaddr_rst)
     LUT2:I0->O           14   0.275   0.552  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/u_highaddr_ce (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/highaddr_ce)
     FDRE:CE                   0.263          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
    ----------------------------------------
    Total                      4.391ns (1.363ns logic, 3.028ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 422 / 153
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N22)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)


    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1 (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.370   0.000  icon_1/u_icon/u_tdo_reg (u_icon/itdo)
    BSCAN_VIRTEX2:TDO1         0.000          icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 58.13 / 58.21 s | Elapsed : 58.00 / 58.00 s
 
--> 

Total memory usage is 249260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   45 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/fpga.fl
w 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/xflow.
opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system.
ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/jtagpp
c_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/reset_
block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb2op
b_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/rs232_
uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysace
_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/leds_4
bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dipsws
_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/pushbu
ttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysclk
_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/clk90_
inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_cl
k90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_0_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_1_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/vga_fr
amebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcr_v2
9_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2dc
r_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/lab3_s
lave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
dma_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2pl
b_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_5

7_pin'. NET is 'exp_io_57_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_6

6_pin'. NET is 'exp_io_66_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
WARNING:XdmHelpers:793 - The TNM "D_CLK" drives the CLKIN pin of DCM
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". This TNM cannot be
   traced through the DCM because it is not used exclusively by one PERIOD
   specification. This TNM is used in the following user groups and/or
   specifications:
   <none>
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx6

4_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unc

onnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[0].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[1].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[0].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[1].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[2].RDWDADDR_R
   EG_I' has unconnected out

put pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[3].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDBTERM_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDREQ_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[0].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[1].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[0].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[1].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[0].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[1].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[2].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[3].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[4].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[5].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[6].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[7].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[8].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[9].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[10].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[11].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[12].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[13].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[14].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[15].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[16].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[17].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[18].PLB_D
   ATA_DLY_REG_I' has unconnecte

d output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[19].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[20].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[21].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[22].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[23].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[24].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[25].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[26].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[27].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[28].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[29].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[30].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[31].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[32].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[33].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[34].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[35].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[36].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[37].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[38].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[39].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[40].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[41].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[42].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[43].PLB_D
   ATA_DLY_REG_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[44].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[45].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[46].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[47].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[48].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[49].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[50].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[51].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[52].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[53].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[54].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[55].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[56].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[57].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[58].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[59].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[60].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[61].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[62].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[63].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/START_DLY_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/GOOD_CL_START_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SELECT_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQADDR_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[0].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[1].ABUS_REG_BIT_I
   ' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[2].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[3].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[4].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[5].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[6].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[7].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[8].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[9].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[10].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[11].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[12].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[13].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[14].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[15].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[16].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[17].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[18].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[19].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[20].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[21].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[22].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[23].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[24].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[25].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[26].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[27].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[28].ABUS_REG_BIT_
   I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[30].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[31].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_PRECHNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[0].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[1].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[2].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[3].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/XFER_ACK_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BRSTBL_RNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQ_RD_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[0].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[1].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[2].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[3].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[4].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[5].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[6].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[7].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [4].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [5].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [6].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [7].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [8].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [9].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [10].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
 

  [11].DCR_DBUS_REG_BIT_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [12].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [13].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [14].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [15].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [16].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [17].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [18].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [19].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [20].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [21].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [22].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [23].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [24].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [25].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [26].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [27].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [28].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [29].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [30].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [31].DCR_DBUS_REG_BIT_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 381

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Total Number Slice Registers:     4,921 out of  27,392   17%
    Number used as Flip Flops:                 4,889
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,094 out of  27,392   14%
Logic Distribution:
  Number of occupied Slices:        4,540 out of  13,696   33%
  Number of Slices containing only related logic:   4,540 out of   4,540  100%
  Number of Slices containing unrelated logic:          0 out of   4,540    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,158 out of  27,392   18%
  Number used as logic:             4,094
  Number used as a route-thru:        364
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     354

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       3 out of       8   37%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           14
Total equivalent gate count for design:  4,749,021
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  275 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   22 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".




Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        8 out of 16     50%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       4540 out of 13696  33%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9aa02b) REAL time: 19 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 19 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 19 secs 

Phase 4.2


......
....

...................
Phase 4.2 (Checksum:990a0f) REAL time: 23 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 23 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 23 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 23 secs 

Phase 8.8
...............

...................


.....

..


........

.......

..........


.......


.....

..


....


Phase 8.8 (Checksum:10475b8) REAL time: 57 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 58 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 36 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 36 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 40 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 40 secs 



REAL time consumed by placer: 1 mins 44 secs 
CPU  time consumed by placer: 1 mins 43 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU time to Placer completion: 1 mins 44 secs 

Starting Router



Phase 1: 35091 unrouted;       REAL time: 1 mins 54 secs 



Phase 2: 28667 unrouted;       REAL time: 1 mins 57 secs 



Phase 3: 6310 unrouted;       REAL time: 2 mins 6 secs 



Phase 4: 6310 unrouted; (375081)      REAL time: 2 mins 7 secs 



Phase 5: 7159 unrouted; (90034)      REAL time: 2 mins 16 secs 



Phase 6: 7189 unrouted; (88872)      REAL time: 2 mins 17 secs 



Phase 7: 7189 unrouted; (88872)      REAL time: 3 mins 29 secs 



Phase 8: 0 unrouted; (103319)      REAL time: 3 mins 52 secs 



Phase 9: 0 unrouted; (103319)      REAL time: 3 mins 58 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (103319)      REAL time: 7 mins 39 secs 



Phase 11: 0 unrouted; (103319)      REAL time: 7 mins 45 secs 

WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:opb_OPB_select may have excessive skew because 
      0 CLK pins and 46 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 7 mins 45 secs 
Total CPU time to Router completion: 7 mins 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 2939 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7S| No   |   92 |  0.254     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   61 |  0.114     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|     CS_OPB_CONT0<0> |     BUFGMUX6S| No   |  124 |  0.211     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.166     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|      opb_OPB_select |         Local|      |   63 |  0.144     |  2.702      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.057     |  2.331      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/icon_i |              |      |      |            |             |
|     nst/iupdate_out |         Local|      |    1 |  0.000     |  1.110      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.793     |  4.547      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 103319

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/

Xplorer.htm for details.



   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |    -3.404ns|    13.404ns|      64|      103319
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.235ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.315ns|     8.740ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     1.073ns|    35.708ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.553ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     4.924ns|     5.076ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.448ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.661ns|     1.339ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.765ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.871ns|     4.129ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.342ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.302ns|     8.089ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.555ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.735ns|     N/A|           0
------------------------------------------------------------------------------------------------------




1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 mins 52 secs 
Total CPU time to PAR completion: 7 mins 48 secs 

Peak Memory Usage:  399 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 64 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 64  Score: 103319

Constraints cover 9266539 paths, 0 nets, and 29524 connections

Design statistics:
   Minimum period:  35.708ns (Maximum frequency:  28.005MHz)


Analysis completed Wed Dec 07 13:21:12 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 






xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Dec 07 13:21:18 2011

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net opb_OPB_select is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.


WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 27 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 13:29:18 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 13:37:43 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 13:39:34 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log


rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Dec 07 13:39:46 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn
Component Name: icon_1
Device Family: Virtex2P
Control port count: 1
Enable BSCAN instance: true
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:97    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_icon_0_wrapper\icon_1.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.



Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


ERROR:HDLParsers:804 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/audio_dma/hdl/vhdl/audio_dma.vhd" Line 265. Size of concat operation is different than size of the target.
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\synthesis\audio_dma
   _0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Wed Dec 07 13:47:40 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..


****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
INFO: Chipscope core parameters not changed. Not regenerating core

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


IPNAME:opb2plb_bridge_0_wrapper INSTANCE:opb2plb_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 521 -
Running XST synthesis


IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running XST synthesis


IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_icon_0_wrapper.ngc ../chipscope_icon_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...


Executing edif2ngd -noa "icon_1.edn" "icon_1.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "icon_1.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_icon_0_wrapper\icon_1.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...



Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_opb_iba_0_wrapper.ngc ../chipscope_opb_iba_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba_0_wrapper.ngc" ...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba.ngc"...


Reading module "cs_coregen_chipscope_opb_iba_0.ngo" (
"cs_coregen_chipscope_opb_iba_0.ngo" unchanged since last run )...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_opb_iba_0_wrapper.ngc" ...



Writing NGCBUILD log file "../chipscope_opb_iba_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 406.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3058: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3066: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3074: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3082: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3282: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3514: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3746: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3786: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3794: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3802: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3810: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3818: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3826: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3834: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3850: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3858: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.
Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.


Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Reading core <../implementation/audio_dma_0_wrapper.ngc>.


Reading core <../implementation/opb2plb_bridge_0_wrapper.ngc>.


Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.


Reading core <../implementation/chipscope_opb_iba_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.


Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading core <audio_dma_0_wrapper> for timing and area information for instance <audio_dma_0>.


Loading core <opb2plb_bridge_0_wrapper> for timing and area information for instance <opb2plb_bridge_0>.


Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
Loading core <chipscope_opb_iba_0_wrapper> for timing and area information for instance <chipscope_opb_iba_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================



=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 


INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 


INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 7460
#      BUF                         : 2
#      GND                         : 34
#      INV                         : 147
#      LUT1                        : 284
#      LUT2                        : 581
#      LUT2_D                      : 23
#      LUT2_L                      : 9
#      LUT3                        : 1356
#      LUT3_D                      : 24
#      LUT3_L                      : 28
#      LUT4                        : 2523
#      LUT4_D                      : 65
#      LUT4_L                      : 98
#      MULT_AND                    : 60
#      MUXCY                       : 1009
#      MUXCY_D                     : 16
#      MUXCY_L                     : 157
#      MUXF5                       : 333
#      MUXF6                       : 87
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 32
#      XORCY                       : 585
# FlipFlops/Latches                : 5908
#      FD                          : 560
#      FD_1                        : 21
#      FDC                         : 111
#      FDCE                        : 379
#      FDCP                        : 1
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 1019
#      FDP                         : 115
#      FDPE                        : 249
#      FDR                         : 1501
#      FDR_1                       : 24
#      FDRE                        : 1471
#      FDRS                        : 102
#      FDRS_1                      : 1
#      FDRSE                       : 36
#      FDS                         : 191
#      FDS_1                       : 33
#      FDSE                        : 32
#      LDE                         : 32
#      OFDDRRSE                    : 1
# RAMS                             : 244
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S1_S36               : 3
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 355
#      SRL16                       : 216
#      SRL16_1                     : 1
#      SRL16E                      : 21
#      SRLC16E                     : 117
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 4
#      BSCAN_VIRTEX2               : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    5012  out of  13696    36%  
 Number of Slice Flip Flops:          5535  out of  27392    20%  
 Number of 4 input LUTs:              5841  out of  27392    21%  
    Number used as logic:             5138
    Number used as Shift registers:    355
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       70  out of    136    51%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 5446  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22)                                                                                                                        | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
opb/OPB_select(opb/opb/OPB_select_I/Y_0_or00001:O)                                                                                                                                    | NONE(*)(audio_dma_0/audio_dma_0/channel_data_30)                                                                                                                                               | 32    |


chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1                                                                                                             | BUFG                                                                                                                                                                                           | 233   |
chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out                                                                                                                               | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                    | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                           | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2)                                                                                                                                           | 167   |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/Gnd(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/GND:G)                                                                                                                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_tq1/g_tw/15/u_tqf)                                                                                         | 82    |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU234)                           | 240   |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                                                    | 4     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 4     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |


plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                                                   | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                                                        | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                                           | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<21>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/1/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_varx/u_match/i_srl16/u_var_srl16/i_yes_ireg/f_tw/1/u_ireg)   | 64    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/icap_ext_trigout(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0:Q)                                                                                                                         | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig_out/u_trigout_fdre)                                                                      | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_clear:O)                                                                                                                   | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0)                                                                      | 4     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_clear:O)                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0)                                                                       | 4     |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/ireset_6(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst:Q)                                                                                                                                       | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg)                                          | 3     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_clear:O)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0)                                                                          | 4     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<22>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/2/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_srl16/u_gand_srl16/i_yes_ireg/f_tw/0/u_ireg)  | 32    |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<20>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/0/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_srl16/u_gandx_srl16/i_yes_ireg/f_tw/0/u_ireg)| 34    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/actreset_pulse(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout:Q)                                                                                                             | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_rising)                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3)                                                                                                                               | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG)                                 | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG)                                      | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)                           | 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                                                    | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_13)                                                                                                                                                         | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/u_cmd/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/u_sel_n:O)                                                                                                                                                                                                                                       | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/g_target/11/i_ne0/u_target)                                                                                                                          | 10    |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/iarm(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd:Q)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<13>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/9/u_lce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_isel_n:O)                                                                                                                                                                                                                                                  | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                                               | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 18.151ns (Maximum Frequency: 55.095MHz)
   Minimum input arrival time before clock: 12.614ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 18.151ns (frequency: 55.095MHz)
  Total number of paths / destination ports: 9369868 / 13020
-------------------------------------------------------------------------
Delay:               18.151ns (Levels of Logic = 39)
  Source:            audio_dma_0/audio_dma_0/master/current_state_FFd3 (FF)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: audio_dma_0/audio_dma_0/master/current_state_FFd3 to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             75   0.370   0.868  audio_dma_0/master/current_state_FFd3 (audio_dma_0/master/current_state_FFd3)
     LUT3:I0->O            1   0.275   0.430  audio_dma_0/master/master_address<4>1 (M_ABus<4>)
     end scope: 'audio_dma_0'
     begin scope: 'opb'
     LUT2:I1->O           16   0.275   0.766  opb/OPB_ABus_I/Y_4_or00001 (OPB_ABus<4>)
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275

   0.370  lab3_slave_0/interrupts_acknowledged_cmp_eq000011_SW0 (N71)
     LUT4:I3->O            2   0.275   0.416  lab3_slave_0/interrupts_acknowledged_cmp_eq000011 (lab3_slave_0/N181)
     LUT4:I3->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<5> (N7)
     MUXCY:S->O            6   0.713   0.543  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/output_and0000)
     LUT4:I1->O           28   0.275   0.704  lab3_slave_0/Sl_DBus<31>41 (lab3_slave_0/N201)
     LUT4:I3->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.792  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2338)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2024)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)


     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     18.151ns (8.006ns logic, 10.144ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334

   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb/OPB_select'
  Clock period: 1.742ns (frequency: 573.937MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.742ns (Levels of Logic = 1)
  Source:            audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Destination:       audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Source Clock:      opb/OPB_select falling
  Destination Clock: opb/OPB_select falling

  Data Path: audio_dma_0/audio_dma_0/channel_data_31 to audio_dma_0/audio_dma_0/channel_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             17   0.536   0.723  audio_dma_0/channel_data_31 (audio_dma_0/channel_data<31>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<0>1 (audio_dma_0/channel_data_mux0003<0>)
     LDE:D                     0.208          audio_dma_0/channel_data_31
    ----------------------------------------
    Total                      1.742ns (1.019ns logic, 0.723ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Clock period: 4.946ns (frequency: 202.190MHz)
  Total number of paths / destination ports: 3839 / 543


-------------------------------------------------------------------------
Delay:               4.946ns (Levels of Logic = 8)
  Source:            chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (FF)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.370   0.736  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (i_no_d/u_ila/u_stat/istat_cnt_8)
     LUT4:I1->O            1   0.275   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/f_sstat/12/i_stat/u_stat (i_no_d/u_ila/u_stat/istat_51)
     LUT3:I0->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fj/12/u_lut3 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t1_19)
     MUXF5:I0->O           1   0.303   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fk/12/u_muxf5 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t2_3)
     MUXF6:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fl/4/u_muxf6 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t3_3)
     MUXF7:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fm/0/i_pt1/u_muxf7 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t4_3)
     MUXF8:I0->O           1   0.288   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fn/0/i_pt1/u_muxf8 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t5_1)
     LUT3:I0->O            1   0.275   0.430  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/i_pt1/u_lut3 (i_no_d/u_ila/u_stat/tdo_mux_in_0)
     LUT3:I1->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_mux/no_lut6/i1/u_lut3 (i_no_d/u_ila/u_stat/tdo_next)
     FDE:D                     0.208          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
    ----------------------------------------
    Total                      4.946ns (2.845ns logic, 2.101ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out'
  Clock period: 1.581ns (frequency: 632.331MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.397  icon_1/u_icon/u_idata_cmd (u_icon/idata_cmd)


     INV:I->O              1   0.275   0.331  icon_1/u_icon/u_idata_cmd_n (u_icon/idata_cmd_n)
     FDC:D                     0.208          icon_1/u_icon/u_idata_cmd
    ----------------------------------------
    Total                      1.581ns (0.853ns logic, 0.728ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 13709 / 324
-------------------------------------------------------------------------
Offset:              12.614ns (Levels of Logic = 32)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.792  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2338)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2024)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)


     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)
     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     12.614ns (6.151ns logic, 6.463ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================


Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb/OPB_select'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              6.591ns (Levels of Logic = 12)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/channel_data_0 (LATCH)
  Destination Clock: opb/OPB_select falling

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/channel_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.369  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.712  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<31>1 (audio_dma_0/channel_data_mux0003<31>)
     LDE:D                     0.208          audio_dma_0/channel_data_0
    ----------------------------------------
    Total                      6.591ns (3.314ns logic, 3.277ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 294 / 270
-------------------------------------------------------------------------
Offset:              4.391ns (Levels of Logic = 7)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT (PAD)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX2:SHIFT    3   0.000   0.495  icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs (ishift_out)
     LUT2:I1->O           32   0.275   0.807  icon_1/u_icon/u_ctrl_out/u_data_valid (u_icon/u_ctrl_out/idata_valid)
     LUT4:I0->O           15   0.275   0.641  icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/10/u_lce (control0<14>)
     end scope: 'chipscope_icon_0/icon_inst'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'i_cs_coregen_chipscope_opb_iba_0'
     LUT3:I2->O            3   0.275   0.533  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/i2/u_lut (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/lowaddr_rst)
     LUT2:I0->O           14   0.275   0.552  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/u_highaddr_ce (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/highaddr_ce)
     FDRE:CE                   0.263          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
    ----------------------------------------
    Total                      4.391ns (1.363ns logic, 3.028ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 422 / 153
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N22)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)


    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1 (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.370   0.000  icon_1/u_icon/u_tdo_reg (u_icon/itdo)
    BSCAN_VIRTEX2:TDO1         0.000          icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 59.58 / 59.66 s | Elapsed : 59.00 / 59.00 s
 
--> 

Total memory usage is 249260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   45 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/fpga.fl
w 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/xflow.
opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system.
ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/jtagpp
c_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/reset_
block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb2op
b_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/rs232_
uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysace
_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/leds_4
bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dipsws
_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/pushbu
ttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysclk
_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/clk90_
inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_cl
k90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_0_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_1_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/vga_fr
amebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcr_v2
9_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2dc
r_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/lab3_s
lave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
dma_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2pl
b_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_5

7_pin'. NET is 'exp_io_57_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_6

6_pin'. NET is 'exp_io_66_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
WARNING:XdmHelpers:793 - The TNM "D_CLK" drives the CLKIN pin of DCM
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". This TNM cannot be
   traced through the DCM because it is not used exclusively by one PERIOD
   specification. This TNM is used in the following user groups and/or
   specifications:
   <none>
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx6

4_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unc

onnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[0].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[1].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[0].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[1].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[2].RDWDADDR_R
   EG_I' has unconnected out

put pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[3].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDBTERM_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDREQ_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[0].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[1].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[0].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[1].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[0].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[1].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[2].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[3].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[4].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[5].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[6].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[7].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[8].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[9].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[10].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[11].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[12].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[13].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[14].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[15].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[16].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[17].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[18].PLB_D
   ATA_DLY_REG_I' has unconnecte

d output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[19].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[20].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[21].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[22].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[23].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[24].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[25].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[26].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[27].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[28].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[29].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[30].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[31].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[32].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[33].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[34].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[35].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[36].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[37].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[38].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[39].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[40].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[41].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[42].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[43].PLB_D
   ATA_DLY_REG_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[44].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[45].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[46].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[47].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[48].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[49].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[50].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[51].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[52].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[53].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[54].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[55].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[56].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[57].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[58].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[59].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[60].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[61].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[62].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[63].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/START_DLY_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/GOOD_CL_START_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SELECT_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQADDR_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[0].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[1].ABUS_REG_BIT_I
   ' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[2].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[3].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[4].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[5].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[6].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[7].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[8].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[9].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[10].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[11].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[12].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[13].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[14].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[15].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[16].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[17].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[18].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[19].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[20].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[21].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[22].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[23].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[24].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[25].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[26].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[27].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[28].ABUS_REG_BIT_
   I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[30].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[31].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_PRECHNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[0].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[1].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[2].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[3].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/XFER_ACK_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BRSTBL_RNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQ_RD_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[0].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[1].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[2].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[3].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[4].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[5].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[6].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[7].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [4].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [5].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [6].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [7].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [8].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [9].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [10].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
 

  [11].DCR_DBUS_REG_BIT_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [12].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [13].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [14].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [15].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [16].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [17].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [18].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [19].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [20].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [21].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [22].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [23].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [24].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [25].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [26].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [27].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [28].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [29].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [30].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [31].DCR_DBUS_REG_BIT_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 381

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...


Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Total Number Slice Registers:     4,921 out of  27,392   17%
    Number used as Flip Flops:                 4,889
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,096 out of  27,392   14%
Logic Distribution:
  Number of occupied Slices:        4,541 out of  13,696   33%
  Number of Slices containing only related logic:   4,541 out of   4,541  100%
  Number of Slices containing unrelated logic:          0 out of   4,541    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,160 out of  27,392   18%
  Number used as logic:             4,096
  Number used as a route-thru:        364
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     354

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       3 out of       8   37%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           14
Total equivalent gate count for design:  4,749,036
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  275 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   22 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        8 out of 16     50%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       4541 out of 13696  33%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9aa04a) REAL time: 18 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 18 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.2


......
.......................


Phase 4.2 (Checksum:990a0f) REAL time: 22 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 22 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 22 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 22 secs 

Phase 8.8
......

.........................


...

...


.......

..............


...

......


.......


......


Phase 8.8 (Checksum:f9d518) REAL time: 53 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 53 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 33 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 36 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 36 secs 



REAL time consumed by placer: 1 mins 40 secs 
CPU  time consumed by placer: 1 mins 40 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 1 mins 42 secs 
Total CPU time to Placer completion: 1 mins 42 secs 

Starting Router



Phase 1: 35096 unrouted;       REAL time: 1 mins 51 secs 



Phase 2: 28769 unrouted;       REAL time: 1 mins 54 secs 



Phase 3: 6536 unrouted;       REAL time: 2 mins 2 secs 



Phase 4: 6536 unrouted; (358085)      REAL time: 2 mins 3 secs 



Phase 5: 7242 unrouted; (75946)      REAL time: 2 mins 8 secs 



Phase 6: 7282 unrouted; (71930)      REAL time: 2 mins 11 secs 



Phase 7: 7346 unrouted; (70696)      REAL time: 3 mins 16 secs 



Phase 8: 7346 unrouted; (70696)      REAL time: 3 mins 33 secs 



Phase 9: 0 unrouted; (107615)      REAL time: 3 mins 49 secs 



Phase 10: 0 unrouted; (107615)      REAL time: 3 mins 55 secs 



Updating file: system.ncd with current fully routed design.



Phase 11: 0 unrouted; (107615)      REAL time: 7 mins 19 secs 



Phase 12: 0 unrouted; (107523)      REAL time: 7 mins 26 secs 

WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:opb_OPB_select may have excessive skew because 
      0 CLK pins and 41 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 7 mins 26 secs 
Total CPU time to Router completion: 7 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 2939 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   61 |  0.122     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7S| No   |   92 |  0.250     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|     CS_OPB_CONT0<0> |     BUFGMUX6S| No   |  124 |  0.207     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.169     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|      opb_OPB_select |         Local|      |   63 |  0.144     |  2.410      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.342     |  1.172      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.199     |  2.470      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/icon_i |              |      |      |            |             |
|     nst/iupdate_out |         Local|      |    1 |  0.000     |  0.872      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.793     |  4.547      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 107523

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |    -3.306ns|    13.306ns|      64|      107523
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.235ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.433ns|     8.268ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.446ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     3.825ns|    24.700ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.553ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     5.938ns|     4.062ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.490ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.462ns|     1.538ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.799ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.517ns|     1.483ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.440ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.654ns|     4.346ns|       0|           0


  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.336ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.772ns|     6.929ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.832ns|     N/A|           0
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 mins 32 secs 
Total CPU time to PAR completion: 7 mins 31 secs 

Peak Memory Usage:  397 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 64 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 64  Score: 107523

Constraints cover 9276559 paths, 0 nets, and 29529 connections

Design statistics:
   Minimum period:  24.700ns (Maximum frequency:  40.486MHz)


Analysis completed Wed Dec 07 14:04:31 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 




xflow done!


*********************************************
Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Dec 07 14:04:37 2011

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net opb_OPB_select is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.


WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 27 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68446	   5572	  17008	  91026	  16392	SpaceInvaders/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:06:47 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Dec 07 14:06:52 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448
   - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 11
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\opb_ac97_v2_
   00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 24 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32


INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 25 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 42 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 43 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 68 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 69 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_NUM_SLAVES value to 11

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

WARNING: opb2plb_bridge_0 parameter C_OPB_REG_INTFC = 0, but DCR interface is not set. The register is not accessable.


Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
4 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
2 master(s) : 11 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn
Component Name: icon_1
Device Family: Virtex2P
Control port count: 1
Enable BSCAN instance: true
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:97    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_icon_0_wrapper/\icon_1.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_icon_0_wrapper\icon_1.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1.03i
  Build   : 09103.7.81.1059


Reading arguments from file D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Copying (BBD-specified) netlist files.



Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 146 -
Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 163 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 169 -
Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 176 -
Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 192 -
Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 202 -
Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 210 -
Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 221 -
Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 236 -
Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 252 -
Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 265 -
Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 278 -
Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 334 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 344 -
Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 360 -
Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 369 -
Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 378 -
Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 387 -
Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 404 -
Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 423 -
Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 442 -
Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 448 -
Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 457 -
Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 472 -
Running XST synthesis


IPNAME:audio_dma_0_wrapper INSTANCE:audio_dma_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 513 -
Running XST synthesis


IPNAME:opb2plb_bridge_0_wrapper INSTANCE:opb2plb_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 521 -
Running XST synthesis


IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running XST synthesis


IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 293 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl
2_5_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 350 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 533 -
Running NGCBUILD

Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_icon_0_wrapper.ngc ../chipscope_icon_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...


Executing edif2ngd -noa "icon_1.edn" "icon_1.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "icon_1.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_icon_0_wrapper\icon_1.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_opb_iba_0_wrapper INSTANCE:chipscope_opb_iba_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\system.mhs line 539 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
chipscope_opb_iba_0_wrapper.ngc ../chipscope_opb_iba_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba_0_wrapper.ngc" ...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper/chipscope_opb_iba.ngc"...


Reading module "cs_coregen_chipscope_opb_iba_0.ngo" (
"cs_coregen_chipscope_opb_iba_0.ngo" unchanged since last run )...


Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\chipsc
ope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_opb_iba_0_wrapper.ngc" ...

Writing NGCBUILD log file "../chipscope_opb_iba_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 421.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3058: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3066: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3074: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3082: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3282: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3514: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3746: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3786: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3794: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3802: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3810: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3818: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3826: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3834: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3850: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd" line 3858: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.




=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.


Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.
Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.


Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Reading core <../implementation/audio_dma_0_wrapper.ngc>.


Reading core <../implementation/opb2plb_bridge_0_wrapper.ngc>.


Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.


Reading core <../implementation/chipscope_opb_iba_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.


Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.


Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading core <audio_dma_0_wrapper> for timing and area information for instance <audio_dma_0>.


Loading core <opb2plb_bridge_0_wrapper> for timing and area information for instance <opb2plb_bridge_0>.


Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
Loading core <chipscope_opb_iba_0_wrapper> for timing and area information for instance <chipscope_opb_iba_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_

I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb2opb/Read_inprog> in Unit <plb2opb> is equivalent to the following FF/Latch : <plb2opb/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GE

N[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_29> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_29_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_30> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_30_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/control_reg_31> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/control_reg_31_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/master/current_state_FFd3> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/master/current_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <audio_dma_0/current_state_FFd1> in Unit <audio_dma_0> is equivalent to the following FF/Latch : <audio_dma_0/current_state_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> in Unit <opb2plb_bridge_0> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 7464
#      BUF                         : 2
#      GND                         : 34
#      INV                         : 147
#      LUT1                        : 284
#      LUT2                        : 582
#      LUT2_D                      : 23
#      LUT2_L                      : 9
#      LUT3                        : 1357
#      LUT3_D                      : 24
#      LUT3_L                      : 28
#      LUT4                        : 2525
#      LUT4_D                      : 65
#      LUT4_L                      : 98
#      MULT_AND                    : 60
#      MUXCY                       : 1009
#      MUXCY_D                     : 16
#      MUXCY_L                     : 157
#      MUXF5                       : 333
#      MUXF6                       : 87
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 32
#      XORCY                       : 585
# FlipFlops/Latches                : 5908
#      FD                          : 559
#      FD_1                        : 21
#      FDC                         : 111
#      FDCE                        : 379
#      FDCP                        : 1
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 1019
#      FDP                         : 115
#      FDPE                        : 249
#      FDR                         : 1501
#      FDR_1                       : 24
#      FDRE                        : 1471
#      FDRS                        : 102
#      FDRS_1                      : 1
#      FDRSE                       : 36
#      FDS                         : 192
#      FDS_1                       : 33
#      FDSE                        : 32
#      LDE                         : 32
#      OFDDRRSE                    : 1
# RAMS                             : 244
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S1_S36               : 3
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 355
#      SRL16                       : 216
#      SRL16_1                     : 1
#      SRL16E                      : 21
#      SRLC16E                     : 117
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 4
#      BSCAN_VIRTEX2               : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    5012  out of  13696    36%  
 Number of Slice Flip Flops:          5535  out of  27392    20%  
 Number of 4 input LUTs:              5845  out of  27392    21%  
    Number used as logic:             5142
    Number used as Shift registers:    355
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       70  out of    136    51%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 5446  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22)                                                                                                                        | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
opb/OPB_select(opb/opb/OPB_select_I/Y_0_or00001:O)                                                                                                                                    | NONE(*)(audio_dma_0/audio_dma_0/channel_data_26)                                                                                                                                               | 32    |


chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1                                                                                                             | BUFG                                                                                                                                                                                           | 233   |
chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out                                                                                                                               | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                    | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                           | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2)                                                                                                                                           | 167   |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/Gnd(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/GND:G)                                                                                                                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_tq1/g_tw/11/u_tqf)                                                                                         | 82    |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU234)                           | 240   |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                                                    | 4     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                                                     | 4     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                                            | 1     |


plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                                                   | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                                                        | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                                           | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<21>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/1/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_varx/u_match/i_srl16/u_var_srl16/i_yes_ireg/f_tw/0/u_ireg)   | 64    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/icap_ext_trigout(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0:Q)                                                                                                                         | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig_out/u_trigout_fdre)                                                                      | 1     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_clear:O)                                                                                                                   | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0)                                                                      | 4     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_clear:O)                                                                                                                     | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0)                                                                       | 4     |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/ireset_6(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst:Q)                                                                                                                                       | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg)                                          | 3     |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/iclr(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_clear:O)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0)                                                                          | 4     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<22>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/2/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_srl16/u_gand_srl16/i_yes_ireg/f_tw/0/u_ireg)  | 32    |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<20>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/0/u_hce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_srl16/u_gandx_srl16/i_yes_ireg/f_tw/0/u_ireg)| 34    |
chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/actreset_pulse(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout:Q)                                                                                                             | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_rising)                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3)                                                                                                                               | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG)                                 | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG)                                      | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)                           | 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)                           | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                                                    | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_13)                                                                                                                                                         | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                                                         | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/u_cmd/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/u_sel_n:O)                                                                                                                                                                                                                                       | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_cmd/g_target/15/i_eq0/u_target)                                                                                                                          | 10    |


chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/iarm(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd:Q)                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/control0<13>(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/9/u_lce:O)                                                                                                                                                                                                                           | NONE(chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_dirty)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/isel_n(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_isel_n:O)                                                                                                                                                                                                                                                  | NONE(chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd)                                                                                                                                               | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 18.152ns (Maximum Frequency: 55.090MHz)
   Minimum input arrival time before clock: 12.614ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 18.152ns (frequency: 55.090MHz)
  Total number of paths / destination ports: 9369909 / 13021
-------------------------------------------------------------------------
Delay:               18.152ns (Levels of Logic = 39)
  Source:            audio_dma_0/audio_dma_0/master/current_state_FFd3 (FF)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: audio_dma_0/audio_dma_0/master/current_state_FFd3 to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             76   0.370   0.870  audio_dma_0/master/current_state_FFd3 (audio_dma_0/master/current_state_FFd3)
     LUT3:I0->O            1   0.275   0.430  audio_dma_0/master/master_address<4>1 (M_ABus<4>)
     end scope: 'audio_dma_0'
     begin scope: 'opb'
     LUT2:I1->O           16   0.275   0.766  opb/OPB_ABus_I/Y_4_or00001 (OPB_ABus<4>)
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275

   0.370  lab3_slave_0/interrupts_acknowledged_cmp_eq000011_SW0 (N71)
     LUT4:I3->O            2   0.275   0.416  lab3_slave_0/interrupts_acknowledged_cmp_eq000011 (lab3_slave_0/N181)
     LUT4:I3->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<5> (N7)
     MUXCY:S->O            6   0.713   0.543  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/output_and0000)
     LUT4:I1->O           28   0.275   0.704  lab3_slave_0/Sl_DBus<31>41 (lab3_slave_0/N201)
     LUT4:I3->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.792  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2360)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2045)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)


     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     18.152ns (8.006ns logic, 10.145ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334

   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb/OPB_select'
  Clock period: 1.742ns (frequency: 573.937MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.742ns (Levels of Logic = 1)
  Source:            audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Destination:       audio_dma_0/audio_dma_0/channel_data_31 (LATCH)
  Source Clock:      opb/OPB_select falling
  Destination Clock: opb/OPB_select falling

  Data Path: audio_dma_0/audio_dma_0/channel_data_31 to audio_dma_0/audio_dma_0/channel_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             17   0.536   0.723  audio_dma_0/channel_data_31 (audio_dma_0/channel_data<31>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<0>1 (audio_dma_0/channel_data_mux0003<0>)
     LDE:D                     0.208          audio_dma_0/channel_data_31
    ----------------------------------------
    Total                      1.742ns (1.019ns logic, 0.723ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Clock period: 4.946ns (frequency: 202.190MHz)
  Total number of paths / destination ports: 3839 / 543


-------------------------------------------------------------------------
Delay:               4.946ns (Levels of Logic = 8)
  Source:            chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (FF)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.370   0.736  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre (i_no_d/u_ila/u_stat/istat_cnt_8)
     LUT4:I1->O            1   0.275   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/f_sstat/12/i_stat/u_stat (i_no_d/u_ila/u_stat/istat_51)
     LUT3:I0->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fj/12/u_lut3 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t1_19)
     MUXF5:I0->O           1   0.303   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fk/12/u_muxf5 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t2_3)
     MUXF6:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fl/4/u_muxf6 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t3_3)
     MUXF7:I1->O           1   0.288   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fm/0/i_pt1/u_muxf7 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t4_3)
     MUXF8:I0->O           1   0.288   0.467  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/fn/0/i_pt1/u_muxf8 (i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/t5_1)
     LUT3:I0->O            1   0.275   0.430  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_smux/no_lut6/i6/i_pt1/u_lut3 (i_no_d/u_ila/u_stat/tdo_mux_in_0)
     LUT3:I1->O            1   0.275   0.000  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_mux/no_lut6/i1/u_lut3 (i_no_d/u_ila/u_stat/tdo_next)
     FDE:D                     0.208          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_stat/u_tdo
    ----------------------------------------
    Total                      4.946ns (2.845ns logic, 2.101ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out'
  Clock period: 1.581ns (frequency: 632.331MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/iupdate_out rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_idata_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.397  icon_1/u_icon/u_idata_cmd (u_icon/idata_cmd)


     INV:I->O              1   0.275   0.331  icon_1/u_icon/u_idata_cmd_n (u_icon/idata_cmd_n)
     FDC:D                     0.208          icon_1/u_icon/u_idata_cmd
    ----------------------------------------
    Total                      1.581ns (0.853ns logic, 0.728ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 13709 / 324
-------------------------------------------------------------------------
Offset:              12.614ns (Levels of Logic = 32)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/cur_index_1 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/cur_index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.792  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I1->O            3   0.275   0.435  audio_dma_0/next_index_or000079_SW0 (N2360)
     LUT4:I3->O           37   0.275   0.696  audio_dma_0/next_index_or000079_1 (audio_dma_0/next_index_or000079)
     LUT4:I2->O            1   0.275   0.350  audio_dma_0/next_index<27>_SW1 (N2045)
     LUT4:I2->O            1   0.275   0.467  audio_dma_0/next_index<27> (audio_dma_0/next_index<27>)
     LUT4:I0->O            1   0.275   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_lut<2> (audio_dma_0/N61)
     MUXCY:S->O            1   0.334   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<12>)


     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.415   0.429  audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15> (audio_dma_0/Mcompar_next_index_cmp_eq0000_cy<15>)
     LUT2_D:I1->O         59   0.275   0.728  audio_dma_0/next_index_and00001 (audio_dma_0/next_index_and0000)
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/cur_index_mux0000<1>1 (audio_dma_0/cur_index_mux0000<1>)
     FDE:D                     0.208          audio_dma_0/cur_index_1
    ----------------------------------------
    Total                     12.614ns (6.151ns logic, 6.463ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================


Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb/OPB_select'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              6.591ns (Levels of Logic = 12)
  Source:            exp_io_45_pin (PAD)
  Destination:       audio_dma_0/audio_dma_0/channel_data_0 (LATCH)
  Destination Clock: opb/OPB_select falling

  Data Path: exp_io_45_pin to audio_dma_0/audio_dma_0/channel_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.415  exp_io_45_pin_IBUF (exp_io_45_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I2->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<31>56_SW0 (N201)
     LUT3:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<31>84_SW0_F (N206)
     MUXF5:I0->O           1   0.303   0.467  lab3_slave_0/Sl_DBus<31>84_SW0 (N204)
     LUT4:I0->O            1   0.275   0.467  lab3_slave_0/Sl_DBus<31>84 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I0->O            1   0.275   0.369  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013_SW0 (N983)
     LUT4:I3->O            2   0.275   0.416  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000013 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map8)
     LUT4:I3->O           48   0.275   0.712  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_dma_0'
     LUT4:I2->O            1   0.275   0.000  audio_dma_0/channel_data_mux0003<31>1 (audio_dma_0/channel_data_mux0003<31>)
     LDE:D                     0.208          audio_dma_0/channel_data_0
    ----------------------------------------
    Total                      6.591ns (3.314ns logic, 3.277ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 294 / 270
-------------------------------------------------------------------------
Offset:              4.391ns (Levels of Logic = 7)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT (PAD)
  Destination:       chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:SHIFT to chipscope_opb_iba_0/chipscope_opb_iba_0/i_cs_coregen_chipscope_opb_iba_0/cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX2:SHIFT    3   0.000   0.495  icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs (ishift_out)
     LUT2:I1->O           32   0.275   0.807  icon_1/u_icon/u_ctrl_out/u_data_valid (u_icon/u_ctrl_out/idata_valid)
     LUT4:I0->O           15   0.275   0.641  icon_1/u_icon/u_ctrl_out/f_ncp/0/f_cmd/10/u_lce (control0<14>)
     end scope: 'chipscope_icon_0/icon_inst'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'chipscope_opb_iba_0'
     begin scope: 'i_cs_coregen_chipscope_opb_iba_0'
     LUT3:I2->O            3   0.275   0.533  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/i2/u_lut (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/lowaddr_rst)
     LUT2:I0->O           14   0.275   0.552  cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/i_ni_gt_1/u_highaddr_ce (i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/highaddr_ce)
     FDRE:CE                   0.263          cs_coregen_chipscope_opb_iba_0/i_no_d/u_ila/u_capstor/i_case1/i_no_tb/i_rt1/i_rdaddr/u_hc/g/13/u_fdre
    ----------------------------------------
    Total                      4.391ns (1.363ns logic, 3.028ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 422 / 153
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N22)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)


    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1 (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/icon_inst/u_icon/i_yes_bscan/u_bs/drck1 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/u_tdo_reg to chipscope_icon_0/chipscope_icon_0/icon_inst/icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.370   0.000  icon_1/u_icon/u_tdo_reg (u_icon/itdo)
    BSCAN_VIRTEX2:TDO1         0.000          icon_1/u_icon/i_yes_bscan/u_bs/i_v2/u_bs
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 57.89 / 57.97 s | Elapsed : 58.00 / 58.00 s
 
--> 

Total memory usage is 249196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   45 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation 



Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/fpga.fl
w 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/xflow.
opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system.
ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/system
.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ppc405
_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/jtagpp
c_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/reset_
block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_wr
apper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb2op
b_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/rs232_
uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysace
_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/leds_4
bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dipsws
_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/pushbu
ttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/plb_br
am_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb_in
tc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/sysclk
_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/clk90_
inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_cl
k90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_0_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcm_1_
wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/vga_fr
amebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/dcr_v2
9_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2dc
r_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/lab3_s
lave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/audio_
dma_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/opb2pl
b_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_icon_0_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/chipsc
ope_opb_iba_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_5

7_pin'. NET is 'exp_io_57_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_6

6_pin'. NET is 'exp_io_66_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
WARNING:XdmHelpers:793 - The TNM "D_CLK" drives the CLKIN pin of DCM
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". This TNM cannot be
   traced through the DCM because it is not used exclusively by one PERIOD
   specification. This TNM is used in the following user groups and/or
   specifications:
   <none>
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx6

4_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unc

onnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[0].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/SSIZE_REG_GEN[1].SSIZE_REG_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[0].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[1].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[2].RDWDADDR_R
   EG_I' has unconnected out

put pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDWDADDR_REG_GEN[3].RDWDADDR_R
   EG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/RDBTERM_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDREQ_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[0].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PENDPRI_REG_GEN[1].PENDPRI_REG
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[0].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/REQPRI_REG_GEN[1].REQPRI_REG_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[0].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[1].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[2].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[3].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[4].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[5].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[6].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[7].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[8].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[9].PLB_DA
   TA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[10].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[11].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[12].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[13].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[14].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[15].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[16].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[17].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[18].PLB_D
   ATA_DLY_REG_I' has unconnecte

d output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[19].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[20].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[21].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[22].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[23].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[24].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[25].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[26].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[27].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[28].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[29].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[30].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[31].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[32].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[33].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[34].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[35].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[36].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[37].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[38].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[39].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[40].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[41].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[42].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[43].PLB_D
   ATA_DLY_REG_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[44].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[45].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[46].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[47].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[48].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[49].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[50].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[51].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[52].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[53].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[54].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[55].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[56].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[57].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[58].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[59].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[60].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[61].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[62].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/PLB_DATA_DLY_REG_GEN[63].PLB_D
   ATA_DLY_REG_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/START_DLY_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/PLB_INTFC_I/GOOD_CL_START_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SELECT_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQADDR_REG_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[0].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[1].ABUS_REG_BIT_I
   ' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[2].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[3].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[4].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[5].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[6].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[7].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[8].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[9].ABUS_REG_BIT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[10].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[11].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[12].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[13].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[14].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[15].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[16].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[17].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[18].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[19].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[20].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[21].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[22].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[23].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[24].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[25].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[26].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[27].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[28].ABUS_REG_BIT_
   I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[30].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/ABUS_REG_GEN[31].ABUS_REG_BIT_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_PRECHNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[0].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[1].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[2].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BE_DLY_REG_GEN[3].BE_DLY_REG_B
   IT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/XFER_ACK_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/BRSTBL_RNG_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/OPB_INTFC_I/SEQ_RD_DLY_REG_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[0].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[1].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[2].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[3].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[4].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[5].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[6].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ABUS_REG_GEN[7].
   ABUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [4].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [5].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [6].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [7].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [8].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [9].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [10].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
 

  [11].DCR_DBUS_REG_BIT_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [12].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [13].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [14].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [15].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [16].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [17].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [18].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [19].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [20].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [21].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [22].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [23].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [24].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [25].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [26].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [27].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [28].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [29].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [30].DCR_DBUS_REG_BIT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2plb_bridge_0/opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DCR_DBUS_REG_GEN
   [31].DCR_DBUS_REG_BIT_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 381

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Total Number Slice Registers:     4,921 out of  27,392   17%
    Number used as Flip Flops:                 4,889
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,100 out of  27,392   14%
Logic Distribution:
  Number of occupied Slices:        4,543 out of  13,696   33%
  Number of Slices containing only related logic:   4,543 out of   4,543  100%
  Number of Slices containing unrelated logic:          0 out of   4,543    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,164 out of  27,392   18%
  Number used as logic:             4,100
  Number used as a route-thru:        364
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     354

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       3 out of       8   37%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           14
Total equivalent gate count for design:  4,749,060
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  275 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   22 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        8 out of 16     50%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       4543 out of 13696  33%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 


Finished initial Timing Analysis.  REAL time: 12 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9aa088) REAL time: 19 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 19 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 19 secs 

Phase 4.2


......
...............

........
Phase 4.2 (Checksum:990a0f) REAL time: 23 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 23 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 23 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 23 secs 

Phase 8.8


..............................


.......


...........

............

..


.......


.......


....


Phase 8.8 (Checksum:f67f08) REAL time: 54 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 54 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 37 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 37 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 40 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 40 secs 



REAL time consumed by placer: 1 mins 45 secs 
CPU  time consumed by placer: 1 mins 44 secs 


Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU time to Placer completion: 1 mins 45 secs 

Starting Router



Phase 1: 35111 unrouted;       REAL time: 1 mins 55 secs 



Phase 2: 28718 unrouted;       REAL time: 1 mins 58 secs 



Phase 3: 6485 unrouted;       REAL time: 2 mins 7 secs 

Phase 4: 6485 unrouted; (258225)      REAL time: 2 mins 8 secs 



Phase 5: 6965 unrouted; (84633)      REAL time: 2 mins 18 secs 



Phase 6: 7009 unrouted; (82604)      REAL time: 2 mins 21 secs 



Phase 7: 7056 unrouted; (79287)      REAL time: 3 mins 27 secs 



Phase 8: 7056 unrouted; (79287)      REAL time: 3 mins 42 secs 



Phase 9: 0 unrouted; (97877)      REAL time: 4 mins 



Phase 10: 0 unrouted; (97877)      REAL time: 4 mins 6 secs 



Updating file: system.ncd with current fully routed design.



Phase 11: 0 unrouted; (97877)      REAL time: 7 mins 29 secs 



Phase 12: 0 unrouted; (94736)      REAL time: 7 mins 51 secs 



Phase 13: 0 unrouted; (93313)      REAL time: 8 mins 6 secs 



Phase 14: 0 unrouted; (93313)      REAL time: 8 mins 47 secs 



Phase 15: 0 unrouted; (93272)      REAL time: 8 mins 52 secs 

WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:opb_OPB_select may have excessive skew because 
      0 CLK pins and 46 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 8 mins 53 secs 
Total CPU time to Router completion: 8 mins 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 2940 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   61 |  0.120     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7S| No   |   92 |  0.256     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|     CS_OPB_CONT0<0> |     BUFGMUX6S| No   |  124 |  0.207     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.157     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.155     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|      opb_OPB_select |         Local|      |   63 |  0.115     |  3.649      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.383     |  2.962      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/icon_i |              |      |      |            |             |
|     nst/iupdate_out |         Local|      |    1 |  0.000     |  1.192      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.793     |  4.547      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 93272

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/X

plorer.htm for details.



   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |    -2.963ns|    12.963ns|      51|       93272
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.146ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.382ns|     8.472ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     4.487ns|    22.052ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.335ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     6.289ns|     3.711ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.504ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.310ns|     1.690ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.768ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.565ns|     4.435ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.342ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.545ns|     7.103ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.420ns|     N/A|           0
------------------------------------------------------------------------------------------------------




1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 mins 
Total CPU time to PAR completion: 8 mins 55 secs 

Peak Memory Usage:  400 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 51 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 51  Score: 93272

Constraints cover 9276600 paths, 0 nets, and 29544 connections

Design statistics:
   Minimum period:  22.052ns (Maximum frequency:  45.347MHz)


Analysis completed Wed Dec 07 14:25:24 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 




xflow done!


*********************************************
Running Bitgen..


*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Dec 07 14:25:30 2011

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net opb_OPB_select is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.


WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 27 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:28:07 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0.
 LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:28:25 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast


SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file




In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: 

no newline at end of file
In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68422	   5572	  17000	  90994	  16372	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************


impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:29:13 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:509: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:524: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:441: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68402	   5572	  17000	  90974	  1635e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:30:00 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:509: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:524: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:441: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  68422	   5572	  17000	  90994	  16372	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:30:56 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 SpaceInvaders/src/spaceInvaders.c SpaceInvaders/src/sound.c SpaceInvaders/src/wave_header.c SpaceInvaders/src/alienCodes.c SpaceInvaders/src/bullets.c SpaceInvaders/src/coord_objects.c SpaceInvaders/src/drawUtils.c SpaceInvaders/src/explosion.c SpaceInvaders/src/OPB_Int.c SpaceInvaders/src/slave.c SpaceInvaders/src/TestApp_Memory.c SpaceInvaders/src/TestApp_Peripheral.c SpaceInvaders/src/text.c SpaceInvaders/src/timer.c SpaceInvaders/src/xgpio_intr_tapp_example.c SpaceInvaders/src/xgpio_tapp_example.c SpaceInvaders/src/xintc_tapp_example.c SpaceInvaders/src/xsysace_selftest_example.c  -o SpaceInvaders/executable.elf \
     -Wl,-T -Wl,SpaceInvaders_linker_script.ld  -g    -I./ppc405_0/include/  -ISpaceInvaders/src/  -L./ppc405_0/lib/  \
  


SpaceInvaders/src/spaceInvaders.c:118:2: warning: no newline at end of file


SpaceInvaders/src/sound.c: In function 'createSound':
SpaceInvaders/src/sound.c:73: warning: passing argument 2 of 'XIo_Out32' makes integer from pointer without a cast
SpaceInvaders/src/sound.c: In function 'getFileFromCF':
SpaceInvaders/src/sound.c:122: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/sound.c:185:2: warning: no newline at end of file


SpaceInvaders/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/bullets.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/coord_objects.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/explosion.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file


In file included from SpaceInvaders/src/OPB_Int.c:1:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file


In file included from SpaceInvaders/src/slave.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
SpaceInvaders/src/slave.c:18:2: warning: no newline at end of file


In file included from SpaceInvaders/src/TestApp_Memory.h:31,
                 from SpaceInvaders/src/explosion.h:5,
                 from SpaceInvaders/src/TestApp_Memory.h:18,
                 from SpaceInvaders/src/coord_objects.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:16,
                 from SpaceInvaders/src/bullets.h:3,
                 from SpaceInvaders/src/TestApp_Memory.h:15,
                 from SpaceInvaders/src/TestApp_Memory.c:1:
SpaceInvaders/src/slave.h:12:7: warning: no newline at end of file
In file included from SpaceInvaders/src/TestApp_Memory.c:2:
SpaceInvaders/src/OPB_Int.h:14:7: warning: no newline at end of file
SpaceInvaders/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
SpaceInvaders/src/TestApp_Memory.c:509: warning: conflicting types for 'drawAllLives'
SpaceInvaders/src/TestApp_Memory.c:397: warning: previous implicit declaration of 'drawAllLives' was here
SpaceInvaders/src/TestApp_Memory.c:524: warning: conflicting types for 'eraseAllLives'
SpaceInvaders/src/TestApp_Memory.c:441: warning: previous implicit declaration of 'eraseAllLives' was here


SpaceInvaders/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


SpaceInvaders/src/text.c:343:2: warning: no newline at end of file


powerpc-eabi-size SpaceInvaders/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  68402	   5572	  17000	  90974	  1635e	SpaceInvaders/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 SpaceInvaders/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/data/opb2
plb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chip
scope_icon_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/c
hipscope_opb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\lab3_slave\d
   ata\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\pcores\audio_dma\da
   ta\audio_dma_v2_1_0.mpd line 26 - audio_dma_0 (audio_dma) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2plb_bridge_v1_00_c\data\o
   pb2plb_bridge_v2_1_0.mpd line 44 - opb2plb_bridge_0 (opb2plb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\c
   hipscope_icon_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 0
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_PACKAGE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\dat
   a\chipscope_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0
   (chipscope_opb_iba) tool is overriding PARAMETER C_SPEEDGRADE value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) audio_dma_0	plb->plb2opb->opb
  (0x7f000000-0x7f00ffff) lab3_slave_0	plb->plb2opb->opb
  (0x7f400000-0x7f40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file SpaceInvaders/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"SpaceInvaders/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:34:44 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:39:39 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
ECP port test failed. Using download cable in compatibility mode.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1021 (1021).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a80038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...



done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:41:00 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:57:12 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:57:46 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:58:39 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 14:59:38 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
ERROR:iMPACT:2243 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Parallel Cable IV will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.Elapsed time =      0 sec.
ERROR:iMPACT:2243 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Parallel Cable IV will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.Elapsed time =      0 sec.





Done!

At Local date and time: Wed Dec 07 14:59:55 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Wed Dec 07 15:01:08 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 


rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

