

================================================================
== Vitis HLS Report for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3'
================================================================
* Date:           Mon Dec  5 17:43:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.407 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      128|      128|  2.560 us|  2.560 us|  128|  128|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_3  |      126|      126|         2|          1|          1|   126|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%flag = alloca i32 1"   --->   Operation 5 'alloca' 'flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp = alloca i32 1"   --->   Operation 7 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%best_metric_1 = alloca i32 1"   --->   Operation 8 'alloca' 'best_metric_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%best_branch = alloca i32 1"   --->   Operation 9 'alloca' 'best_branch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%count_1_1 = alloca i32 1"   --->   Operation 10 'alloca' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%best_metric_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %best_metric"   --->   Operation 11 'read' 'best_metric_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1, i32 %count_1_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %best_branch"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %best_metric_read, i32 %best_metric_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 1, i7 %i_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i7 %i_2"   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.81ns)   --->   "%icmp_ln198 = icmp_eq  i7 %i, i7 127" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 19 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 126, i64 126, i64 126"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %_ifconv1, void %.split222.exitStub" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 21 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%count_load = load i32 %count_1_1" [ecc_decoder_src/src/decoder.cpp:207]   --->   Operation 22 'load' 'count_load' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_24 = trunc i7 %i"   --->   Operation 23 'trunc' 'empty_24' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i32 %count_load" [ecc_decoder_src/src/decoder.cpp:200]   --->   Operation 24 'zext' 'zext_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%temp_trellis_metric_addr = getelementptr i32 %temp_trellis_metric, i64 0, i64 %zext_ln200" [ecc_decoder_src/src/decoder.cpp:200]   --->   Operation 25 'getelementptr' 'temp_trellis_metric_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.23ns)   --->   "%temp_2 = load i6 %temp_trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:200]   --->   Operation 26 'load' 'temp_2' <Predicate = (!icmp_ln198)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%count_2 = add i32 %count_load, i32 1" [ecc_decoder_src/src/decoder.cpp:207]   --->   Operation 27 'add' 'count_2' <Predicate = (!icmp_ln198)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.44ns)   --->   "%count_1 = select i1 %empty_24, i32 %count_load, i32 %count_2" [ecc_decoder_src/src/decoder.cpp:207]   --->   Operation 28 'select' 'count_1' <Predicate = (!icmp_ln198)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.77ns)   --->   "%i_4 = add i7 %i, i7 1" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 29 'add' 'i_4' <Predicate = (!icmp_ln198)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 %count_1, i32 %count_1_1" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 30 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln198 = store i7 %i_4, i7 %i_2" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 31 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%best_branch_load = load i32 %best_branch"   --->   Operation 50 'load' 'best_branch_load' <Predicate = (icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %best_branch_out, i32 %best_branch_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%flag_load = load i1 %flag"   --->   Operation 32 'load' 'flag_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%temp_load = load i32 %temp"   --->   Operation 33 'load' 'temp_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%best_metric_1_load = load i32 %best_metric_1"   --->   Operation 34 'load' 'best_metric_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%best_branch_load_1 = load i32 %best_branch"   --->   Operation 35 'load' 'best_branch_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%temp_2 = load i6 %temp_trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:200]   --->   Operation 37 'load' 'temp_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 38 [1/1] (0.99ns)   --->   "%flag_2 = icmp_sgt  i32 %best_metric_1_load, i32 %temp_2" [ecc_decoder_src/src/decoder.cpp:201]   --->   Operation 38 'icmp' 'flag_2' <Predicate = (empty_24)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node best_branch_2)   --->   "%best_branch_3 = select i1 %flag_load, i32 %count_load, i32 %best_branch_load_1" [ecc_decoder_src/src/decoder.cpp:203]   --->   Operation 39 'select' 'best_branch_3' <Predicate = (!empty_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node best_metric_2)   --->   "%best_metric_3 = select i1 %flag_load, i32 %temp_load, i32 %best_metric_1_load" [ecc_decoder_src/src/decoder.cpp:203]   --->   Operation 40 'select' 'best_metric_3' <Predicate = (!empty_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.17ns)   --->   "%flag_1 = select i1 %empty_24, i1 %flag_2, i1 %flag_load" [ecc_decoder_src/src/decoder.cpp:201]   --->   Operation 41 'select' 'flag_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%best_branch_2 = select i1 %empty_24, i32 %best_branch_load_1, i32 %best_branch_3" [ecc_decoder_src/src/decoder.cpp:203]   --->   Operation 42 'select' 'best_branch_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.44ns) (out node of the LUT)   --->   "%best_metric_2 = select i1 %empty_24, i32 %best_metric_1_load, i32 %best_metric_3" [ecc_decoder_src/src/decoder.cpp:203]   --->   Operation 43 'select' 'best_metric_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.44ns)   --->   "%temp_1 = select i1 %empty_24, i32 %temp_2, i32 %temp_load" [ecc_decoder_src/src/decoder.cpp:200]   --->   Operation 44 'select' 'temp_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 %best_branch_2, i32 %best_branch" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 45 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 %best_metric_2, i32 %best_metric_1" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 46 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln198 = store i32 %temp_1, i32 %temp" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 47 'store' 'store_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln198 = store i1 %flag_1, i1 %flag" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 48 'store' 'store_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln198 = br void" [ecc_decoder_src/src/decoder.cpp:198]   --->   Operation 49 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('count') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 1 on local variable 'count' [11]  (0.427 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('count_load', ecc_decoder_src/src/decoder.cpp:207) on local variable 'count' [27]  (0 ns)
	'add' operation ('count', ecc_decoder_src/src/decoder.cpp:207) [36]  (1.02 ns)
	'select' operation ('count', ecc_decoder_src/src/decoder.cpp:207) [38]  (0.449 ns)
	'store' operation ('store_ln198', ecc_decoder_src/src/decoder.cpp:198) of variable 'count', ecc_decoder_src/src/decoder.cpp:207 on local variable 'count' [43]  (0.427 ns)

 <State 3>: 2.41ns
The critical path consists of the following:
	'load' operation ('temp', ecc_decoder_src/src/decoder.cpp:200) on array 'temp_trellis_metric' [32]  (1.24 ns)
	'icmp' operation ('flag', ecc_decoder_src/src/decoder.cpp:201) [33]  (0.991 ns)
	'select' operation ('flag', ecc_decoder_src/src/decoder.cpp:201) [37]  (0.179 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
