

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_All_Loop'
================================================================
* Date:           Fri Oct 21 23:29:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- All_Loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_216_p2        |         +|   0|  0|  12|          11|           1|
    |icmp_ln90_fu_210_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          23|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_60                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |  11|   0|   11|          0|
    |lshr_ln_reg_282          |   8|   0|    8|          0|
    |trunc_ln93_reg_278       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_All_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_All_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_All_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_All_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_All_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_All_Loop|  return value|
|Stage0_I_address0    |  out|    8|   ap_memory|                    Stage0_I|         array|
|Stage0_I_ce0         |  out|    1|   ap_memory|                    Stage0_I|         array|
|Stage0_I_we0         |  out|    1|   ap_memory|                    Stage0_I|         array|
|Stage0_I_d0          |  out|   32|   ap_memory|                    Stage0_I|         array|
|X_R_address0         |  out|   10|   ap_memory|                         X_R|         array|
|X_R_ce0              |  out|    1|   ap_memory|                         X_R|         array|
|X_R_q0               |   in|   32|   ap_memory|                         X_R|         array|
|Stage0_R_address0    |  out|    8|   ap_memory|                    Stage0_R|         array|
|Stage0_R_ce0         |  out|    1|   ap_memory|                    Stage0_R|         array|
|Stage0_R_we0         |  out|    1|   ap_memory|                    Stage0_R|         array|
|Stage0_R_d0          |  out|   32|   ap_memory|                    Stage0_R|         array|
|Stage0_R_1_address0  |  out|    8|   ap_memory|                  Stage0_R_1|         array|
|Stage0_R_1_ce0       |  out|    1|   ap_memory|                  Stage0_R_1|         array|
|Stage0_R_1_we0       |  out|    1|   ap_memory|                  Stage0_R_1|         array|
|Stage0_R_1_d0        |  out|   32|   ap_memory|                  Stage0_R_1|         array|
|Stage0_R_2_address0  |  out|    8|   ap_memory|                  Stage0_R_2|         array|
|Stage0_R_2_ce0       |  out|    1|   ap_memory|                  Stage0_R_2|         array|
|Stage0_R_2_we0       |  out|    1|   ap_memory|                  Stage0_R_2|         array|
|Stage0_R_2_d0        |  out|   32|   ap_memory|                  Stage0_R_2|         array|
|Stage0_R_3_address0  |  out|    8|   ap_memory|                  Stage0_R_3|         array|
|Stage0_R_3_ce0       |  out|    1|   ap_memory|                  Stage0_R_3|         array|
|Stage0_R_3_we0       |  out|    1|   ap_memory|                  Stage0_R_3|         array|
|Stage0_R_3_d0        |  out|   32|   ap_memory|                  Stage0_R_3|         array|
|X_I_address0         |  out|   10|   ap_memory|                         X_I|         array|
|X_I_ce0              |  out|    1|   ap_memory|                         X_I|         array|
|X_I_q0               |   in|   32|   ap_memory|                         X_I|         array|
|Stage0_I_1_address0  |  out|    8|   ap_memory|                  Stage0_I_1|         array|
|Stage0_I_1_ce0       |  out|    1|   ap_memory|                  Stage0_I_1|         array|
|Stage0_I_1_we0       |  out|    1|   ap_memory|                  Stage0_I_1|         array|
|Stage0_I_1_d0        |  out|   32|   ap_memory|                  Stage0_I_1|         array|
|Stage0_I_2_address0  |  out|    8|   ap_memory|                  Stage0_I_2|         array|
|Stage0_I_2_ce0       |  out|    1|   ap_memory|                  Stage0_I_2|         array|
|Stage0_I_2_we0       |  out|    1|   ap_memory|                  Stage0_I_2|         array|
|Stage0_I_2_d0        |  out|   32|   ap_memory|                  Stage0_I_2|         array|
|Stage0_I_3_address0  |  out|    8|   ap_memory|                  Stage0_I_3|         array|
|Stage0_I_3_ce0       |  out|    1|   ap_memory|                  Stage0_I_3|         array|
|Stage0_I_3_we0       |  out|    1|   ap_memory|                  Stage0_I_3|         array|
|Stage0_I_3_d0        |  out|   32|   ap_memory|                  Stage0_I_3|         array|
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Reversal_Loop.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [fft.cpp:93]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln90 = icmp_eq  i11 %i_1, i11 1024" [fft.cpp:90]   --->   Operation 10 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [fft.cpp:90]   --->   Operation 12 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %Reversal_Loop.i.split, void %_Z11bit_reversePfS_S_S_.exit.exitStub" [fft.cpp:90]   --->   Operation 13 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i11 %i_1" [fft.cpp:93]   --->   Operation 14 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_1, i32 2, i32 9" [fft.cpp:93]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln93_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_1, i32 9, i32 0" [fft.cpp:93]   --->   Operation 16 'partselect' 'or_ln93_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %or_ln93_8" [fft.cpp:95]   --->   Operation 17 'zext' 'zext_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln95" [fft.cpp:95]   --->   Operation 18 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft.cpp:95]   --->   Operation 19 'load' 'X_R_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln95" [fft.cpp:96]   --->   Operation 20 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft.cpp:96]   --->   Operation 21 'load' 'X_I_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln93, void %arrayidx15.i359.case.3, i2 0, void %arrayidx15.i359.case.0, i2 1, void %arrayidx15.i359.case.1, i2 2, void %arrayidx15.i359.case.2" [fft.cpp:95]   --->   Operation 22 'switch' 'switch_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.95>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln90 = store i11 %i_2, i11 %i" [fft.cpp:90]   --->   Operation 23 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln90 = br void %Reversal_Loop.i" [fft.cpp:90]   --->   Operation 24 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fft.cpp:91]   --->   Operation 25 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft.cpp:95]   --->   Operation 26 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %lshr_ln" [fft.cpp:95]   --->   Operation 27 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 28 'getelementptr' 'Stage0_R_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 29 'getelementptr' 'Stage0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 30 'getelementptr' 'Stage0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 31 'getelementptr' 'Stage0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft.cpp:96]   --->   Operation 32 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_2_addr" [fft.cpp:95]   --->   Operation 33 'store' 'store_ln95' <Predicate = (trunc_ln93 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 34 'getelementptr' 'Stage0_I_2_addr' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_2_addr" [fft.cpp:96]   --->   Operation 35 'store' 'store_ln96' <Predicate = (trunc_ln93 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 36 'br' 'br_ln96' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_1_addr" [fft.cpp:95]   --->   Operation 37 'store' 'store_ln95' <Predicate = (trunc_ln93 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 38 'getelementptr' 'Stage0_I_1_addr' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_1_addr" [fft.cpp:96]   --->   Operation 39 'store' 'store_ln96' <Predicate = (trunc_ln93 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 40 'br' 'br_ln96' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_addr" [fft.cpp:95]   --->   Operation 41 'store' 'store_ln95' <Predicate = (trunc_ln93 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 42 'getelementptr' 'Stage0_I_addr' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_addr" [fft.cpp:96]   --->   Operation 43 'store' 'store_ln96' <Predicate = (trunc_ln93 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 44 'br' 'br_ln96' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_3_addr" [fft.cpp:95]   --->   Operation 45 'store' 'store_ln95' <Predicate = (trunc_ln93 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 46 'getelementptr' 'Stage0_I_3_addr' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_3_addr" [fft.cpp:96]   --->   Operation 47 'store' 'store_ln96' <Predicate = (trunc_ln93 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 48 'br' 'br_ln96' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Stage0_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage0_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage0_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln90         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
i_2               (add              ) [ 000]
br_ln90           (br               ) [ 000]
trunc_ln93        (trunc            ) [ 011]
lshr_ln           (partselect       ) [ 011]
or_ln93_8         (partselect       ) [ 000]
zext_ln95         (zext             ) [ 000]
X_R_addr          (getelementptr    ) [ 011]
X_I_addr          (getelementptr    ) [ 011]
switch_ln95       (switch           ) [ 000]
store_ln90        (store            ) [ 000]
br_ln90           (br               ) [ 000]
specloopname_ln91 (specloopname     ) [ 000]
X_R_load          (load             ) [ 000]
zext_ln95_1       (zext             ) [ 000]
Stage0_R_addr     (getelementptr    ) [ 000]
Stage0_R_1_addr   (getelementptr    ) [ 000]
Stage0_R_2_addr   (getelementptr    ) [ 000]
Stage0_R_3_addr   (getelementptr    ) [ 000]
X_I_load          (load             ) [ 000]
store_ln95        (store            ) [ 000]
Stage0_I_2_addr   (getelementptr    ) [ 000]
store_ln96        (store            ) [ 000]
br_ln96           (br               ) [ 000]
store_ln95        (store            ) [ 000]
Stage0_I_1_addr   (getelementptr    ) [ 000]
store_ln96        (store            ) [ 000]
br_ln96           (br               ) [ 000]
store_ln95        (store            ) [ 000]
Stage0_I_addr     (getelementptr    ) [ 000]
store_ln96        (store            ) [ 000]
br_ln96           (br               ) [ 000]
store_ln95        (store            ) [ 000]
Stage0_I_3_addr   (getelementptr    ) [ 000]
store_ln96        (store            ) [ 000]
br_ln96           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Stage0_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_R">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage0_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage0_R_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage0_R_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage0_R_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_I">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Stage0_I_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage0_I_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage0_I_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="X_R_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="X_I_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Stage0_R_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="Stage0_R_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_1_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Stage0_R_2_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_2_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="Stage0_R_3_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_3_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln95_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="Stage0_I_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_2_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln96_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln95_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Stage0_I_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_1_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln96_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln95_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="Stage0_I_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln96_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln95_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Stage0_I_3_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_3_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln96_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="11" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln90_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln93_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln93_8_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln93_8/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln95_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln90_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln95_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="278" class="1005" name="trunc_ln93_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln93 "/>
</bind>
</comp>

<comp id="282" class="1005" name="lshr_ln_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="287" class="1005" name="X_R_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="X_I_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="71" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="84" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="71" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="97" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="84" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="71" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="90" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="84" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="71" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="111" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="84" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="207" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="207" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="207" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="256"><net_src comp="216" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="271"><net_src comp="60" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="281"><net_src comp="222" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="226" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="290"><net_src comp="64" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="295"><net_src comp="77" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage0_I | {2 }
	Port: X_R | {}
	Port: Stage0_R | {2 }
	Port: Stage0_R_1 | {2 }
	Port: Stage0_R_2 | {2 }
	Port: Stage0_R_3 | {2 }
	Port: X_I | {}
	Port: Stage0_I_1 | {2 }
	Port: Stage0_I_2 | {2 }
	Port: Stage0_I_3 | {2 }
 - Input state : 
	Port: fft_exec_Pipeline_All_Loop : X_R | {1 2 }
	Port: fft_exec_Pipeline_All_Loop : X_I | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln90 : 2
		i_2 : 2
		br_ln90 : 3
		trunc_ln93 : 2
		lshr_ln : 2
		or_ln93_8 : 2
		zext_ln95 : 3
		X_R_addr : 4
		X_R_load : 5
		X_I_addr : 4
		X_I_load : 5
		switch_ln95 : 3
		store_ln90 : 3
	State 2
		Stage0_R_addr : 1
		Stage0_R_1_addr : 1
		Stage0_R_2_addr : 1
		Stage0_R_3_addr : 1
		store_ln95 : 2
		Stage0_I_2_addr : 1
		store_ln96 : 2
		store_ln95 : 2
		Stage0_I_1_addr : 1
		store_ln96 : 2
		store_ln95 : 2
		Stage0_I_addr : 1
		store_ln96 : 2
		store_ln95 : 2
		Stage0_I_3_addr : 1
		store_ln96 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_2_fu_216     |    0    |    12   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln90_fu_210  |    0    |    11   |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln93_fu_222 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_226   |    0    |    0    |
|          |  or_ln93_8_fu_236  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln95_fu_246  |    0    |    0    |
|          | zext_ln95_1_fu_257 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    23   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| X_I_addr_reg_292 |   10   |
| X_R_addr_reg_287 |   10   |
|     i_reg_268    |   11   |
|  lshr_ln_reg_282 |    8   |
|trunc_ln93_reg_278|    2   |
+------------------+--------+
|       Total      |   41   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   41   |   41   |
+-----------+--------+--------+--------+
