{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746944876953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746944876954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 23:27:56 2025 " "Processing started: Sat May 10 23:27:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746944876954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944876954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944876954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746944877726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746944877726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SevenSegmentDecode.sv(56) " "Verilog HDL information at SevenSegmentDecode.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "SevenSegmentDecode.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/SevenSegmentDecode.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746944892606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecode " "Found entity 1: SevenSegmentDecode" {  } { { "SevenSegmentDecode.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/SevenSegmentDecode.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dyncounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dyncounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DynCounter " "Found entity 1: DynCounter" {  } { { "DynCounter.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/DynCounter.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registernbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterNBit " "Found entity 1: RegisterNBit" {  } { { "RegisterNBit.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/RegisterNBit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Clock.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTestbench " "Found entity 1: ClockTestbench" {  } { { "ClockTestbench.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockTestbench.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Parser " "Found entity 1: Parser" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892626 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockDisplay.sv(70) " "Verilog HDL Module Instantiation warning at ClockDisplay.sv(70): ignored dangling comma in List of Port Connections" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1746944892630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockDisplay.sv(74) " "Verilog HDL Module Instantiation warning at ClockDisplay.sv(74): ignored dangling comma in List of Port Connections" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1746944892630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockDisplay.sv(78) " "Verilog HDL Module Instantiation warning at ClockDisplay.sv(78): ignored dangling comma in List of Port Connections" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 78 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1746944892630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockDisplay.sv(82) " "Verilog HDL Module Instantiation warning at ClockDisplay.sv(82): ignored dangling comma in List of Port Connections" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1746944892630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockDisplay.sv(86) " "Verilog HDL Module Instantiation warning at ClockDisplay.sv(86): ignored dangling comma in List of Port Connections" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1746944892630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockDisplay.sv(90) " "Verilog HDL Module Instantiation warning at ClockDisplay.sv(90): ignored dangling comma in List of Port Connections" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1746944892630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDisplay " "Found entity 1: ClockDisplay" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.sv 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OneShot " "Found entity 1: OneShot" {  } { { "OneShot.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/OneShot.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944892634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944892634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_m ClockTestbench.sv(69) " "Verilog HDL Implicit Net warning at ClockTestbench.sv(69): created implicit net for \"clk_m\"" {  } { { "ClockTestbench.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockTestbench.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockDisplay " "Elaborating entity \"ClockDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746944892780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:inst " "Elaborating entity \"Clock\" for hierarchy \"Clock:inst\"" {  } { { "ClockDisplay.sv" "inst" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynCounter Clock:inst\|DynCounter:nanoSeconds_reg " "Elaborating entity \"DynCounter\" for hierarchy \"Clock:inst\|DynCounter:nanoSeconds_reg\"" {  } { { "Clock.sv" "nanoSeconds_reg" { Text "C:/digital_logic_design/ECE272/lab5/Clock.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShot Clock:inst\|DynCounter:nanoSeconds_reg\|OneShot:manual_add " "Elaborating entity \"OneShot\" for hierarchy \"Clock:inst\|DynCounter:nanoSeconds_reg\|OneShot:manual_add\"" {  } { { "DynCounter.sv" "manual_add" { Text "C:/digital_logic_design/ECE272/lab5/DynCounter.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterNBit Clock:inst\|DynCounter:nanoSeconds_reg\|RegisterNBit:bus " "Elaborating entity \"RegisterNBit\" for hierarchy \"Clock:inst\|DynCounter:nanoSeconds_reg\|RegisterNBit:bus\"" {  } { { "DynCounter.sv" "bus" { Text "C:/digital_logic_design/ECE272/lab5/DynCounter.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynCounter Clock:inst\|DynCounter:seconds_reg " "Elaborating entity \"DynCounter\" for hierarchy \"Clock:inst\|DynCounter:seconds_reg\"" {  } { { "Clock.sv" "seconds_reg" { Text "C:/digital_logic_design/ECE272/lab5/Clock.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterNBit Clock:inst\|DynCounter:seconds_reg\|RegisterNBit:bus " "Elaborating entity \"RegisterNBit\" for hierarchy \"Clock:inst\|DynCounter:seconds_reg\|RegisterNBit:bus\"" {  } { { "DynCounter.sv" "bus" { Text "C:/digital_logic_design/ECE272/lab5/DynCounter.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynCounter Clock:inst\|DynCounter:hours_reg " "Elaborating entity \"DynCounter\" for hierarchy \"Clock:inst\|DynCounter:hours_reg\"" {  } { { "Clock.sv" "hours_reg" { Text "C:/digital_logic_design/ECE272/lab5/Clock.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterNBit Clock:inst\|DynCounter:hours_reg\|RegisterNBit:bus " "Elaborating entity \"RegisterNBit\" for hierarchy \"Clock:inst\|DynCounter:hours_reg\|RegisterNBit:bus\"" {  } { { "DynCounter.sv" "bus" { Text "C:/digital_logic_design/ECE272/lab5/DynCounter.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parser Parser:parseSeconds " "Elaborating entity \"Parser\" for hierarchy \"Parser:parseSeconds\"" {  } { { "ClockDisplay.sv" "parseSeconds" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Parser.sv(14) " "Verilog HDL assignment warning at Parser.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746944892848 "|ClockDisplay|Parser:parseSeconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Parser.sv(15) " "Verilog HDL assignment warning at Parser.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746944892849 "|ClockDisplay|Parser:parseSeconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parser Parser:parseHours " "Elaborating entity \"Parser\" for hierarchy \"Parser:parseHours\"" {  } { { "ClockDisplay.sv" "parseHours" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Parser.sv(14) " "Verilog HDL assignment warning at Parser.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746944892852 "|ClockDisplay|Parser:parseHours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Parser.sv(15) " "Verilog HDL assignment warning at Parser.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746944892852 "|ClockDisplay|Parser:parseHours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecode SevenSegmentDecode:secOnes " "Elaborating entity \"SevenSegmentDecode\" for hierarchy \"SevenSegmentDecode:secOnes\"" {  } { { "ClockDisplay.sv" "secOnes" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944892854 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Parser:parseSeconds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Parser:parseSeconds\|Mod0\"" {  } { { "Parser.sv" "Mod0" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746944893217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Parser:parseSeconds\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Parser:parseSeconds\|Div0\"" {  } { { "Parser.sv" "Div0" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746944893217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Parser:parseMinutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Parser:parseMinutes\|Mod0\"" {  } { { "Parser.sv" "Mod0" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746944893217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Parser:parseMinutes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Parser:parseMinutes\|Div0\"" {  } { { "Parser.sv" "Div0" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746944893217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Parser:parseHours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Parser:parseHours\|Mod0\"" {  } { { "Parser.sv" "Mod0" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746944893217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Parser:parseHours\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Parser:parseHours\|Div0\"" {  } { { "Parser.sv" "Div0" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746944893217 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746944893217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Parser:parseSeconds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Parser:parseSeconds\|lpm_divide:Mod0\"" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944893307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Parser:parseSeconds\|lpm_divide:Mod0 " "Instantiated megafunction \"Parser:parseSeconds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893307 ""}  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746944893307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Parser:parseSeconds\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Parser:parseSeconds\|lpm_divide:Div0\"" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944893635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Parser:parseSeconds\|lpm_divide:Div0 " "Instantiated megafunction \"Parser:parseSeconds\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893635 ""}  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746944893635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Parser:parseHours\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Parser:parseHours\|lpm_divide:Mod0\"" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944893735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Parser:parseHours\|lpm_divide:Mod0 " "Instantiated megafunction \"Parser:parseHours\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893735 ""}  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746944893735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Parser:parseHours\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Parser:parseHours\|lpm_divide:Div0\"" {  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944893876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Parser:parseHours\|lpm_divide:Div0 " "Instantiated megafunction \"Parser:parseHours\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746944893876 ""}  } { { "Parser.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/Parser.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746944893876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "C:/digital_logic_design/ECE272/lab5/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746944893948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944893948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seg5\[1\] GND " "Pin \"Seg5\[1\]\" is stuck at GND" {  } { { "ClockDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab5/ClockDisplay.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746944894214 "|ClockDisplay|Seg5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746944894214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746944894304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/digital_logic_design/ECE272/lab5/output_files/Clock.map.smsg " "Generated suppressed messages file C:/digital_logic_design/ECE272/lab5/output_files/Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944894766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746944894949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746944894949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746944895063 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746944895063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746944895063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746944895063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746944895104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 23:28:15 2025 " "Processing ended: Sat May 10 23:28:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746944895104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746944895104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746944895104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746944895104 ""}
