$date
	Tue Sep 01 01:35:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#1200
0!
1"
#1400
1!
1#
#1600
0!
0#
#2200
