{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575661765942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575661765949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 14:49:25 2019 " "Processing started: Fri Dec 06 14:49:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575661765949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575661765949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_8_8_str -c ex_8_8_str " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_8_8_str -c ex_8_8_str" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575661765949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575661766822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575661766822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_8_8_str.sv 8 8 " "Found 8 design units, including 8 entities, in source file ex_8_8_str.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_8_8_str " "Found entity 1: ex_8_8_str" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path " "Found entity 3: data_path" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg " "Found entity 4: shift_reg" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter " "Found entity 5: counter" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "6 d_ff " "Found entity 6: d_ff" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_4x1 " "Found entity 7: mux_4x1" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""} { "Info" "ISGN_ENTITY_NAME" "8 dec_2x4 " "Found entity 8: dec_2x4" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575661780376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_8_8_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ex_8_8_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_8_8_pkg (SystemVerilog) " "Found design unit 1: ex_8_8_pkg (SystemVerilog)" {  } { { "ex_8_8_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575661780382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575661780382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_8_8_str " "Elaborating entity \"ex_8_8_str\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575661780425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"controller:controller_0\"" {  } { { "ex_8_8_str.sv" "controller_0" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 controller:controller_0\|mux_4x1:mux_1 " "Elaborating entity \"mux_4x1\" for hierarchy \"controller:controller_0\|mux_4x1:mux_1\"" {  } { { "ex_8_8_str.sv" "mux_1" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff controller:controller_0\|d_ff:dff_1 " "Elaborating entity \"d_ff\" for hierarchy \"controller:controller_0\|d_ff:dff_1\"" {  } { { "ex_8_8_str.sv" "dff_1" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_2x4 controller:controller_0\|dec_2x4:dec_0 " "Elaborating entity \"dec_2x4\" for hierarchy \"controller:controller_0\|dec_2x4:dec_0\"" {  } { { "ex_8_8_str.sv" "dec_0" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data_path_0 " "Elaborating entity \"data_path\" for hierarchy \"data_path:data_path_0\"" {  } { { "ex_8_8_str.sv" "data_path_0" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg data_path:data_path_0\|shift_reg:shift_reg_0 " "Elaborating entity \"shift_reg\" for hierarchy \"data_path:data_path_0\|shift_reg:shift_reg_0\"" {  } { { "ex_8_8_str.sv" "shift_reg_0" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter data_path:data_path_0\|counter:counter_0 " "Elaborating entity \"counter\" for hierarchy \"data_path:data_path_0\|counter:counter_0\"" {  } { { "ex_8_8_str.sv" "counter_0" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661780555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575661781281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575661781801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575661781801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575661781898 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575661781898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575661781898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575661781898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575661781957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 14:49:41 2019 " "Processing ended: Fri Dec 06 14:49:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575661781957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575661781957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575661781957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575661781957 ""}
