Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 07:53:33 2021
| Host         : DESKTOP-M9TFH9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.253        0.000                      0                  794        0.133        0.000                      0                  794        3.000        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.253        0.000                      0                  794        0.133        0.000                      0                  794       19.500        0.000                       0                   424  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.253ns  (required time - arrival time)
  Source:                 UW2/C13y/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stateM/colisionS/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.424ns (28.072%)  route 6.211ns (71.928%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.629    -0.883    UW2/clk_out
    SLICE_X3Y17          FDRE                                         r  UW2/C13y/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  UW2/C13y/Q
                         net (fo=13, routed)          1.972     1.546    UW2/Wallypos2[11]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.220 r  UW2/vgaRed_OBUF[3]_inst_i_377/CO[3]
                         net (fo=1, routed)           0.000     2.220    UW2/vgaRed_OBUF[3]_inst_i_377_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.442 r  UW2/vgaRed_OBUF[3]_inst_i_378/O[0]
                         net (fo=2, routed)           1.135     3.577    Ycount/count4/h1_1[3]
    SLICE_X11Y13         LUT4 (Prop_lut4_I2_O)        0.299     3.876 r  Ycount/count4/vgaRed_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.000     3.876    Ycount/count4/vgaRed_OBUF[3]_inst_i_122_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.277 r  Ycount/count4/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=2, routed)           1.255     5.532    Xcount/count4/vgaGreen_OBUF[3]_inst_i_2_1[0]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.124     5.656 r  Xcount/count4/vgaGreen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.034     6.690    Xcount/count4/WallCG2
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.814 r  Xcount/count4/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.815     7.628    stateM/colisionS_2
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124     7.752 r  stateM/colisionS_i_1/O
                         net (fo=1, routed)           0.000     7.752    stateM/D_3
    SLICE_X7Y26          FDRE                                         r  stateM/colisionS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.502    38.507    stateM/clk
    SLICE_X7Y26          FDRE                                         r  stateM/colisionS/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)        0.029    39.005    stateM/colisionS
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 31.253    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 UW2/C13y/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stateM/runS/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.424ns (28.713%)  route 6.018ns (71.287%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.629    -0.883    UW2/clk_out
    SLICE_X3Y17          FDRE                                         r  UW2/C13y/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  UW2/C13y/Q
                         net (fo=13, routed)          1.972     1.546    UW2/Wallypos2[11]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.220 r  UW2/vgaRed_OBUF[3]_inst_i_377/CO[3]
                         net (fo=1, routed)           0.000     2.220    UW2/vgaRed_OBUF[3]_inst_i_377_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.442 r  UW2/vgaRed_OBUF[3]_inst_i_378/O[0]
                         net (fo=2, routed)           1.135     3.577    Ycount/count4/h1_1[3]
    SLICE_X11Y13         LUT4 (Prop_lut4_I2_O)        0.299     3.876 r  Ycount/count4/vgaRed_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.000     3.876    Ycount/count4/vgaRed_OBUF[3]_inst_i_122_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.277 f  Ycount/count4/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=2, routed)           1.255     5.532    Xcount/count4/vgaGreen_OBUF[3]_inst_i_2_1[0]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  Xcount/count4/vgaGreen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.034     6.690    Xcount/count4/WallCG2
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.814 f  Xcount/count4/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.622     7.436    stateM/colisionS_2
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124     7.560 r  stateM/runS_i_1/O
                         net (fo=1, routed)           0.000     7.560    stateM/D_2
    SLICE_X7Y26          FDRE                                         r  stateM/runS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.502    38.507    stateM/clk
    SLICE_X7Y26          FDRE                                         r  stateM/runS/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)        0.031    39.007    stateM/runS
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             32.383ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count2/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.138ns (15.760%)  route 6.083ns (84.240%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.028     4.169    UW4/Q3_FF_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.124     4.293 r  UW4/Q0_FF_i_3__9/O
                         net (fo=6, routed)           0.594     4.887    scor/count1/Up0
    SLICE_X12Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.011 r  scor/count1/Q0_FF_i_3__1/O
                         net (fo=5, routed)           0.611     5.623    scor/count1/iUTC_0
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  scor/count1/Q0_FF_i_1__2/O
                         net (fo=4, routed)           0.588     6.335    scor/count2/CE0_2
    SLICE_X11Y9          FDRE                                         r  scor/count2/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.449    38.454    scor/count2/clk
    SLICE_X11Y9          FDRE                                         r  scor/count2/Q1_FF/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.094    38.923    
    SLICE_X11Y9          FDRE (Setup_fdre_C_CE)      -0.205    38.718    scor/count2/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                 32.383    

Slack (MET) :             32.383ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count2/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.138ns (15.760%)  route 6.083ns (84.240%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.028     4.169    UW4/Q3_FF_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.124     4.293 r  UW4/Q0_FF_i_3__9/O
                         net (fo=6, routed)           0.594     4.887    scor/count1/Up0
    SLICE_X12Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.011 r  scor/count1/Q0_FF_i_3__1/O
                         net (fo=5, routed)           0.611     5.623    scor/count1/iUTC_0
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  scor/count1/Q0_FF_i_1__2/O
                         net (fo=4, routed)           0.588     6.335    scor/count2/CE0_2
    SLICE_X11Y9          FDRE                                         r  scor/count2/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.449    38.454    scor/count2/clk
    SLICE_X11Y9          FDRE                                         r  scor/count2/Q2_FF/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.094    38.923    
    SLICE_X11Y9          FDRE (Setup_fdre_C_CE)      -0.205    38.718    scor/count2/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                 32.383    

Slack (MET) :             32.383ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count2/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.138ns (15.760%)  route 6.083ns (84.240%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.028     4.169    UW4/Q3_FF_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.124     4.293 r  UW4/Q0_FF_i_3__9/O
                         net (fo=6, routed)           0.594     4.887    scor/count1/Up0
    SLICE_X12Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.011 r  scor/count1/Q0_FF_i_3__1/O
                         net (fo=5, routed)           0.611     5.623    scor/count1/iUTC_0
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  scor/count1/Q0_FF_i_1__2/O
                         net (fo=4, routed)           0.588     6.335    scor/count2/CE0_2
    SLICE_X11Y9          FDRE                                         r  scor/count2/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.449    38.454    scor/count2/clk
    SLICE_X11Y9          FDRE                                         r  scor/count2/Q3_FF/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.094    38.923    
    SLICE_X11Y9          FDRE (Setup_fdre_C_CE)      -0.205    38.718    scor/count2/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                 32.383    

Slack (MET) :             32.394ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count4/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.138ns (15.790%)  route 6.069ns (84.210%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.019     4.160    scor/count1/Q0_FF_i_3__0_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.284 r  scor/count1/Q0_FF_i_5/O
                         net (fo=2, routed)           0.627     4.911    scor/count2/Q0_FF_1
    SLICE_X12Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.035 r  scor/count2/Q0_FF_i_3/O
                         net (fo=5, routed)           0.691     5.725    scor/count2/iUTC_2
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.849 r  scor/count2/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.472     6.322    scor/count4/CE0
    SLICE_X13Y11         FDRE                                         r  scor/count4/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.447    38.452    scor/count4/clk
    SLICE_X13Y11         FDRE                                         r  scor/count4/Q1_FF/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X13Y11         FDRE (Setup_fdre_C_CE)      -0.205    38.716    scor/count4/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 32.394    

Slack (MET) :             32.394ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count4/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.138ns (15.790%)  route 6.069ns (84.210%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.019     4.160    scor/count1/Q0_FF_i_3__0_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.284 r  scor/count1/Q0_FF_i_5/O
                         net (fo=2, routed)           0.627     4.911    scor/count2/Q0_FF_1
    SLICE_X12Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.035 r  scor/count2/Q0_FF_i_3/O
                         net (fo=5, routed)           0.691     5.725    scor/count2/iUTC_2
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.849 r  scor/count2/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.472     6.322    scor/count4/CE0
    SLICE_X13Y11         FDRE                                         r  scor/count4/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.447    38.452    scor/count4/clk
    SLICE_X13Y11         FDRE                                         r  scor/count4/Q2_FF/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X13Y11         FDRE (Setup_fdre_C_CE)      -0.205    38.716    scor/count4/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 32.394    

Slack (MET) :             32.394ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count4/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.138ns (15.790%)  route 6.069ns (84.210%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.019     4.160    scor/count1/Q0_FF_i_3__0_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.284 r  scor/count1/Q0_FF_i_5/O
                         net (fo=2, routed)           0.627     4.911    scor/count2/Q0_FF_1
    SLICE_X12Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.035 r  scor/count2/Q0_FF_i_3/O
                         net (fo=5, routed)           0.691     5.725    scor/count2/iUTC_2
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.849 r  scor/count2/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.472     6.322    scor/count4/CE0
    SLICE_X13Y11         FDRE                                         r  scor/count4/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.447    38.452    scor/count4/clk
    SLICE_X13Y11         FDRE                                         r  scor/count4/Q3_FF/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X13Y11         FDRE (Setup_fdre_C_CE)      -0.205    38.716    scor/count4/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 32.394    

Slack (MET) :             32.492ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count4/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.138ns (15.924%)  route 6.008ns (84.076%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.019     4.160    scor/count1/Q0_FF_i_3__0_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.284 r  scor/count1/Q0_FF_i_5/O
                         net (fo=2, routed)           0.627     4.911    scor/count2/Q0_FF_1
    SLICE_X12Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.035 r  scor/count2/Q0_FF_i_3/O
                         net (fo=5, routed)           0.691     5.725    scor/count2/iUTC_2
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.849 r  scor/count2/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.411     6.261    scor/count4/CE0
    SLICE_X12Y10         FDRE                                         r  scor/count4/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.448    38.453    scor/count4/clk
    SLICE_X12Y10         FDRE                                         r  scor/count4/Q0_FF/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.094    38.922    
    SLICE_X12Y10         FDRE (Setup_fdre_C_CE)      -0.169    38.753    scor/count4/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                 32.492    

Slack (MET) :             32.608ns  (required time - arrival time)
  Source:                 trigger/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scor/count2/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.138ns (16.185%)  route 5.893ns (83.815%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.626    -0.886    clk
    SLICE_X2Y30          FDRE                                         r  trigger/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  trigger/Q
                         net (fo=1, routed)           0.521     0.154    count/trig_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     0.278 r  count/C1_i_1/O
                         net (fo=317, routed)         2.740     3.017    UW2/frame
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.141 r  UW2/Q0_FF_i_6/O
                         net (fo=2, routed)           1.028     4.169    UW4/Q3_FF_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.124     4.293 r  UW4/Q0_FF_i_3__9/O
                         net (fo=6, routed)           0.594     4.887    scor/count1/Up0
    SLICE_X12Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.011 r  scor/count1/Q0_FF_i_3__1/O
                         net (fo=5, routed)           0.611     5.623    scor/count1/iUTC_0
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  scor/count1/Q0_FF_i_1__2/O
                         net (fo=4, routed)           0.399     6.146    scor/count2/CE0_2
    SLICE_X10Y9          FDRE                                         r  scor/count2/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         1.449    38.454    scor/count2/clk
    SLICE_X10Y9          FDRE                                         r  scor/count2/Q0_FF/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.094    38.923    
    SLICE_X10Y9          FDRE (Setup_fdre_C_CE)      -0.169    38.754    scor/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 32.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UW4/rng/Q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UW4/rng/Q1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.588    -0.593    UW4/rng/clk_out
    SLICE_X5Y16          FDRE                                         r  UW4/rng/Q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UW4/rng/Q0/Q
                         net (fo=2, routed)           0.067    -0.385    UW4/rng/Q0_n_0
    SLICE_X5Y16          FDRE                                         r  UW4/rng/Q1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.857    -0.833    UW4/rng/clk_out
    SLICE_X5Y16          FDRE                                         r  UW4/rng/Q1/C
                         clock pessimism              0.239    -0.593    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.075    -0.518    UW4/rng/Q1
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 count/sec12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count/sec13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.592    -0.589    count/clk_out
    SLICE_X5Y7           FDRE                                         r  count/sec12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  count/sec12/Q
                         net (fo=1, routed)           0.058    -0.390    count/sec_11
    SLICE_X4Y7           FDRE                                         r  count/sec13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.863    -0.827    count/clk_out
    SLICE_X4Y7           FDRE                                         r  count/sec13/C
                         clock pessimism              0.250    -0.576    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.046    -0.530    count/sec13
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 flash12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.406%)  route 0.100ns (41.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.593    -0.588    clk
    SLICE_X5Y6           FDRE                                         r  flash12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  flash12/Q
                         net (fo=1, routed)           0.100    -0.347    BigFlash_11
    SLICE_X6Y5           FDRE                                         r  flash13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.864    -0.826    clk
    SLICE_X6Y5           FDRE                                         r  flash13/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.075    -0.497    flash13
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 count/sec1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count/sec2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.592    -0.589    count/clk_out
    SLICE_X4Y8           FDRE                                         r  count/sec1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  count/sec1/Q
                         net (fo=1, routed)           0.119    -0.329    count/sec_0
    SLICE_X4Y7           FDRE                                         r  count/sec2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.863    -0.827    count/clk_out
    SLICE_X4Y7           FDRE                                         r  count/sec2/C
                         clock pessimism              0.253    -0.573    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.075    -0.498    count/sec2
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 flash5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.593    -0.588    clk
    SLICE_X5Y6           FDRE                                         r  flash5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  flash5/Q
                         net (fo=1, routed)           0.118    -0.330    BigFlash_4
    SLICE_X4Y6           FDRE                                         r  flash6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.864    -0.826    clk
    SLICE_X4Y6           FDRE                                         r  flash6/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.070    -0.505    flash6
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 count/sec96/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count/sec97/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.592    -0.589    count/clk_out
    SLICE_X6Y8           FDRE                                         r  count/sec96/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  count/sec96/Q
                         net (fo=1, routed)           0.059    -0.382    count/sec_95
    SLICE_X7Y8           FDRE                                         r  count/sec97/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.863    -0.827    count/clk_out
    SLICE_X7Y8           FDRE                                         r  count/sec97/C
                         clock pessimism              0.250    -0.576    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.018    -0.558    count/sec97
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 flash4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.593    -0.588    clk
    SLICE_X6Y6           FDRE                                         r  flash4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  flash4/Q
                         net (fo=1, routed)           0.101    -0.323    BigFlash_3
    SLICE_X5Y6           FDRE                                         r  flash5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.864    -0.826    clk
    SLICE_X5Y6           FDRE                                         r  flash5/C
                         clock pessimism              0.253    -0.572    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.072    -0.500    flash5
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UW2/rng/Q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UW2/rng/Q1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.592    -0.589    UW2/rng/clk_out
    SLICE_X0Y12          FDRE                                         r  UW2/rng/Q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UW2/rng/Q0/Q
                         net (fo=2, routed)           0.125    -0.324    UW2/rng/Q0_n_0
    SLICE_X1Y11          FDRE                                         r  UW2/rng/Q1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.864    -0.826    UW2/rng/clk_out
    SLICE_X1Y11          FDRE                                         r  UW2/rng/Q1/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.070    -0.502    UW2/rng/Q1
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 flash29/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash30/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.593    -0.588    clk
    SLICE_X7Y6           FDRE                                         r  flash29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  flash29/Q
                         net (fo=1, routed)           0.110    -0.337    BigFlash_28
    SLICE_X7Y6           FDRE                                         r  flash30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.864    -0.826    clk
    SLICE_X7Y6           FDRE                                         r  flash30/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.516    flash30
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 count/sec35/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count/sec36/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.594    -0.587    count/clk_out
    SLICE_X3Y8           FDRE                                         r  count/sec35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count/sec35/Q
                         net (fo=1, routed)           0.112    -0.334    count/sec_34
    SLICE_X2Y8           FDRE                                         r  count/sec36/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=422, routed)         0.865    -0.825    count/clk_out
    SLICE_X2Y8           FDRE                                         r  count/sec36/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.059    -0.515    count/sec36
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y11      FLIPFLIP/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y25      UB/C1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      UB/C10/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      UB/C11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      UB/C12/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y27      UB/C13/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y30     UW1/C13/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y15      UW1/C13y/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      UW4/C6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      UW4/C7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      UW4/C1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     Xcount/count3/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     Xcount/count3/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     Xcount/count3/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     Xcount/count3/Q3_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      UW3/rng/Q5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      UW3/rng/Q6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      FLIPFLIP/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y25      UB/C1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y25      UB/C1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      UB/C10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      UB/C10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      UB/C11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      UB/C11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      UB/C12/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      UB/C12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y27      UB/C13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y27      UB/C13/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



