Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: VGAController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGAController.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGAController"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGAController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rajp/Projects/CS_3710/assignment_3/VGASignalGenerator.v" into library work
Parsing module <VGASignalGenerator>.
Analyzing Verilog file "/home/rajp/Projects/CS_3710/assignment_3/PixelGenerator.v" into library work
Parsing module <PixelGenerator>.
Analyzing Verilog file "/home/rajp/Projects/CS_3710/assignment_3/ipcore_dir/VGARAM.v" into library work
Parsing module <VGARAM>.
Analyzing Verilog file "/home/rajp/Projects/CS_3710/assignment_3/VGAController.v" into library work
Parsing module <VGAController>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/rajp/Projects/CS_3710/assignment_3/VGAController.v" Line 49: Port clkb is not connected to this instance

Elaborating module <VGAController>.

Elaborating module <PixelGenerator>.

Elaborating module <VGARAM>.

Elaborating module <VGASignalGenerator>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGAController>.
    Related source file is "/home/rajp/Projects/CS_3710/assignment_3/VGAController.v".
INFO:Xst:3210 - "/home/rajp/Projects/CS_3710/assignment_3/VGAController.v" line 49: Output port <doutb> of the instance <_VGARam> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VGAController> synthesized.

Synthesizing Unit <PixelGenerator>.
    Related source file is "/home/rajp/Projects/CS_3710/assignment_3/PixelGenerator.v".
    Found 2-bit register for signal <glyph_state>.
    Found 9-bit register for signal <latched_row>.
    Found 10-bit register for signal <latched_column>.
    Found 8-bit register for signal <next_color>.
    Found 8-bit register for signal <latched_data_in<7:0>>.
    Found 31-bit register for signal <random_number>.
    Found 14-bit adder for signal <n0059[13:0]> created at line 59.
    Found 11-bit adder for signal <n0062[10:0]> created at line 63.
    Found 2-bit adder for signal <glyph_state[1]_GND_2_o_add_9_OUT> created at line 90.
    Found 1-bit 8-to-1 multiplexer for signal <latched_column[2]_upper_bits[7]_Mux_4_o> created at line 68.
    Found 1-bit 8-to-1 multiplexer for signal <latched_column[2]_lower_bits[7]_Mux_5_o> created at line 71.
    Found 8-bit 4-to-1 multiplexer for signal <mode[1]_PWR_2_o_wide_mux_10_OUT> created at line 97.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <PixelGenerator> synthesized.

Synthesizing Unit <VGASignalGenerator>.
    Related source file is "/home/rajp/Projects/CS_3710/assignment_3/VGASignalGenerator.v".
    Found 10-bit register for signal <column_counter>.
    Found 10-bit register for signal <row_counter>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 8-bit register for signal <rgbcolor>.
    Found 2-bit register for signal <pixel_counter>.
    Found 10-bit subtractor for signal <column> created at line 76.
    Found 2-bit adder for signal <next_pixel_counter> created at line 79.
    Found 10-bit adder for signal <column_counter[9]_GND_4_o_add_13_OUT> created at line 84.
    Found 10-bit adder for signal <row_counter[9]_GND_4_o_add_16_OUT> created at line 89.
    Found 9-bit subtractor for signal <calculated_row_output<8:0>> created at line 72.
    Found 9-bit comparator greater for signal <row[8]_PWR_4_o_LessThan_2_o> created at line 59
    Found 10-bit comparator greater for signal <column[9]_PWR_4_o_LessThan_3_o> created at line 59
    Found 10-bit comparator greater for signal <column_counter[9]_GND_4_o_LessThan_6_o> created at line 67
    Found 10-bit comparator lessequal for signal <n0010> created at line 67
    Found 10-bit comparator greater for signal <row_counter[9]_GND_4_o_LessThan_8_o> created at line 68
    Found 10-bit comparator lessequal for signal <n0014> created at line 68
    Found 10-bit comparator lessequal for signal <PWR_4_o_column_counter[9]_LessThan_20_o> created at line 92
    Found 10-bit comparator lessequal for signal <PWR_4_o_row_counter[9]_LessThan_21_o> created at line 95
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGASignalGenerator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 12
 1-bit register                                        : 2
 10-bit register                                       : 3
 2-bit register                                        : 2
 31-bit register                                       : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 2
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/VGARAM.ngc>.
Loading core <VGARAM> for timing and area information for instance <_VGARam>.

Synthesizing (advanced) Unit <PixelGenerator>.
The following registers are absorbed into counter <glyph_state>: 1 register on signal <glyph_state>.
Unit <PixelGenerator> synthesized (advanced).

Synthesizing (advanced) Unit <VGASignalGenerator>.
The following registers are absorbed into counter <pixel_counter>: 1 register on signal <pixel_counter>.
The following registers are absorbed into counter <column_counter>: 1 register on signal <column_counter>.
The following registers are absorbed into counter <row_counter>: 1 register on signal <row_counter>.
Unit <VGASignalGenerator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 2-bit up counter                                      : 2
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGAController> ...

Optimizing unit <PixelGenerator> ...

Optimizing unit <VGASignalGenerator> ...
INFO:Xst:2261 - The FF/Latch <_pixelGenerator/glyph_state_0> in Unit <VGAController> is equivalent to the following FF/Latch, which will be removed : <_vgaSignalGenerator/pixel_counter_0> 
INFO:Xst:2261 - The FF/Latch <_pixelGenerator/glyph_state_1> in Unit <VGAController> is equivalent to the following FF/Latch, which will be removed : <_vgaSignalGenerator/pixel_counter_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGAController, actual ratio is 2.

Final Macro Processing ...

Processing Unit <VGAController> :
	Found 3-bit shift register for signal <_pixelGenerator/random_number_30>.
	Found 20-bit shift register for signal <_pixelGenerator/random_number_27>.
Unit <VGAController> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75
# Shift Registers                                      : 2
 20-bit shift register                                 : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGAController.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 231
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 18
#      LUT2                        : 8
#      LUT3                        : 8
#      LUT4                        : 47
#      LUT5                        : 15
#      LUT6                        : 84
#      MUXCY                       : 18
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 20
# FlipFlops/Latches                : 85
#      FD                          : 10
#      FDE                         : 37
#      FDR                         : 18
#      FDRE                        : 20
# RAMS                             : 19
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 3
# Shift Registers                  : 2
#      SRLC16E                     : 1
#      SRLC32E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  18224     0%  
 Number of Slice LUTs:                  189  out of   9112     2%  
    Number used as Logic:               187  out of   9112     2%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    212
   Number with an unused Flip Flop:     127  out of    212    59%  
   Number with an unused LUT:            23  out of    212    10%  
   Number of fully used LUT-FF pairs:    62  out of    212    29%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               18  out of     32    56%  
    Number using Block RAM only:         18
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 102   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.189ns (Maximum Frequency: 161.574MHz)
   Minimum input arrival time before clock: 3.792ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.189ns (frequency: 161.574MHz)
  Total number of paths / destination ports: 4572 / 411
-------------------------------------------------------------------------
Delay:               6.189ns (Levels of Logic = 6)
  Source:            _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:       _pixelGenerator/next_color_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _pixelGenerator/next_color_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   1.850   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>)
     LUT6:I2->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11)
     LUT6:I2->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux113 (douta<14>)
     end scope: '_VGARam:douta<14>'
     LUT6:I2->O            1   0.203   0.000  _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3 (_pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3)
     MUXF7:I1->O           8   0.140   0.803  _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7 (_pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o)
     LUT6:I5->O            1   0.205   0.000  _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT21 (_pixelGenerator/mode[1]_PWR_2_o_wide_mux_10_OUT<1>)
     FDE:D                     0.102          _pixelGenerator/next_color_1
    ----------------------------------------
    Total                      6.189ns (2.906ns logic, 3.283ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              3.792ns (Levels of Logic = 3)
  Source:            mode<0> (PAD)
  Destination:       _pixelGenerator/next_color_7 (FF)
  Destination Clock: clk rising

  Data Path: mode<0> to _pixelGenerator/next_color_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.252  mode_0_IBUF (mode_0_IBUF)
     LUT4:I0->O            1   0.203   0.808  _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT12_SW1 (N10)
     LUT6:I3->O            1   0.205   0.000  _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT21 (_pixelGenerator/mode[1]_PWR_2_o_wide_mux_10_OUT<1>)
     FDE:D                     0.102          _pixelGenerator/next_color_1
    ----------------------------------------
    Total                      3.792ns (1.732ns logic, 2.060ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            _vgaSignalGenerator/rgbcolor_7 (FF)
  Destination:       rgbcolor<7> (PAD)
  Source Clock:      clk rising

  Data Path: _vgaSignalGenerator/rgbcolor_7 to rgbcolor<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  _vgaSignalGenerator/rgbcolor_7 (_vgaSignalGenerator/rgbcolor_7)
     OBUF:I->O                 2.571          rgbcolor_7_OBUF (rgbcolor<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.189|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.50 secs
 
--> 


Total memory usage is 413764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

