{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730396135414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730396135415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 12:35:34 2024 " "Processing started: Thu Oct 31 12:35:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730396135415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1730396135415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /project/engineering/intelFPGA/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim top top " "Command: quartus_sh -t /project/engineering/intelFPGA/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim top top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1730396135415 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim top top " "Quartus(args): --rtl_sim top top" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1730396135415 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1730396140774 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1730396141415 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1730396141416 ""}
{ "Warning" "0" "" "Warning: File top_run_msim_rtl_verilog.do already exists - backing up current file as top_run_msim_rtl_verilog.do.bak1" {  } {  } 0 0 "Warning: File top_run_msim_rtl_verilog.do already exists - backing up current file as top_run_msim_rtl_verilog.do.bak1" 0 0 "Shell" 0 0 1730396141567 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/simulation/questa/top_run_msim_rtl_verilog.do" {  } { { "/home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/simulation/questa/top_run_msim_rtl_verilog.do" "0" { Text "/home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/simulation/questa/top_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/simulation/questa/top_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1730396141585 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1730396141588 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1730396141598 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1730396141598 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/top_nativelink_simulation.rpt" {  } { { "/home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/top_nativelink_simulation.rpt" "0" { Text "/home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/top_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/warehouse/e.sarceno/FALL2024/632M/Homework3/ComputerArchitecture/Assignments/HomeWork1/top_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1730396141598 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/project/engineering/intelFPGA/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /project/engineering/intelFPGA/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1730396141599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730396141599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 12:35:41 2024 " "Processing ended: Thu Oct 31 12:35:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730396141599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730396141599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730396141599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1730396141599 ""}
