git clone --depth 1 --no-tags https://github.com/codes0ar/fft2d_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619142249
git clone --depth 1 --no-tags https://github.com/AyaAshraf419/Asynchronous-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619281200
git clone --depth 1 --no-tags https://github.com/sslerose/RedPitaya-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614062378
git clone --depth 1 --no-tags https://github.com/meetbhatt2113/verilog-code-for-placement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614053751
git clone --depth 1 --no-tags https://github.com/YoungSTM32/LMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613646678
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_warehouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614807677
git clone --depth 1 --no-tags https://github.com/xytyz/PWMVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614966471
git clone --depth 1 --no-tags https://github.com/LizhuChen/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618062078
git clone --depth 1 --no-tags https://github.com/gsburmaster/Tricodor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618028213
git clone --depth 1 --no-tags https://github.com/NadaHassona/Bank-system-by-verilog--FPJA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618437576
git clone --depth 1 --no-tags https://github.com/MaiAnh871/Learn-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615417574
git clone --depth 1 --no-tags https://github.com/Frosa009/Lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615548671
git clone --depth 1 --no-tags https://github.com/fm4dd/gm-study-max.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615989686
git clone --depth 1 --no-tags https://github.com/felipneiva/cpu-infrahw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616127021
git clone --depth 1 --no-tags https://github.com/ctbram/xiling-verilog-nexys2-4bit-ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617107476
git clone --depth 1 --no-tags https://github.com/BaduguSwamy/Verilog-codes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612527971
git clone --depth 1 --no-tags https://github.com/RudranshKi/SPI_basedTempSensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618697679
git clone --depth 1 --no-tags https://github.com/omarhusseinn/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612919306
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab6CS161LCaches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617790887
git clone --depth 1 --no-tags https://github.com/SURA-SAI-SWAROOP/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618846125
git clone --depth 1 --no-tags https://github.com/yashwant4756/Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619211215
git clone --depth 1 --no-tags https://github.com/kubaswiebocki/Fast_inverse_square_root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618951011
git clone --depth 1 --no-tags https://github.com/mbradshaw02/firstTry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612192717
git clone --depth 1 --no-tags https://github.com/Ashu3208/assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615140436
git clone --depth 1 --no-tags https://github.com/ChrisElash/12nm_testing_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615074224
git clone --depth 1 --no-tags https://github.com/kiba6563/Spartan-3E_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616431596
git clone --depth 1 --no-tags https://github.com/JoshL11/Logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616474718
git clone --depth 1 --no-tags https://github.com/alexmangushev/serial_full_duplex_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616662672
git clone --depth 1 --no-tags https://github.com/marinvanessa/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616985828
git clone --depth 1 --no-tags https://github.com/sapramupendra/-ENERGY-EFFICIENCY-LOW-LATENCY-SIGNED-MULTIPLIER-FOR-FPGA-BASED-HARDWARE-ACCELERATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617076104
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/-First-In-First-Out-FIFO-digital-circuit-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615540587
git clone --depth 1 --no-tags https://github.com/bpeng216/ELEC326-16-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615520892
git clone --depth 1 --no-tags https://github.com/wkflyk/privacy-amplification-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614187487
git clone --depth 1 --no-tags https://github.com/Naiera-Seifeldin/32-bit-single-cycle-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615053115
git clone --depth 1 --no-tags https://github.com/visionvlsi/modelsim_prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615268651
git clone --depth 1 --no-tags https://github.com/koprime23/EE5331-DSP-Architectures-Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612741337
git clone --depth 1 --no-tags https://github.com/daniel29348679/electronic-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613691707
git clone --depth 1 --no-tags https://github.com/khaledmermah/RISC-V32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612229628
git clone --depth 1 --no-tags https://github.com/BenzeneAlcohol/Password-Cracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613557223
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/simple-ALU-operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613843880
git clone --depth 1 --no-tags https://github.com/youwei0505/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613779755
git clone --depth 1 --no-tags https://github.com/NourMamdouh/gcd_FSMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615023589
git clone --depth 1 --no-tags https://github.com/neiltauro/Router_1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615209567
git clone --depth 1 --no-tags https://github.com/MinaaSobhy/Single-Cycle-32-bit-RISC-V-Processor-Based-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615738996
git clone --depth 1 --no-tags https://github.com/erendrcnn/Cache-Controller-and-Branch-Prediction-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616088832
git clone --depth 1 --no-tags https://github.com/erendrcnn/FPGA-Arithmetic-Calculator-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616094347
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Exercise-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618732988
git clone --depth 1 --no-tags https://github.com/ZPNMiaoHeng/e203.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616998043
git clone --depth 1 --no-tags https://github.com/Shivangp4/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617204583
git clone --depth 1 --no-tags https://github.com/williamstoy/opalkelly-frontpanel-axi4lite-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614485281
git clone --depth 1 --no-tags https://github.com/notbingsu/ee2026-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614762435
git clone --depth 1 --no-tags https://github.com/rhowlett/efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612304207
git clone --depth 1 --no-tags https://github.com/sicajc/iot_data_final2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612839572
git clone --depth 1 --no-tags https://github.com/kirollos9/digital-design-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611984788
git clone --depth 1 --no-tags https://github.com/cattooth/128pointFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617640149
git clone --depth 1 --no-tags https://github.com/SreekanthBillupati/Verilog-Practise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617781643
git clone --depth 1 --no-tags https://github.com/diferential/sc-rv-tt03-block3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618891480
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/RISC-V_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614424660
git clone --depth 1 --no-tags https://github.com/fivexxxxx/verilog_uart_decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614223030
git clone --depth 1 --no-tags https://github.com/alpha-karthik/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614355258
git clone --depth 1 --no-tags https://github.com/gitEricDu/tsnp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615087193
git clone --depth 1 --no-tags https://github.com/rickathe/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615137701
git clone --depth 1 --no-tags https://github.com/pablohfny/ESC-2023-UFU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615025696
git clone --depth 1 --no-tags https://github.com/Kskjordal/Caravan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613798788
git clone --depth 1 --no-tags https://github.com/srinivasf1/Silicon_exp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612812519
git clone --depth 1 --no-tags https://github.com/Zashino/CCU_Computer_Organization-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612808601
git clone --depth 1 --no-tags https://github.com/Shalambala/CustomFpArithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613808454
git clone --depth 1 --no-tags https://github.com/elecclubiitg/Simon_Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613915135
git clone --depth 1 --no-tags https://github.com/castoria/EeroqCaravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613430624
git clone --depth 1 --no-tags https://github.com/homaung/unsuccessful-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613220801
git clone --depth 1 --no-tags https://github.com/edgars-ozols/AlchitryCuExperiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612902226
git clone --depth 1 --no-tags https://github.com/PierceCCH/darth-invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615492229
git clone --depth 1 --no-tags https://github.com/MinaaSobhy/UART-Receiver-Based-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615735921
git clone --depth 1 --no-tags https://github.com/ChiYuan9/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618573587
git clone --depth 1 --no-tags https://github.com/nsidhu11/VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618304231
git clone --depth 1 --no-tags https://github.com/Bytewaiser/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619240814
git clone --depth 1 --no-tags https://github.com/apurba1911/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619245480
git clone --depth 1 --no-tags https://github.com/DC22091999/part_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618278492
git clone --depth 1 --no-tags https://github.com/NalavathVamsinaik/RAM-and-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617983639
git clone --depth 1 --no-tags https://github.com/ThilankaMORA/RISCV-32-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618537314
git clone --depth 1 --no-tags https://github.com/maiomar88/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618869208
git clone --depth 1 --no-tags https://github.com/Luudinhvietan1123/RISC-V-32I-implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612294367
git clone --depth 1 --no-tags https://github.com/AsifHasanOpi/myAES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612115113
git clone --depth 1 --no-tags https://github.com/saumya2102/verilog_Saumya_100days.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612528770
git clone --depth 1 --no-tags https://github.com/RGD2/uspectrogen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616803535
git clone --depth 1 --no-tags https://github.com/anjaliabr/MIPSSingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616333830
git clone --depth 1 --no-tags https://github.com/ishper08/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617272590
git clone --depth 1 --no-tags https://github.com/danster44/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617519024
git clone --depth 1 --no-tags https://github.com/kido2k3/CA_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616204540
git clone --depth 1 --no-tags https://github.com/KartikSingh8168/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613465205
git clone --depth 1 --no-tags https://github.com/sness23/cello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612967022
git clone --depth 1 --no-tags https://github.com/CatalinPoata/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613388438
git clone --depth 1 --no-tags https://github.com/takeokas/tang_primer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615055874
git clone --depth 1 --no-tags https://github.com/BharathKumar-Dannana/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618278005
git clone --depth 1 --no-tags https://github.com/akshatg20/CS220A-Microprocesser-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618323340
