Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 15:22:43 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/mmul_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Routed
---------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------+
|      Characteristics      |            Path #1           |
+---------------------------+------------------------------+
| Requirement               | 4.000                        |
| Path Delay                | 0.660                        |
| Logic Delay               | 0.223(34%)                   |
| Net Delay                 | 0.437(66%)                   |
| Clock Skew                | -0.027                       |
| Slack                     | 1.709                        |
| Clock Uncertainty         | 0.035                        |
| Clock Relationship        | Safely Timed                 |
| Clock Delay Group         | Same Clock                   |
| Logic Levels              | 0                            |
| Routes                    | 1                            |
| Logical Path              | FDRE/C-(3)-DSP48E1/OPMODE[4] |
| Start Point Clock         | ap_clk                       |
| End Point Clock           | ap_clk                       |
| DSP Block                 | Seq                          |
| RAM Registers             |                              |
| IO Crossings              | 0                            |
| Config Crossings          | 0                            |
| SLR Crossings             | 0                            |
| PBlocks                   | 0                            |
| High Fanout               | 3                            |
| Dont Touch                | 0                            |
| Mark Debug                | 0                            |
| Start Point Pin Primitive | FDRE/C                       |
| End Point Pin Primitive   | DSP48E1/OPMODE[4]            |
| Start Point Pin           | icmp_ln14_reg_393_reg[0]/C   |
| End Point Pin             | p_reg_reg/OPMODE[4]          |
+---------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+
| End Point Clock | Requirement |  0 |  1 |  2 |
+-----------------+-------------+----+----+----+
| ap_clk          | 4.000ns     | 92 | 26 | 10 |
+-----------------+-------------+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 128 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


