
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000107e8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001898  080109c8  080109c8  000209c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012260  08012260  00031ecc  2**0
                  CONTENTS
  4 .ARM          00000000  08012260  08012260  00031ecc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012260  08012260  00031ecc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012260  08012260  00022260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012264  08012264  00022264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001ecc  20000000  08012268  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a9c  20001ecc  08014134  00031ecc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002968  08014134  00032968  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031ecc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003f94b  00000000  00000000  00031efc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000726e  00000000  00000000  00071847  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002120  00000000  00000000  00078ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d38  00000000  00000000  0007abd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003403e  00000000  00000000  0007c910  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002be96  00000000  00000000  000b094e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00125b95  00000000  00000000  000dc7e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00202379  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009038  00000000  00000000  002023f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001ecc 	.word	0x20001ecc
 80001fc:	00000000 	.word	0x00000000
 8000200:	080109b0 	.word	0x080109b0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001ed0 	.word	0x20001ed0
 800021c:	080109b0 	.word	0x080109b0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d000      	beq.n	8000c0a <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000c08:	e002      	b.n	8000c10 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000c0a:	f000 f805 	bl	8000c18 <BiasMenu_DrawMainMenu>
			break;
 8000c0e:	bf00      	nop

	}
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, WHITE, 2, BLACK);
 8000c1e:	2300      	movs	r3, #0
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	2302      	movs	r3, #2
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c2a:	220a      	movs	r2, #10
 8000c2c:	210a      	movs	r1, #10
 8000c2e:	4804      	ldr	r0, [pc, #16]	; (8000c40 <BiasMenu_DrawMainMenu+0x28>)
 8000c30:	f00c fc22 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000c34:	f000 f936 	bl	8000ea4 <DM_DisplayFormattedOutput>

}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	080109c8 	.word	0x080109c8

08000c44 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000c48:	f00c fc68 	bl	800d51c <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c4c:	2003      	movs	r0, #3
 8000c4e:	f00d f855 	bl	800dcfc <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c52:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c56:	f00c fe69 	bl	800d92c <ILI9341_Fill_Screen>

}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	2300      	movs	r3, #0
 8000c72:	220a      	movs	r2, #10
 8000c74:	210a      	movs	r1, #10
 8000c76:	4807      	ldr	r0, [pc, #28]	; (8000c94 <DM_PostInit+0x34>)
 8000c78:	f00c fbfe 	bl	800d478 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c80:	f007 fa52 	bl	8008128 <HAL_Delay>

	  DM_RefreshScreen();
 8000c84:	f000 fa16 	bl	80010b4 <DM_RefreshScreen>
#ifdef SWV_DEBUG_ENABLED
	  printf("Init Completed\n");
 8000c88:	4803      	ldr	r0, [pc, #12]	; (8000c98 <DM_PostInit+0x38>)
 8000c8a:	f00d ff39 	bl	800eb00 <puts>
#endif


}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	080109d4 	.word	0x080109d4
 8000c98:	080109e4 	.word	0x080109e4

08000c9c <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b09c      	sub	sp, #112	; 0x70
 8000ca0:	af02      	add	r7, sp, #8

	if(ToplevelMenu_getStatus())
 8000ca2:	f003 faa5 	bl	80041f0 <ToplevelMenu_getStatus>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d018      	beq.n	8000cde <DM_UpdateDisplay+0x42>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000cac:	4872      	ldr	r0, [pc, #456]	; (8000e78 <DM_UpdateDisplay+0x1dc>)
 8000cae:	f00d ff27 	bl	800eb00 <puts>
		#endif

		switch(ToplevelMenu_getStatus())
 8000cb2:	f003 fa9d 	bl	80041f0 <ToplevelMenu_getStatus>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d008      	beq.n	8000cce <DM_UpdateDisplay+0x32>
 8000cbc:	2b03      	cmp	r3, #3
 8000cbe:	d00a      	beq.n	8000cd6 <DM_UpdateDisplay+0x3a>
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d000      	beq.n	8000cc6 <DM_UpdateDisplay+0x2a>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000cc4:	e089      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	f002 fb4e 	bl	8003368 <ToplevelMenu_DrawMenu>
				break;
 8000ccc:	e085      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000cce:	2002      	movs	r0, #2
 8000cd0:	f002 fb4a 	bl	8003368 <ToplevelMenu_DrawMenu>
				break;
 8000cd4:	e081      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000cd6:	2003      	movs	r0, #3
 8000cd8:	f002 fb46 	bl	8003368 <ToplevelMenu_DrawMenu>
				break;
 8000cdc:	e07d      	b.n	8000dda <DM_UpdateDisplay+0x13e>
		}
	}

	// Function menus
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000cde:	f003 f887 	bl	8003df0 <FuncMenu_getStatus>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d018      	beq.n	8000d1a <DM_UpdateDisplay+0x7e>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000ce8:	4863      	ldr	r0, [pc, #396]	; (8000e78 <DM_UpdateDisplay+0x1dc>)
 8000cea:	f00d ff09 	bl	800eb00 <puts>
		#endif

		switch(FuncMenu_getStatus())
 8000cee:	f003 f87f 	bl	8003df0 <FuncMenu_getStatus>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	d008      	beq.n	8000d0a <DM_UpdateDisplay+0x6e>
 8000cf8:	2b03      	cmp	r3, #3
 8000cfa:	d00a      	beq.n	8000d12 <DM_UpdateDisplay+0x76>
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d000      	beq.n	8000d02 <DM_UpdateDisplay+0x66>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000d00:	e06b      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000d02:	2001      	movs	r0, #1
 8000d04:	f001 fe80 	bl	8002a08 <FuncMenu_DrawMenu>
				break;
 8000d08:	e067      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000d0a:	2002      	movs	r0, #2
 8000d0c:	f001 fe7c 	bl	8002a08 <FuncMenu_DrawMenu>
				break;
 8000d10:	e063      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000d12:	2003      	movs	r0, #3
 8000d14:	f001 fe78 	bl	8002a08 <FuncMenu_DrawMenu>
				break;
 8000d18:	e05f      	b.n	8000dda <DM_UpdateDisplay+0x13e>
		}

	}
	// Gain menus
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000d1a:	f003 f96b 	bl	8003ff4 <GainMenu_getStatus>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d018      	beq.n	8000d56 <DM_UpdateDisplay+0xba>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("GainMenu_DrawMenu\n");
 8000d24:	4855      	ldr	r0, [pc, #340]	; (8000e7c <DM_UpdateDisplay+0x1e0>)
 8000d26:	f00d feeb 	bl	800eb00 <puts>
		#endif

		switch(GainMenu_getStatus())
 8000d2a:	f003 f963 	bl	8003ff4 <GainMenu_getStatus>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d008      	beq.n	8000d46 <DM_UpdateDisplay+0xaa>
 8000d34:	2b03      	cmp	r3, #3
 8000d36:	d00a      	beq.n	8000d4e <DM_UpdateDisplay+0xb2>
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d000      	beq.n	8000d3e <DM_UpdateDisplay+0xa2>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000d3c:	e04d      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000d3e:	2001      	movs	r0, #1
 8000d40:	f002 fa84 	bl	800324c <GainMenu_DrawMenu>
				break;
 8000d44:	e049      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000d46:	2002      	movs	r0, #2
 8000d48:	f002 fa80 	bl	800324c <GainMenu_DrawMenu>
				break;
 8000d4c:	e045      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000d4e:	2003      	movs	r0, #3
 8000d50:	f002 fa7c 	bl	800324c <GainMenu_DrawMenu>
				break;
 8000d54:	e041      	b.n	8000dda <DM_UpdateDisplay+0x13e>
		}

	}

	// Frequency menus
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000d56:	f002 fe63 	bl	8003a20 <FreqMenu_getStatus>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d023      	beq.n	8000da8 <DM_UpdateDisplay+0x10c>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FreqMenu_DrawMenu\n");
 8000d60:	4847      	ldr	r0, [pc, #284]	; (8000e80 <DM_UpdateDisplay+0x1e4>)
 8000d62:	f00d fecd 	bl	800eb00 <puts>
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000d66:	f002 fe5b 	bl	8003a20 <FreqMenu_getStatus>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d832      	bhi.n	8000dd8 <DM_UpdateDisplay+0x13c>
 8000d72:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <DM_UpdateDisplay+0xdc>)
 8000d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d78:	08000d89 	.word	0x08000d89
 8000d7c:	08000d91 	.word	0x08000d91
 8000d80:	08000d99 	.word	0x08000d99
 8000d84:	08000da1 	.word	0x08000da1
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f000 f9ef 	bl	800116c <FreqMenu_DrawMenu>

				break;
 8000d8e:	e024      	b.n	8000dda <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000d90:	2002      	movs	r0, #2
 8000d92:	f000 f9eb 	bl	800116c <FreqMenu_DrawMenu>
				break;
 8000d96:	e020      	b.n	8000dda <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000d98:	2003      	movs	r0, #3
 8000d9a:	f000 f9e7 	bl	800116c <FreqMenu_DrawMenu>

				break;
 8000d9e:	e01c      	b.n	8000dda <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000da0:	2004      	movs	r0, #4
 8000da2:	f000 f9e3 	bl	800116c <FreqMenu_DrawMenu>
				break;
 8000da6:	e018      	b.n	8000dda <DM_UpdateDisplay+0x13e>
		}

	}

	// Bias menu
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000da8:	f002 fb98 	bl	80034dc <BiasMenu_getStatus>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d006      	beq.n	8000dc0 <DM_UpdateDisplay+0x124>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("BiasMenu_DrawMenu\n");
 8000db2:	4834      	ldr	r0, [pc, #208]	; (8000e84 <DM_UpdateDisplay+0x1e8>)
 8000db4:	f00d fea4 	bl	800eb00 <puts>
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000db8:	2001      	movs	r0, #1
 8000dba:	f7ff ff1d 	bl	8000bf8 <BiasMenu_DrawMenu>
 8000dbe:	e00c      	b.n	8000dda <DM_UpdateDisplay+0x13e>
	}
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, BLACK, 1, RED);
 8000dc0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	2300      	movs	r3, #0
 8000dcc:	2232      	movs	r2, #50	; 0x32
 8000dce:	210a      	movs	r1, #10
 8000dd0:	482d      	ldr	r0, [pc, #180]	; (8000e88 <DM_UpdateDisplay+0x1ec>)
 8000dd2:	f00c fb51 	bl	800d478 <ILI9341_Draw_Text>
 8000dd6:	e000      	b.n	8000dda <DM_UpdateDisplay+0x13e>
				break;
 8000dd8:	bf00      	nop
	}

	#ifdef ENCODER_DEBUG
		char tim5_text[50] = "";
 8000dda:	2300      	movs	r3, #0
 8000ddc:	637b      	str	r3, [r7, #52]	; 0x34
 8000dde:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000de2:	222e      	movs	r2, #46	; 0x2e
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f00d f9ca 	bl	800e180 <memset>
		snprintf(tim5_text, sizeof(tim5_text), "OUTPUT_TIMER->ARR: %5lu", OUTPUT_TIMER->ARR);
 8000dec:	4b27      	ldr	r3, [pc, #156]	; (8000e8c <DM_UpdateDisplay+0x1f0>)
 8000dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df0:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000df4:	4a26      	ldr	r2, [pc, #152]	; (8000e90 <DM_UpdateDisplay+0x1f4>)
 8000df6:	2132      	movs	r1, #50	; 0x32
 8000df8:	f00d fe8a 	bl	800eb10 <sniprintf>
		//if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
			ILI9341_Draw_Text(tim5_text, 10, 180, BLACK, 1, RED);
 8000dfc:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000e00:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e04:	9301      	str	r3, [sp, #4]
 8000e06:	2301      	movs	r3, #1
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	22b4      	movs	r2, #180	; 0xb4
 8000e0e:	210a      	movs	r1, #10
 8000e10:	f00c fb32 	bl	800d478 <ILI9341_Draw_Text>

		char encoder_value[50] = "";
 8000e14:	2300      	movs	r3, #0
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	222e      	movs	r2, #46	; 0x2e
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f00d f9ae 	bl	800e180 <memset>
		snprintf(encoder_value, sizeof(encoder_value), "SWEEP_TIMER->ARR: %5lu - ENCODER: %5lu", SWEEP_TIMER->ARR, ENCODER_TIMER->CNT);
 8000e24:	4b1b      	ldr	r3, [pc, #108]	; (8000e94 <DM_UpdateDisplay+0x1f8>)
 8000e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e28:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <DM_UpdateDisplay+0x1fc>)
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	9300      	str	r3, [sp, #0]
 8000e30:	4613      	mov	r3, r2
 8000e32:	4a1a      	ldr	r2, [pc, #104]	; (8000e9c <DM_UpdateDisplay+0x200>)
 8000e34:	2132      	movs	r1, #50	; 0x32
 8000e36:	f00d fe6b 	bl	800eb10 <sniprintf>
		//if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
			ILI9341_Draw_Text(encoder_value, 10, 190, BLACK, 1, RED);
 8000e3a:	4638      	mov	r0, r7
 8000e3c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e40:	9301      	str	r3, [sp, #4]
 8000e42:	2301      	movs	r3, #1
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	22be      	movs	r2, #190	; 0xbe
 8000e4a:	210a      	movs	r1, #10
 8000e4c:	f00c fb14 	bl	800d478 <ILI9341_Draw_Text>
	#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <DM_UpdateDisplay+0x204>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d00a      	beq.n	8000e6e <DM_UpdateDisplay+0x1d2>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, BLACK, 1, RED);
 8000e58:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e5c:	9301      	str	r3, [sp, #4]
 8000e5e:	2301      	movs	r3, #1
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	2300      	movs	r3, #0
 8000e64:	22be      	movs	r2, #190	; 0xbe
 8000e66:	210a      	movs	r1, #10
 8000e68:	480d      	ldr	r0, [pc, #52]	; (8000ea0 <DM_UpdateDisplay+0x204>)
 8000e6a:	f00c fb05 	bl	800d478 <ILI9341_Draw_Text>

}
 8000e6e:	bf00      	nop
 8000e70:	3768      	adds	r7, #104	; 0x68
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	080109f4 	.word	0x080109f4
 8000e7c:	08010a08 	.word	0x08010a08
 8000e80:	08010a1c 	.word	0x08010a1c
 8000e84:	08010a30 	.word	0x08010a30
 8000e88:	08010a44 	.word	0x08010a44
 8000e8c:	40013400 	.word	0x40013400
 8000e90:	08010a68 	.word	0x08010a68
 8000e94:	40000c00 	.word	0x40000c00
 8000e98:	40012c00 	.word	0x40012c00
 8000e9c:	08010a80 	.word	0x08010a80
 8000ea0:	20001ee8 	.word	0x20001ee8

08000ea4 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000ea4:	b590      	push	{r4, r7, lr}
 8000ea6:	b099      	sub	sp, #100	; 0x64
 8000ea8:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000eaa:	2300      	movs	r3, #0
 8000eac:	633b      	str	r3, [r7, #48]	; 0x30
 8000eae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000eba:	2346      	movs	r3, #70	; 0x46
 8000ebc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t out_hertz_y = 40;
 8000ec0:	2328      	movs	r3, #40	; 0x28
 8000ec2:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

	char out_vpp[16] = "";
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	623b      	str	r3, [r7, #32]
 8000eca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
	uint8_t out_vpp_x = 70;
 8000ed6:	2346      	movs	r3, #70	; 0x46
 8000ed8:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	uint8_t out_vpp_y = 70;
 8000edc:	2346      	movs	r3, #70	; 0x46
 8000ede:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

	char out_decibels[11] = "";
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	f107 0318 	add.w	r3, r7, #24
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	f8c3 2003 	str.w	r2, [r3, #3]
	uint8_t out_decibels_x = 70;
 8000ef2:	2346      	movs	r3, #70	; 0x46
 8000ef4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t out_decibels_y = 100;
 8000ef8:	2364      	movs	r3, #100	; 0x64
 8000efa:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e


	float volts_per_thou = 0.00075;
 8000efe:	4b66      	ldr	r3, [pc, #408]	; (8001098 <DM_DisplayFormattedOutput+0x1f4>)
 8000f00:	64bb      	str	r3, [r7, #72]	; 0x48
	char out_dcvolts[10] = "";
 8000f02:	2300      	movs	r3, #0
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000f10:	2346      	movs	r3, #70	; 0x46
 8000f12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t out_dcvolts_y = 130;
 8000f16:	2382      	movs	r3, #130	; 0x82
 8000f18:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000f1c:	f004 f8ce 	bl	80050bc <SM_GetOutputInHertz>
 8000f20:	ee10 3a10 	vmov	r3, s0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fb37 	bl	8000598 <__aeabi_f2d>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460c      	mov	r4, r1
 8000f2e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000f32:	e9cd 3400 	strd	r3, r4, [sp]
 8000f36:	4a59      	ldr	r2, [pc, #356]	; (800109c <DM_DisplayFormattedOutput+0x1f8>)
 8000f38:	210d      	movs	r1, #13
 8000f3a:	f00d fde9 	bl	800eb10 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000f3e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8000f42:	b299      	uxth	r1, r3
 8000f44:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8000f48:	b29a      	uxth	r2, r3
 8000f4a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000f4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f52:	9301      	str	r3, [sp, #4]
 8000f54:	2303      	movs	r3, #3
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f00c fa8d 	bl	800d478 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f004 f87a 	bl	8005058 <SM_GetOutputChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8000f6a:	643b      	str	r3, [r7, #64]	; 0x40

	if(pTmpVppPreset)
 8000f6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d016      	beq.n	8000fa0 <DM_DisplayFormattedOutput+0xfc>
	{
		snprintf(out_vpp, sizeof(out_vpp), "%2.2f Vpp", pTmpVppPreset->amp_value);
 8000f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fb0e 	bl	8000598 <__aeabi_f2d>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	460c      	mov	r4, r1
 8000f80:	f107 0020 	add.w	r0, r7, #32
 8000f84:	e9cd 3400 	strd	r3, r4, [sp]
 8000f88:	4a45      	ldr	r2, [pc, #276]	; (80010a0 <DM_DisplayFormattedOutput+0x1fc>)
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	f00d fdc0 	bl	800eb10 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), "%s", pTmpVppPreset->gain_decibels);
 8000f90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	f107 0014 	add.w	r0, r7, #20
 8000f98:	4a42      	ldr	r2, [pc, #264]	; (80010a4 <DM_DisplayFormattedOutput+0x200>)
 8000f9a:	210b      	movs	r1, #11
 8000f9c:	f00d fdb8 	bl	800eb10 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, BLACK, 3, WHITE);
 8000fa0:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000fa4:	b299      	uxth	r1, r3
 8000fa6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	f107 0020 	add.w	r0, r7, #32
 8000fb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fb4:	9301      	str	r3, [sp, #4]
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f00c fa5c 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000fc0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000fc4:	b299      	uxth	r1, r3
 8000fc6:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	f107 0014 	add.w	r0, r7, #20
 8000fd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f00c fa4c 	bl	800d478 <ILI9341_Draw_Text>



	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000fe0:	f003 fb04 	bl	80045ec <BO_GetOutputBias>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d103      	bne.n	8000ff2 <DM_DisplayFormattedOutput+0x14e>
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	657b      	str	r3, [r7, #84]	; 0x54
 8000ff0:	e00b      	b.n	800100a <DM_DisplayFormattedOutput+0x166>
 8000ff2:	f003 fafb 	bl	80045ec <BO_GetOutputBias>
 8000ff6:	ee07 0a90 	vmov	s15, r0
 8000ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ffe:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001006:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 800100a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800100c:	f7ff fac4 	bl	8000598 <__aeabi_f2d>
 8001010:	4603      	mov	r3, r0
 8001012:	460c      	mov	r4, r1
 8001014:	f107 0008 	add.w	r0, r7, #8
 8001018:	e9cd 3400 	strd	r3, r4, [sp]
 800101c:	4a22      	ldr	r2, [pc, #136]	; (80010a8 <DM_DisplayFormattedOutput+0x204>)
 800101e:	210a      	movs	r1, #10
 8001020:	f00d fd76 	bl	800eb10 <sniprintf>
	if(BO_GetBiasPolarity())
 8001024:	f003 fa82 	bl	800452c <BO_GetBiasPolarity>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d018      	beq.n	8001060 <DM_DisplayFormattedOutput+0x1bc>
	{
		char symbol[2] = "+\0";
 800102e:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <DM_DisplayFormattedOutput+0x208>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	80bb      	strh	r3, [r7, #4]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8001034:	f107 0208 	add.w	r2, r7, #8
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	4611      	mov	r1, r2
 800103c:	4618      	mov	r0, r3
 800103e:	f00d fd9b 	bl	800eb78 <strcat>
 8001042:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001046:	b299      	uxth	r1, r3
 8001048:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800104c:	b29a      	uxth	r2, r3
 800104e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	2303      	movs	r3, #3
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2300      	movs	r3, #0
 800105a:	f00c fa0d 	bl	800d478 <ILI9341_Draw_Text>
	{
		char symbol[2] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
	}

}
 800105e:	e017      	b.n	8001090 <DM_DisplayFormattedOutput+0x1ec>
		char symbol[2] = "-\0";
 8001060:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <DM_DisplayFormattedOutput+0x20c>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	803b      	strh	r3, [r7, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8001066:	f107 0208 	add.w	r2, r7, #8
 800106a:	463b      	mov	r3, r7
 800106c:	4611      	mov	r1, r2
 800106e:	4618      	mov	r0, r3
 8001070:	f00d fd82 	bl	800eb78 <strcat>
 8001074:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001078:	b299      	uxth	r1, r3
 800107a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800107e:	b29a      	uxth	r2, r3
 8001080:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	2303      	movs	r3, #3
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2300      	movs	r3, #0
 800108c:	f00c f9f4 	bl	800d478 <ILI9341_Draw_Text>
}
 8001090:	bf00      	nop
 8001092:	375c      	adds	r7, #92	; 0x5c
 8001094:	46bd      	mov	sp, r7
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	3a449ba6 	.word	0x3a449ba6
 800109c:	08010aa8 	.word	0x08010aa8
 80010a0:	08010ab4 	.word	0x08010ab4
 80010a4:	08010ac0 	.word	0x08010ac0
 80010a8:	08010ac4 	.word	0x08010ac4
 80010ac:	08010acc 	.word	0x08010acc
 80010b0:	08010ad0 	.word	0x08010ad0

080010b4 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af04      	add	r7, sp, #16
	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80010ba:	4821      	ldr	r0, [pc, #132]	; (8001140 <DM_RefreshScreen+0x8c>)
 80010bc:	f00a fe98 	bl	800bdf0 <HAL_TIM_Base_Stop_IT>


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 80010c0:	f00c fa08 	bl	800d4d4 <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 80010c4:	4b1f      	ldr	r3, [pc, #124]	; (8001144 <DM_RefreshScreen+0x90>)
 80010c6:	8818      	ldrh	r0, [r3, #0]
 80010c8:	2300      	movs	r3, #0
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	2302      	movs	r3, #2
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2332      	movs	r3, #50	; 0x32
 80010d8:	2250      	movs	r2, #80	; 0x50
 80010da:	21c8      	movs	r1, #200	; 0xc8
 80010dc:	f00c f862 	bl	800d1a4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 80010e0:	4b18      	ldr	r3, [pc, #96]	; (8001144 <DM_RefreshScreen+0x90>)
 80010e2:	8858      	ldrh	r0, [r3, #2]
 80010e4:	2300      	movs	r3, #0
 80010e6:	9302      	str	r3, [sp, #8]
 80010e8:	2302      	movs	r3, #2
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2332      	movs	r3, #50	; 0x32
 80010f4:	2250      	movs	r2, #80	; 0x50
 80010f6:	21c8      	movs	r1, #200	; 0xc8
 80010f8:	f00c f854 	bl	800d1a4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 80010fc:	4b11      	ldr	r3, [pc, #68]	; (8001144 <DM_RefreshScreen+0x90>)
 80010fe:	8898      	ldrh	r0, [r3, #4]
 8001100:	2300      	movs	r3, #0
 8001102:	9302      	str	r3, [sp, #8]
 8001104:	2302      	movs	r3, #2
 8001106:	9301      	str	r3, [sp, #4]
 8001108:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2332      	movs	r3, #50	; 0x32
 8001110:	2250      	movs	r2, #80	; 0x50
 8001112:	21c8      	movs	r1, #200	; 0xc8
 8001114:	f00c f846 	bl	800d1a4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <DM_RefreshScreen+0x90>)
 800111a:	88d8      	ldrh	r0, [r3, #6]
 800111c:	2300      	movs	r3, #0
 800111e:	9302      	str	r3, [sp, #8]
 8001120:	2302      	movs	r3, #2
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	2332      	movs	r3, #50	; 0x32
 800112c:	2250      	movs	r2, #80	; 0x50
 800112e:	21c8      	movs	r1, #200	; 0xc8
 8001130:	f00c f838 	bl	800d1a4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001134:	4802      	ldr	r0, [pc, #8]	; (8001140 <DM_RefreshScreen+0x8c>)
 8001136:	f00a fe25 	bl	800bd84 <HAL_TIM_Base_Start_IT>
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20002798 	.word	0x20002798
 8001144:	20000000 	.word	0x20000000

08001148 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a04      	ldr	r2, [pc, #16]	; (8001164 <DM_SetErrorDebugMsg+0x1c>)
 8001154:	212d      	movs	r1, #45	; 0x2d
 8001156:	4804      	ldr	r0, [pc, #16]	; (8001168 <DM_SetErrorDebugMsg+0x20>)
 8001158:	f00d fcda 	bl	800eb10 <sniprintf>
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	08010ac0 	.word	0x08010ac0
 8001168:	20001ee8 	.word	0x20001ee8

0800116c <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	3b01      	subs	r3, #1
 800117a:	2b03      	cmp	r3, #3
 800117c:	d816      	bhi.n	80011ac <FreqMenu_DrawMenu+0x40>
 800117e:	a201      	add	r2, pc, #4	; (adr r2, 8001184 <FreqMenu_DrawMenu+0x18>)
 8001180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001184:	08001195 	.word	0x08001195
 8001188:	0800119b 	.word	0x0800119b
 800118c:	080011a1 	.word	0x080011a1
 8001190:	080011a7 	.word	0x080011a7
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 8001194:	f000 f810 	bl	80011b8 <FreqMenu_DrawMainMenu>
			break;
 8001198:	e009      	b.n	80011ae <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 800119a:	f000 f857 	bl	800124c <FreqMenu_DrawPresetMenu>
			break;
 800119e:	e006      	b.n	80011ae <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 80011a0:	f001 fb02 	bl	80027a8 <FreqMenu_DrawAdjustMenu>
			break;
 80011a4:	e003      	b.n	80011ae <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 80011a6:	f001 fb15 	bl	80027d4 <FreqMenu_DrawSweepMenu>
			break;
 80011aa:	e000      	b.n	80011ae <FreqMenu_DrawMenu+0x42>

		default:
			break;
 80011ac:	bf00      	nop

	}
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop

080011b8 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	10, 10, WHITE, 2, BLACK);
 80011be:	2300      	movs	r3, #0
 80011c0:	9301      	str	r3, [sp, #4]
 80011c2:	2302      	movs	r3, #2
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ca:	220a      	movs	r2, #10
 80011cc:	210a      	movs	r1, #10
 80011ce:	481a      	ldr	r0, [pc, #104]	; (8001238 <FreqMenu_DrawMainMenu+0x80>)
 80011d0:	f00c f952 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);
 80011d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011d8:	9301      	str	r3, [sp, #4]
 80011da:	2302      	movs	r3, #2
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	2300      	movs	r3, #0
 80011e0:	22a5      	movs	r2, #165	; 0xa5
 80011e2:	211e      	movs	r1, #30
 80011e4:	4815      	ldr	r0, [pc, #84]	; (800123c <FreqMenu_DrawMainMenu+0x84>)
 80011e6:	f00c f947 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80011ea:	f7ff fe5b 	bl	8000ea4 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80011ee:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80011f2:	9301      	str	r3, [sp, #4]
 80011f4:	2302      	movs	r3, #2
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	2300      	movs	r3, #0
 80011fa:	22d2      	movs	r2, #210	; 0xd2
 80011fc:	2105      	movs	r1, #5
 80011fe:	4810      	ldr	r0, [pc, #64]	; (8001240 <FreqMenu_DrawMainMenu+0x88>)
 8001200:	f00c f93a 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 8001204:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001208:	9301      	str	r3, [sp, #4]
 800120a:	2302      	movs	r3, #2
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2300      	movs	r3, #0
 8001210:	22d2      	movs	r2, #210	; 0xd2
 8001212:	2157      	movs	r1, #87	; 0x57
 8001214:	480b      	ldr	r0, [pc, #44]	; (8001244 <FreqMenu_DrawMainMenu+0x8c>)
 8001216:	f00c f92f 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 800121a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800121e:	9301      	str	r3, [sp, #4]
 8001220:	2302      	movs	r3, #2
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2300      	movs	r3, #0
 8001226:	22d2      	movs	r2, #210	; 0xd2
 8001228:	21ae      	movs	r1, #174	; 0xae
 800122a:	4807      	ldr	r0, [pc, #28]	; (8001248 <FreqMenu_DrawMainMenu+0x90>)
 800122c:	f00c f924 	bl	800d478 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	08010b50 	.word	0x08010b50
 800123c:	08010b5c 	.word	0x08010b5c
 8001240:	08010b74 	.word	0x08010b74
 8001244:	08010b7c 	.word	0x08010b7c
 8001248:	08010b84 	.word	0x08010b84

0800124c <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	10, 10, WHITE, 2, BLACK);
 8001252:	2300      	movs	r3, #0
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	2302      	movs	r3, #2
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800125e:	220a      	movs	r2, #10
 8001260:	210a      	movs	r1, #10
 8001262:	4886      	ldr	r0, [pc, #536]	; (800147c <FreqMenu_DrawPresetMenu+0x230>)
 8001264:	f00c f908 	bl	800d478 <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 50;
 8001268:	2332      	movs	r3, #50	; 0x32
 800126a:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 800126c:	2346      	movs	r3, #70	; 0x46
 800126e:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 8001270:	235a      	movs	r3, #90	; 0x5a
 8001272:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 8001274:	236e      	movs	r3, #110	; 0x6e
 8001276:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 8001278:	2382      	movs	r3, #130	; 0x82
 800127a:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 800127c:	2396      	movs	r3, #150	; 0x96
 800127e:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 8001280:	23aa      	movs	r3, #170	; 0xaa
 8001282:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001284:	f003 fb68 	bl	8004958 <FreqO_GetFPresetObject>
 8001288:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	f001 825d 	beq.w	800274c <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f240 22ee 	movw	r2, #750	; 0x2ee
 800129a:	4293      	cmp	r3, r2
 800129c:	f000 849a 	beq.w	8001bd4 <FreqMenu_DrawPresetMenu+0x988>
 80012a0:	f240 22ee 	movw	r2, #750	; 0x2ee
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d817      	bhi.n	80012d8 <FreqMenu_DrawPresetMenu+0x8c>
 80012a8:	2b32      	cmp	r3, #50	; 0x32
 80012aa:	f000 81b3 	beq.w	8001614 <FreqMenu_DrawPresetMenu+0x3c8>
 80012ae:	2b32      	cmp	r3, #50	; 0x32
 80012b0:	d806      	bhi.n	80012c0 <FreqMenu_DrawPresetMenu+0x74>
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d038      	beq.n	8001328 <FreqMenu_DrawPresetMenu+0xdc>
 80012b6:	2b0a      	cmp	r3, #10
 80012b8:	f000 8102 	beq.w	80014c0 <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 80012bc:	f001 ba52 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80012c0:	2bfa      	cmp	r3, #250	; 0xfa
 80012c2:	f000 8317 	beq.w	80018f4 <FreqMenu_DrawPresetMenu+0x6a8>
 80012c6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80012ca:	f000 83d9 	beq.w	8001a80 <FreqMenu_DrawPresetMenu+0x834>
 80012ce:	2b64      	cmp	r3, #100	; 0x64
 80012d0:	f000 8266 	beq.w	80017a0 <FreqMenu_DrawPresetMenu+0x554>
}
 80012d4:	f001 ba46 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80012d8:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80012dc:	4293      	cmp	r3, r2
 80012de:	f000 8758 	beq.w	8002192 <FreqMenu_DrawPresetMenu+0xf46>
 80012e2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d80f      	bhi.n	800130a <FreqMenu_DrawPresetMenu+0xbe>
 80012ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ee:	4293      	cmp	r3, r2
 80012f0:	f000 85e0 	beq.w	8001eb4 <FreqMenu_DrawPresetMenu+0xc68>
 80012f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80012f8:	4293      	cmp	r3, r2
 80012fa:	f000 86a1 	beq.w	8002040 <FreqMenu_DrawPresetMenu+0xdf4>
 80012fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001302:	f000 852d 	beq.w	8001d60 <FreqMenu_DrawPresetMenu+0xb14>
}
 8001306:	f001 ba2d 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 800130a:	4a5d      	ldr	r2, [pc, #372]	; (8001480 <FreqMenu_DrawPresetMenu+0x234>)
 800130c:	4293      	cmp	r3, r2
 800130e:	f001 80ae 	beq.w	800246e <FreqMenu_DrawPresetMenu+0x1222>
 8001312:	4a5c      	ldr	r2, [pc, #368]	; (8001484 <FreqMenu_DrawPresetMenu+0x238>)
 8001314:	4293      	cmp	r3, r2
 8001316:	f001 816f 	beq.w	80025f8 <FreqMenu_DrawPresetMenu+0x13ac>
 800131a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800131e:	4293      	cmp	r3, r2
 8001320:	f000 87fc 	beq.w	800231c <FreqMenu_DrawPresetMenu+0x10d0>
}
 8001324:	f001 ba1e 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	b29a      	uxth	r2, r3
 800132c:	2300      	movs	r3, #0
 800132e:	9301      	str	r3, [sp, #4]
 8001330:	2302      	movs	r3, #2
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001338:	210a      	movs	r1, #10
 800133a:	4853      	ldr	r0, [pc, #332]	; (8001488 <FreqMenu_DrawPresetMenu+0x23c>)
 800133c:	f00c f89c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001340:	7bbb      	ldrb	r3, [r7, #14]
 8001342:	b29a      	uxth	r2, r3
 8001344:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	2302      	movs	r3, #2
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2300      	movs	r3, #0
 8001350:	210a      	movs	r1, #10
 8001352:	484e      	ldr	r0, [pc, #312]	; (800148c <FreqMenu_DrawPresetMenu+0x240>)
 8001354:	f00c f890 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001358:	7b7b      	ldrb	r3, [r7, #13]
 800135a:	b29a      	uxth	r2, r3
 800135c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001360:	9301      	str	r3, [sp, #4]
 8001362:	2302      	movs	r3, #2
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2300      	movs	r3, #0
 8001368:	210a      	movs	r1, #10
 800136a:	4849      	ldr	r0, [pc, #292]	; (8001490 <FreqMenu_DrawPresetMenu+0x244>)
 800136c:	f00c f884 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001370:	7b3b      	ldrb	r3, [r7, #12]
 8001372:	b29a      	uxth	r2, r3
 8001374:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001378:	9301      	str	r3, [sp, #4]
 800137a:	2302      	movs	r3, #2
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2300      	movs	r3, #0
 8001380:	210a      	movs	r1, #10
 8001382:	4844      	ldr	r0, [pc, #272]	; (8001494 <FreqMenu_DrawPresetMenu+0x248>)
 8001384:	f00c f878 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001388:	7afb      	ldrb	r3, [r7, #11]
 800138a:	b29a      	uxth	r2, r3
 800138c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	2302      	movs	r3, #2
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	2300      	movs	r3, #0
 8001398:	210a      	movs	r1, #10
 800139a:	483f      	ldr	r0, [pc, #252]	; (8001498 <FreqMenu_DrawPresetMenu+0x24c>)
 800139c:	f00c f86c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80013a0:	7abb      	ldrb	r3, [r7, #10]
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	2302      	movs	r3, #2
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2300      	movs	r3, #0
 80013b0:	210a      	movs	r1, #10
 80013b2:	483a      	ldr	r0, [pc, #232]	; (800149c <FreqMenu_DrawPresetMenu+0x250>)
 80013b4:	f00c f860 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80013b8:	7a7b      	ldrb	r3, [r7, #9]
 80013ba:	b29a      	uxth	r2, r3
 80013bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013c0:	9301      	str	r3, [sp, #4]
 80013c2:	2302      	movs	r3, #2
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2300      	movs	r3, #0
 80013c8:	210a      	movs	r1, #10
 80013ca:	4835      	ldr	r0, [pc, #212]	; (80014a0 <FreqMenu_DrawPresetMenu+0x254>)
 80013cc:	f00c f854 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	2302      	movs	r3, #2
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2300      	movs	r3, #0
 80013e0:	2178      	movs	r1, #120	; 0x78
 80013e2:	4830      	ldr	r0, [pc, #192]	; (80014a4 <FreqMenu_DrawPresetMenu+0x258>)
 80013e4:	f00c f848 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80013e8:	7bbb      	ldrb	r3, [r7, #14]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	2302      	movs	r3, #2
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2300      	movs	r3, #0
 80013f8:	2178      	movs	r1, #120	; 0x78
 80013fa:	482b      	ldr	r0, [pc, #172]	; (80014a8 <FreqMenu_DrawPresetMenu+0x25c>)
 80013fc:	f00c f83c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001400:	7b7b      	ldrb	r3, [r7, #13]
 8001402:	b29a      	uxth	r2, r3
 8001404:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001408:	9301      	str	r3, [sp, #4]
 800140a:	2302      	movs	r3, #2
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2300      	movs	r3, #0
 8001410:	2178      	movs	r1, #120	; 0x78
 8001412:	4826      	ldr	r0, [pc, #152]	; (80014ac <FreqMenu_DrawPresetMenu+0x260>)
 8001414:	f00c f830 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001418:	7b3b      	ldrb	r3, [r7, #12]
 800141a:	b29a      	uxth	r2, r3
 800141c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001420:	9301      	str	r3, [sp, #4]
 8001422:	2302      	movs	r3, #2
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2300      	movs	r3, #0
 8001428:	2178      	movs	r1, #120	; 0x78
 800142a:	4821      	ldr	r0, [pc, #132]	; (80014b0 <FreqMenu_DrawPresetMenu+0x264>)
 800142c:	f00c f824 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001430:	7afb      	ldrb	r3, [r7, #11]
 8001432:	b29a      	uxth	r2, r3
 8001434:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	2302      	movs	r3, #2
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	2300      	movs	r3, #0
 8001440:	2178      	movs	r1, #120	; 0x78
 8001442:	481c      	ldr	r0, [pc, #112]	; (80014b4 <FreqMenu_DrawPresetMenu+0x268>)
 8001444:	f00c f818 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001448:	7abb      	ldrb	r3, [r7, #10]
 800144a:	b29a      	uxth	r2, r3
 800144c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	2302      	movs	r3, #2
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2300      	movs	r3, #0
 8001458:	2178      	movs	r1, #120	; 0x78
 800145a:	4817      	ldr	r0, [pc, #92]	; (80014b8 <FreqMenu_DrawPresetMenu+0x26c>)
 800145c:	f00c f80c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001460:	7a7b      	ldrb	r3, [r7, #9]
 8001462:	b29a      	uxth	r2, r3
 8001464:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	2302      	movs	r3, #2
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2300      	movs	r3, #0
 8001470:	2178      	movs	r1, #120	; 0x78
 8001472:	4812      	ldr	r0, [pc, #72]	; (80014bc <FreqMenu_DrawPresetMenu+0x270>)
 8001474:	f00c f800 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001478:	f001 b974 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 800147c:	08010b8c 	.word	0x08010b8c
 8001480:	000124f8 	.word	0x000124f8
 8001484:	000186a0 	.word	0x000186a0
 8001488:	08010ba0 	.word	0x08010ba0
 800148c:	08010ba8 	.word	0x08010ba8
 8001490:	08010bb0 	.word	0x08010bb0
 8001494:	08010bb8 	.word	0x08010bb8
 8001498:	08010bc0 	.word	0x08010bc0
 800149c:	08010bc8 	.word	0x08010bc8
 80014a0:	08010bd0 	.word	0x08010bd0
 80014a4:	08010bd8 	.word	0x08010bd8
 80014a8:	08010be0 	.word	0x08010be0
 80014ac:	08010be8 	.word	0x08010be8
 80014b0:	08010bf0 	.word	0x08010bf0
 80014b4:	08010bf8 	.word	0x08010bf8
 80014b8:	08010c00 	.word	0x08010c00
 80014bc:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	2302      	movs	r3, #2
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2300      	movs	r3, #0
 80014d0:	210a      	movs	r1, #10
 80014d2:	48a5      	ldr	r0, [pc, #660]	; (8001768 <FreqMenu_DrawPresetMenu+0x51c>)
 80014d4:	f00b ffd0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	b29a      	uxth	r2, r3
 80014dc:	2300      	movs	r3, #0
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	2302      	movs	r3, #2
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e8:	210a      	movs	r1, #10
 80014ea:	48a0      	ldr	r0, [pc, #640]	; (800176c <FreqMenu_DrawPresetMenu+0x520>)
 80014ec:	f00b ffc4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80014f0:	7b7b      	ldrb	r3, [r7, #13]
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014f8:	9301      	str	r3, [sp, #4]
 80014fa:	2302      	movs	r3, #2
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	2300      	movs	r3, #0
 8001500:	210a      	movs	r1, #10
 8001502:	489b      	ldr	r0, [pc, #620]	; (8001770 <FreqMenu_DrawPresetMenu+0x524>)
 8001504:	f00b ffb8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001508:	7b3b      	ldrb	r3, [r7, #12]
 800150a:	b29a      	uxth	r2, r3
 800150c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001510:	9301      	str	r3, [sp, #4]
 8001512:	2302      	movs	r3, #2
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2300      	movs	r3, #0
 8001518:	210a      	movs	r1, #10
 800151a:	4896      	ldr	r0, [pc, #600]	; (8001774 <FreqMenu_DrawPresetMenu+0x528>)
 800151c:	f00b ffac 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001520:	7afb      	ldrb	r3, [r7, #11]
 8001522:	b29a      	uxth	r2, r3
 8001524:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	2302      	movs	r3, #2
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2300      	movs	r3, #0
 8001530:	210a      	movs	r1, #10
 8001532:	4891      	ldr	r0, [pc, #580]	; (8001778 <FreqMenu_DrawPresetMenu+0x52c>)
 8001534:	f00b ffa0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001538:	7abb      	ldrb	r3, [r7, #10]
 800153a:	b29a      	uxth	r2, r3
 800153c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	2302      	movs	r3, #2
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	2300      	movs	r3, #0
 8001548:	210a      	movs	r1, #10
 800154a:	488c      	ldr	r0, [pc, #560]	; (800177c <FreqMenu_DrawPresetMenu+0x530>)
 800154c:	f00b ff94 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001550:	7a7b      	ldrb	r3, [r7, #9]
 8001552:	b29a      	uxth	r2, r3
 8001554:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001558:	9301      	str	r3, [sp, #4]
 800155a:	2302      	movs	r3, #2
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2300      	movs	r3, #0
 8001560:	210a      	movs	r1, #10
 8001562:	4887      	ldr	r0, [pc, #540]	; (8001780 <FreqMenu_DrawPresetMenu+0x534>)
 8001564:	f00b ff88 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	b29a      	uxth	r2, r3
 800156c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001570:	9301      	str	r3, [sp, #4]
 8001572:	2302      	movs	r3, #2
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2300      	movs	r3, #0
 8001578:	2178      	movs	r1, #120	; 0x78
 800157a:	4882      	ldr	r0, [pc, #520]	; (8001784 <FreqMenu_DrawPresetMenu+0x538>)
 800157c:	f00b ff7c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001580:	7bbb      	ldrb	r3, [r7, #14]
 8001582:	b29a      	uxth	r2, r3
 8001584:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	2302      	movs	r3, #2
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	2300      	movs	r3, #0
 8001590:	2178      	movs	r1, #120	; 0x78
 8001592:	487d      	ldr	r0, [pc, #500]	; (8001788 <FreqMenu_DrawPresetMenu+0x53c>)
 8001594:	f00b ff70 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001598:	7b7b      	ldrb	r3, [r7, #13]
 800159a:	b29a      	uxth	r2, r3
 800159c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015a0:	9301      	str	r3, [sp, #4]
 80015a2:	2302      	movs	r3, #2
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2300      	movs	r3, #0
 80015a8:	2178      	movs	r1, #120	; 0x78
 80015aa:	4878      	ldr	r0, [pc, #480]	; (800178c <FreqMenu_DrawPresetMenu+0x540>)
 80015ac:	f00b ff64 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80015b0:	7b3b      	ldrb	r3, [r7, #12]
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	2302      	movs	r3, #2
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2300      	movs	r3, #0
 80015c0:	2178      	movs	r1, #120	; 0x78
 80015c2:	4873      	ldr	r0, [pc, #460]	; (8001790 <FreqMenu_DrawPresetMenu+0x544>)
 80015c4:	f00b ff58 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80015c8:	7afb      	ldrb	r3, [r7, #11]
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	2302      	movs	r3, #2
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2300      	movs	r3, #0
 80015d8:	2178      	movs	r1, #120	; 0x78
 80015da:	486e      	ldr	r0, [pc, #440]	; (8001794 <FreqMenu_DrawPresetMenu+0x548>)
 80015dc:	f00b ff4c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80015e0:	7abb      	ldrb	r3, [r7, #10]
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e8:	9301      	str	r3, [sp, #4]
 80015ea:	2302      	movs	r3, #2
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	2300      	movs	r3, #0
 80015f0:	2178      	movs	r1, #120	; 0x78
 80015f2:	4869      	ldr	r0, [pc, #420]	; (8001798 <FreqMenu_DrawPresetMenu+0x54c>)
 80015f4:	f00b ff40 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80015f8:	7a7b      	ldrb	r3, [r7, #9]
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001600:	9301      	str	r3, [sp, #4]
 8001602:	2302      	movs	r3, #2
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2300      	movs	r3, #0
 8001608:	2178      	movs	r1, #120	; 0x78
 800160a:	4864      	ldr	r0, [pc, #400]	; (800179c <FreqMenu_DrawPresetMenu+0x550>)
 800160c:	f00b ff34 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001610:	f001 b8a8 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	b29a      	uxth	r2, r3
 8001618:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800161c:	9301      	str	r3, [sp, #4]
 800161e:	2302      	movs	r3, #2
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2300      	movs	r3, #0
 8001624:	210a      	movs	r1, #10
 8001626:	4850      	ldr	r0, [pc, #320]	; (8001768 <FreqMenu_DrawPresetMenu+0x51c>)
 8001628:	f00b ff26 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800162c:	7bbb      	ldrb	r3, [r7, #14]
 800162e:	b29a      	uxth	r2, r3
 8001630:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	2302      	movs	r3, #2
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2300      	movs	r3, #0
 800163c:	210a      	movs	r1, #10
 800163e:	484b      	ldr	r0, [pc, #300]	; (800176c <FreqMenu_DrawPresetMenu+0x520>)
 8001640:	f00b ff1a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 8001644:	7b7b      	ldrb	r3, [r7, #13]
 8001646:	b29a      	uxth	r2, r3
 8001648:	2300      	movs	r3, #0
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	2302      	movs	r3, #2
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001654:	210a      	movs	r1, #10
 8001656:	4846      	ldr	r0, [pc, #280]	; (8001770 <FreqMenu_DrawPresetMenu+0x524>)
 8001658:	f00b ff0e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800165c:	7b3b      	ldrb	r3, [r7, #12]
 800165e:	b29a      	uxth	r2, r3
 8001660:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001664:	9301      	str	r3, [sp, #4]
 8001666:	2302      	movs	r3, #2
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	2300      	movs	r3, #0
 800166c:	210a      	movs	r1, #10
 800166e:	4841      	ldr	r0, [pc, #260]	; (8001774 <FreqMenu_DrawPresetMenu+0x528>)
 8001670:	f00b ff02 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001674:	7afb      	ldrb	r3, [r7, #11]
 8001676:	b29a      	uxth	r2, r3
 8001678:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	2302      	movs	r3, #2
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2300      	movs	r3, #0
 8001684:	210a      	movs	r1, #10
 8001686:	483c      	ldr	r0, [pc, #240]	; (8001778 <FreqMenu_DrawPresetMenu+0x52c>)
 8001688:	f00b fef6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800168c:	7abb      	ldrb	r3, [r7, #10]
 800168e:	b29a      	uxth	r2, r3
 8001690:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	2302      	movs	r3, #2
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	2300      	movs	r3, #0
 800169c:	210a      	movs	r1, #10
 800169e:	4837      	ldr	r0, [pc, #220]	; (800177c <FreqMenu_DrawPresetMenu+0x530>)
 80016a0:	f00b feea 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80016a4:	7a7b      	ldrb	r3, [r7, #9]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ac:	9301      	str	r3, [sp, #4]
 80016ae:	2302      	movs	r3, #2
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2300      	movs	r3, #0
 80016b4:	210a      	movs	r1, #10
 80016b6:	4832      	ldr	r0, [pc, #200]	; (8001780 <FreqMenu_DrawPresetMenu+0x534>)
 80016b8:	f00b fede 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	b29a      	uxth	r2, r3
 80016c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016c4:	9301      	str	r3, [sp, #4]
 80016c6:	2302      	movs	r3, #2
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	2300      	movs	r3, #0
 80016cc:	2178      	movs	r1, #120	; 0x78
 80016ce:	482d      	ldr	r0, [pc, #180]	; (8001784 <FreqMenu_DrawPresetMenu+0x538>)
 80016d0:	f00b fed2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80016d4:	7bbb      	ldrb	r3, [r7, #14]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016dc:	9301      	str	r3, [sp, #4]
 80016de:	2302      	movs	r3, #2
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2300      	movs	r3, #0
 80016e4:	2178      	movs	r1, #120	; 0x78
 80016e6:	4828      	ldr	r0, [pc, #160]	; (8001788 <FreqMenu_DrawPresetMenu+0x53c>)
 80016e8:	f00b fec6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80016ec:	7b7b      	ldrb	r3, [r7, #13]
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f4:	9301      	str	r3, [sp, #4]
 80016f6:	2302      	movs	r3, #2
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2300      	movs	r3, #0
 80016fc:	2178      	movs	r1, #120	; 0x78
 80016fe:	4823      	ldr	r0, [pc, #140]	; (800178c <FreqMenu_DrawPresetMenu+0x540>)
 8001700:	f00b feba 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001704:	7b3b      	ldrb	r3, [r7, #12]
 8001706:	b29a      	uxth	r2, r3
 8001708:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2300      	movs	r3, #0
 8001714:	2178      	movs	r1, #120	; 0x78
 8001716:	481e      	ldr	r0, [pc, #120]	; (8001790 <FreqMenu_DrawPresetMenu+0x544>)
 8001718:	f00b feae 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800171c:	7afb      	ldrb	r3, [r7, #11]
 800171e:	b29a      	uxth	r2, r3
 8001720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	2302      	movs	r3, #2
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2300      	movs	r3, #0
 800172c:	2178      	movs	r1, #120	; 0x78
 800172e:	4819      	ldr	r0, [pc, #100]	; (8001794 <FreqMenu_DrawPresetMenu+0x548>)
 8001730:	f00b fea2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001734:	7abb      	ldrb	r3, [r7, #10]
 8001736:	b29a      	uxth	r2, r3
 8001738:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	2302      	movs	r3, #2
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	2178      	movs	r1, #120	; 0x78
 8001746:	4814      	ldr	r0, [pc, #80]	; (8001798 <FreqMenu_DrawPresetMenu+0x54c>)
 8001748:	f00b fe96 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800174c:	7a7b      	ldrb	r3, [r7, #9]
 800174e:	b29a      	uxth	r2, r3
 8001750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	2302      	movs	r3, #2
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	2300      	movs	r3, #0
 800175c:	2178      	movs	r1, #120	; 0x78
 800175e:	480f      	ldr	r0, [pc, #60]	; (800179c <FreqMenu_DrawPresetMenu+0x550>)
 8001760:	f00b fe8a 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001764:	f000 bffe 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 8001768:	08010ba0 	.word	0x08010ba0
 800176c:	08010ba8 	.word	0x08010ba8
 8001770:	08010bb0 	.word	0x08010bb0
 8001774:	08010bb8 	.word	0x08010bb8
 8001778:	08010bc0 	.word	0x08010bc0
 800177c:	08010bc8 	.word	0x08010bc8
 8001780:	08010bd0 	.word	0x08010bd0
 8001784:	08010bd8 	.word	0x08010bd8
 8001788:	08010be0 	.word	0x08010be0
 800178c:	08010be8 	.word	0x08010be8
 8001790:	08010bf0 	.word	0x08010bf0
 8001794:	08010bf8 	.word	0x08010bf8
 8001798:	08010c00 	.word	0x08010c00
 800179c:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	2302      	movs	r3, #2
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	2300      	movs	r3, #0
 80017b0:	210a      	movs	r1, #10
 80017b2:	48a5      	ldr	r0, [pc, #660]	; (8001a48 <FreqMenu_DrawPresetMenu+0x7fc>)
 80017b4:	f00b fe60 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80017b8:	7bbb      	ldrb	r3, [r7, #14]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c0:	9301      	str	r3, [sp, #4]
 80017c2:	2302      	movs	r3, #2
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	2300      	movs	r3, #0
 80017c8:	210a      	movs	r1, #10
 80017ca:	48a0      	ldr	r0, [pc, #640]	; (8001a4c <FreqMenu_DrawPresetMenu+0x800>)
 80017cc:	f00b fe54 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80017d0:	7b7b      	ldrb	r3, [r7, #13]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	2302      	movs	r3, #2
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2300      	movs	r3, #0
 80017e0:	210a      	movs	r1, #10
 80017e2:	489b      	ldr	r0, [pc, #620]	; (8001a50 <FreqMenu_DrawPresetMenu+0x804>)
 80017e4:	f00b fe48 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 80017e8:	7b3b      	ldrb	r3, [r7, #12]
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	2300      	movs	r3, #0
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	2302      	movs	r3, #2
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f8:	210a      	movs	r1, #10
 80017fa:	4896      	ldr	r0, [pc, #600]	; (8001a54 <FreqMenu_DrawPresetMenu+0x808>)
 80017fc:	f00b fe3c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001800:	7afb      	ldrb	r3, [r7, #11]
 8001802:	b29a      	uxth	r2, r3
 8001804:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001808:	9301      	str	r3, [sp, #4]
 800180a:	2302      	movs	r3, #2
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	210a      	movs	r1, #10
 8001812:	4891      	ldr	r0, [pc, #580]	; (8001a58 <FreqMenu_DrawPresetMenu+0x80c>)
 8001814:	f00b fe30 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001818:	7abb      	ldrb	r3, [r7, #10]
 800181a:	b29a      	uxth	r2, r3
 800181c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	2302      	movs	r3, #2
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2300      	movs	r3, #0
 8001828:	210a      	movs	r1, #10
 800182a:	488c      	ldr	r0, [pc, #560]	; (8001a5c <FreqMenu_DrawPresetMenu+0x810>)
 800182c:	f00b fe24 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001830:	7a7b      	ldrb	r3, [r7, #9]
 8001832:	b29a      	uxth	r2, r3
 8001834:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001838:	9301      	str	r3, [sp, #4]
 800183a:	2302      	movs	r3, #2
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2300      	movs	r3, #0
 8001840:	210a      	movs	r1, #10
 8001842:	4887      	ldr	r0, [pc, #540]	; (8001a60 <FreqMenu_DrawPresetMenu+0x814>)
 8001844:	f00b fe18 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	b29a      	uxth	r2, r3
 800184c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	2302      	movs	r3, #2
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2300      	movs	r3, #0
 8001858:	2178      	movs	r1, #120	; 0x78
 800185a:	4882      	ldr	r0, [pc, #520]	; (8001a64 <FreqMenu_DrawPresetMenu+0x818>)
 800185c:	f00b fe0c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001860:	7bbb      	ldrb	r3, [r7, #14]
 8001862:	b29a      	uxth	r2, r3
 8001864:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	2302      	movs	r3, #2
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	2300      	movs	r3, #0
 8001870:	2178      	movs	r1, #120	; 0x78
 8001872:	487d      	ldr	r0, [pc, #500]	; (8001a68 <FreqMenu_DrawPresetMenu+0x81c>)
 8001874:	f00b fe00 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001878:	7b7b      	ldrb	r3, [r7, #13]
 800187a:	b29a      	uxth	r2, r3
 800187c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001880:	9301      	str	r3, [sp, #4]
 8001882:	2302      	movs	r3, #2
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2300      	movs	r3, #0
 8001888:	2178      	movs	r1, #120	; 0x78
 800188a:	4878      	ldr	r0, [pc, #480]	; (8001a6c <FreqMenu_DrawPresetMenu+0x820>)
 800188c:	f00b fdf4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001890:	7b3b      	ldrb	r3, [r7, #12]
 8001892:	b29a      	uxth	r2, r3
 8001894:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	2302      	movs	r3, #2
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	2300      	movs	r3, #0
 80018a0:	2178      	movs	r1, #120	; 0x78
 80018a2:	4873      	ldr	r0, [pc, #460]	; (8001a70 <FreqMenu_DrawPresetMenu+0x824>)
 80018a4:	f00b fde8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80018a8:	7afb      	ldrb	r3, [r7, #11]
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018b0:	9301      	str	r3, [sp, #4]
 80018b2:	2302      	movs	r3, #2
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	2300      	movs	r3, #0
 80018b8:	2178      	movs	r1, #120	; 0x78
 80018ba:	486e      	ldr	r0, [pc, #440]	; (8001a74 <FreqMenu_DrawPresetMenu+0x828>)
 80018bc:	f00b fddc 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80018c0:	7abb      	ldrb	r3, [r7, #10]
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	2302      	movs	r3, #2
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2300      	movs	r3, #0
 80018d0:	2178      	movs	r1, #120	; 0x78
 80018d2:	4869      	ldr	r0, [pc, #420]	; (8001a78 <FreqMenu_DrawPresetMenu+0x82c>)
 80018d4:	f00b fdd0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80018d8:	7a7b      	ldrb	r3, [r7, #9]
 80018da:	b29a      	uxth	r2, r3
 80018dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e0:	9301      	str	r3, [sp, #4]
 80018e2:	2302      	movs	r3, #2
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2300      	movs	r3, #0
 80018e8:	2178      	movs	r1, #120	; 0x78
 80018ea:	4864      	ldr	r0, [pc, #400]	; (8001a7c <FreqMenu_DrawPresetMenu+0x830>)
 80018ec:	f00b fdc4 	bl	800d478 <ILI9341_Draw_Text>
				break;
 80018f0:	f000 bf38 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018fc:	9301      	str	r3, [sp, #4]
 80018fe:	2302      	movs	r3, #2
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	2300      	movs	r3, #0
 8001904:	210a      	movs	r1, #10
 8001906:	4850      	ldr	r0, [pc, #320]	; (8001a48 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001908:	f00b fdb6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800190c:	7bbb      	ldrb	r3, [r7, #14]
 800190e:	b29a      	uxth	r2, r3
 8001910:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	2302      	movs	r3, #2
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	2300      	movs	r3, #0
 800191c:	210a      	movs	r1, #10
 800191e:	484b      	ldr	r0, [pc, #300]	; (8001a4c <FreqMenu_DrawPresetMenu+0x800>)
 8001920:	f00b fdaa 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001924:	7b7b      	ldrb	r3, [r7, #13]
 8001926:	b29a      	uxth	r2, r3
 8001928:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800192c:	9301      	str	r3, [sp, #4]
 800192e:	2302      	movs	r3, #2
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2300      	movs	r3, #0
 8001934:	210a      	movs	r1, #10
 8001936:	4846      	ldr	r0, [pc, #280]	; (8001a50 <FreqMenu_DrawPresetMenu+0x804>)
 8001938:	f00b fd9e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800193c:	7b3b      	ldrb	r3, [r7, #12]
 800193e:	b29a      	uxth	r2, r3
 8001940:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	2302      	movs	r3, #2
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	2300      	movs	r3, #0
 800194c:	210a      	movs	r1, #10
 800194e:	4841      	ldr	r0, [pc, #260]	; (8001a54 <FreqMenu_DrawPresetMenu+0x808>)
 8001950:	f00b fd92 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001954:	7afb      	ldrb	r3, [r7, #11]
 8001956:	b29a      	uxth	r2, r3
 8001958:	2300      	movs	r3, #0
 800195a:	9301      	str	r3, [sp, #4]
 800195c:	2302      	movs	r3, #2
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001964:	210a      	movs	r1, #10
 8001966:	483c      	ldr	r0, [pc, #240]	; (8001a58 <FreqMenu_DrawPresetMenu+0x80c>)
 8001968:	f00b fd86 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800196c:	7abb      	ldrb	r3, [r7, #10]
 800196e:	b29a      	uxth	r2, r3
 8001970:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001974:	9301      	str	r3, [sp, #4]
 8001976:	2302      	movs	r3, #2
 8001978:	9300      	str	r3, [sp, #0]
 800197a:	2300      	movs	r3, #0
 800197c:	210a      	movs	r1, #10
 800197e:	4837      	ldr	r0, [pc, #220]	; (8001a5c <FreqMenu_DrawPresetMenu+0x810>)
 8001980:	f00b fd7a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001984:	7a7b      	ldrb	r3, [r7, #9]
 8001986:	b29a      	uxth	r2, r3
 8001988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800198c:	9301      	str	r3, [sp, #4]
 800198e:	2302      	movs	r3, #2
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	2300      	movs	r3, #0
 8001994:	210a      	movs	r1, #10
 8001996:	4832      	ldr	r0, [pc, #200]	; (8001a60 <FreqMenu_DrawPresetMenu+0x814>)
 8001998:	f00b fd6e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	b29a      	uxth	r2, r3
 80019a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	2302      	movs	r3, #2
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	2300      	movs	r3, #0
 80019ac:	2178      	movs	r1, #120	; 0x78
 80019ae:	482d      	ldr	r0, [pc, #180]	; (8001a64 <FreqMenu_DrawPresetMenu+0x818>)
 80019b0:	f00b fd62 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80019b4:	7bbb      	ldrb	r3, [r7, #14]
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	2302      	movs	r3, #2
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	2300      	movs	r3, #0
 80019c4:	2178      	movs	r1, #120	; 0x78
 80019c6:	4828      	ldr	r0, [pc, #160]	; (8001a68 <FreqMenu_DrawPresetMenu+0x81c>)
 80019c8:	f00b fd56 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80019cc:	7b7b      	ldrb	r3, [r7, #13]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d4:	9301      	str	r3, [sp, #4]
 80019d6:	2302      	movs	r3, #2
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	2300      	movs	r3, #0
 80019dc:	2178      	movs	r1, #120	; 0x78
 80019de:	4823      	ldr	r0, [pc, #140]	; (8001a6c <FreqMenu_DrawPresetMenu+0x820>)
 80019e0:	f00b fd4a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80019e4:	7b3b      	ldrb	r3, [r7, #12]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2302      	movs	r3, #2
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	2178      	movs	r1, #120	; 0x78
 80019f6:	481e      	ldr	r0, [pc, #120]	; (8001a70 <FreqMenu_DrawPresetMenu+0x824>)
 80019f8:	f00b fd3e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80019fc:	7afb      	ldrb	r3, [r7, #11]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2302      	movs	r3, #2
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	2178      	movs	r1, #120	; 0x78
 8001a0e:	4819      	ldr	r0, [pc, #100]	; (8001a74 <FreqMenu_DrawPresetMenu+0x828>)
 8001a10:	f00b fd32 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001a14:	7abb      	ldrb	r3, [r7, #10]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	2302      	movs	r3, #2
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	2300      	movs	r3, #0
 8001a24:	2178      	movs	r1, #120	; 0x78
 8001a26:	4814      	ldr	r0, [pc, #80]	; (8001a78 <FreqMenu_DrawPresetMenu+0x82c>)
 8001a28:	f00b fd26 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001a2c:	7a7b      	ldrb	r3, [r7, #9]
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a34:	9301      	str	r3, [sp, #4]
 8001a36:	2302      	movs	r3, #2
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	2178      	movs	r1, #120	; 0x78
 8001a3e:	480f      	ldr	r0, [pc, #60]	; (8001a7c <FreqMenu_DrawPresetMenu+0x830>)
 8001a40:	f00b fd1a 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001a44:	f000 be8e 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 8001a48:	08010ba0 	.word	0x08010ba0
 8001a4c:	08010ba8 	.word	0x08010ba8
 8001a50:	08010bb0 	.word	0x08010bb0
 8001a54:	08010bb8 	.word	0x08010bb8
 8001a58:	08010bc0 	.word	0x08010bc0
 8001a5c:	08010bc8 	.word	0x08010bc8
 8001a60:	08010bd0 	.word	0x08010bd0
 8001a64:	08010bd8 	.word	0x08010bd8
 8001a68:	08010be0 	.word	0x08010be0
 8001a6c:	08010be8 	.word	0x08010be8
 8001a70:	08010bf0 	.word	0x08010bf0
 8001a74:	08010bf8 	.word	0x08010bf8
 8001a78:	08010c00 	.word	0x08010c00
 8001a7c:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	210a      	movs	r1, #10
 8001a92:	48a5      	ldr	r0, [pc, #660]	; (8001d28 <FreqMenu_DrawPresetMenu+0xadc>)
 8001a94:	f00b fcf0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001a98:	7bbb      	ldrb	r3, [r7, #14]
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aa0:	9301      	str	r3, [sp, #4]
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	210a      	movs	r1, #10
 8001aaa:	48a0      	ldr	r0, [pc, #640]	; (8001d2c <FreqMenu_DrawPresetMenu+0xae0>)
 8001aac:	f00b fce4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001ab0:	7b7b      	ldrb	r3, [r7, #13]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	2302      	movs	r3, #2
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	2300      	movs	r3, #0
 8001ac0:	210a      	movs	r1, #10
 8001ac2:	489b      	ldr	r0, [pc, #620]	; (8001d30 <FreqMenu_DrawPresetMenu+0xae4>)
 8001ac4:	f00b fcd8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001ac8:	7b3b      	ldrb	r3, [r7, #12]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ad0:	9301      	str	r3, [sp, #4]
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	210a      	movs	r1, #10
 8001ada:	4896      	ldr	r0, [pc, #600]	; (8001d34 <FreqMenu_DrawPresetMenu+0xae8>)
 8001adc:	f00b fccc 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001ae0:	7afb      	ldrb	r3, [r7, #11]
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	2302      	movs	r3, #2
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	2300      	movs	r3, #0
 8001af0:	210a      	movs	r1, #10
 8001af2:	4891      	ldr	r0, [pc, #580]	; (8001d38 <FreqMenu_DrawPresetMenu+0xaec>)
 8001af4:	f00b fcc0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001af8:	7abb      	ldrb	r3, [r7, #10]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b08:	210a      	movs	r1, #10
 8001b0a:	488c      	ldr	r0, [pc, #560]	; (8001d3c <FreqMenu_DrawPresetMenu+0xaf0>)
 8001b0c:	f00b fcb4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001b10:	7a7b      	ldrb	r3, [r7, #9]
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b18:	9301      	str	r3, [sp, #4]
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	2300      	movs	r3, #0
 8001b20:	210a      	movs	r1, #10
 8001b22:	4887      	ldr	r0, [pc, #540]	; (8001d40 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001b24:	f00b fca8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b30:	9301      	str	r3, [sp, #4]
 8001b32:	2302      	movs	r3, #2
 8001b34:	9300      	str	r3, [sp, #0]
 8001b36:	2300      	movs	r3, #0
 8001b38:	2178      	movs	r1, #120	; 0x78
 8001b3a:	4882      	ldr	r0, [pc, #520]	; (8001d44 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001b3c:	f00b fc9c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001b40:	7bbb      	ldrb	r3, [r7, #14]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b48:	9301      	str	r3, [sp, #4]
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	9300      	str	r3, [sp, #0]
 8001b4e:	2300      	movs	r3, #0
 8001b50:	2178      	movs	r1, #120	; 0x78
 8001b52:	487d      	ldr	r0, [pc, #500]	; (8001d48 <FreqMenu_DrawPresetMenu+0xafc>)
 8001b54:	f00b fc90 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001b58:	7b7b      	ldrb	r3, [r7, #13]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	2302      	movs	r3, #2
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	2300      	movs	r3, #0
 8001b68:	2178      	movs	r1, #120	; 0x78
 8001b6a:	4878      	ldr	r0, [pc, #480]	; (8001d4c <FreqMenu_DrawPresetMenu+0xb00>)
 8001b6c:	f00b fc84 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001b70:	7b3b      	ldrb	r3, [r7, #12]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b78:	9301      	str	r3, [sp, #4]
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	2300      	movs	r3, #0
 8001b80:	2178      	movs	r1, #120	; 0x78
 8001b82:	4873      	ldr	r0, [pc, #460]	; (8001d50 <FreqMenu_DrawPresetMenu+0xb04>)
 8001b84:	f00b fc78 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001b88:	7afb      	ldrb	r3, [r7, #11]
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b90:	9301      	str	r3, [sp, #4]
 8001b92:	2302      	movs	r3, #2
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	2300      	movs	r3, #0
 8001b98:	2178      	movs	r1, #120	; 0x78
 8001b9a:	486e      	ldr	r0, [pc, #440]	; (8001d54 <FreqMenu_DrawPresetMenu+0xb08>)
 8001b9c:	f00b fc6c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ba0:	7abb      	ldrb	r3, [r7, #10]
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	2302      	movs	r3, #2
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	2300      	movs	r3, #0
 8001bb0:	2178      	movs	r1, #120	; 0x78
 8001bb2:	4869      	ldr	r0, [pc, #420]	; (8001d58 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001bb4:	f00b fc60 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001bb8:	7a7b      	ldrb	r3, [r7, #9]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bc0:	9301      	str	r3, [sp, #4]
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	2178      	movs	r1, #120	; 0x78
 8001bca:	4864      	ldr	r0, [pc, #400]	; (8001d5c <FreqMenu_DrawPresetMenu+0xb10>)
 8001bcc:	f00b fc54 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001bd0:	f000 bdc8 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bdc:	9301      	str	r3, [sp, #4]
 8001bde:	2302      	movs	r3, #2
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	2300      	movs	r3, #0
 8001be4:	210a      	movs	r1, #10
 8001be6:	4850      	ldr	r0, [pc, #320]	; (8001d28 <FreqMenu_DrawPresetMenu+0xadc>)
 8001be8:	f00b fc46 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001bec:	7bbb      	ldrb	r3, [r7, #14]
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf4:	9301      	str	r3, [sp, #4]
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	210a      	movs	r1, #10
 8001bfe:	484b      	ldr	r0, [pc, #300]	; (8001d2c <FreqMenu_DrawPresetMenu+0xae0>)
 8001c00:	f00b fc3a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001c04:	7b7b      	ldrb	r3, [r7, #13]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	2302      	movs	r3, #2
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2300      	movs	r3, #0
 8001c14:	210a      	movs	r1, #10
 8001c16:	4846      	ldr	r0, [pc, #280]	; (8001d30 <FreqMenu_DrawPresetMenu+0xae4>)
 8001c18:	f00b fc2e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001c1c:	7b3b      	ldrb	r3, [r7, #12]
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	2302      	movs	r3, #2
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	210a      	movs	r1, #10
 8001c2e:	4841      	ldr	r0, [pc, #260]	; (8001d34 <FreqMenu_DrawPresetMenu+0xae8>)
 8001c30:	f00b fc22 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001c34:	7afb      	ldrb	r3, [r7, #11]
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	2302      	movs	r3, #2
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	2300      	movs	r3, #0
 8001c44:	210a      	movs	r1, #10
 8001c46:	483c      	ldr	r0, [pc, #240]	; (8001d38 <FreqMenu_DrawPresetMenu+0xaec>)
 8001c48:	f00b fc16 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001c4c:	7abb      	ldrb	r3, [r7, #10]
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c54:	9301      	str	r3, [sp, #4]
 8001c56:	2302      	movs	r3, #2
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	210a      	movs	r1, #10
 8001c5e:	4837      	ldr	r0, [pc, #220]	; (8001d3c <FreqMenu_DrawPresetMenu+0xaf0>)
 8001c60:	f00b fc0a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 8001c64:	7a7b      	ldrb	r3, [r7, #9]
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	2300      	movs	r3, #0
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c74:	210a      	movs	r1, #10
 8001c76:	4832      	ldr	r0, [pc, #200]	; (8001d40 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001c78:	f00b fbfe 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c84:	9301      	str	r3, [sp, #4]
 8001c86:	2302      	movs	r3, #2
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	2178      	movs	r1, #120	; 0x78
 8001c8e:	482d      	ldr	r0, [pc, #180]	; (8001d44 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001c90:	f00b fbf2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001c94:	7bbb      	ldrb	r3, [r7, #14]
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	2178      	movs	r1, #120	; 0x78
 8001ca6:	4828      	ldr	r0, [pc, #160]	; (8001d48 <FreqMenu_DrawPresetMenu+0xafc>)
 8001ca8:	f00b fbe6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001cac:	7b7b      	ldrb	r3, [r7, #13]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	2178      	movs	r1, #120	; 0x78
 8001cbe:	4823      	ldr	r0, [pc, #140]	; (8001d4c <FreqMenu_DrawPresetMenu+0xb00>)
 8001cc0:	f00b fbda 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001cc4:	7b3b      	ldrb	r3, [r7, #12]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	2302      	movs	r3, #2
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	2178      	movs	r1, #120	; 0x78
 8001cd6:	481e      	ldr	r0, [pc, #120]	; (8001d50 <FreqMenu_DrawPresetMenu+0xb04>)
 8001cd8:	f00b fbce 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001cdc:	7afb      	ldrb	r3, [r7, #11]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2300      	movs	r3, #0
 8001cec:	2178      	movs	r1, #120	; 0x78
 8001cee:	4819      	ldr	r0, [pc, #100]	; (8001d54 <FreqMenu_DrawPresetMenu+0xb08>)
 8001cf0:	f00b fbc2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001cf4:	7abb      	ldrb	r3, [r7, #10]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	2178      	movs	r1, #120	; 0x78
 8001d06:	4814      	ldr	r0, [pc, #80]	; (8001d58 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001d08:	f00b fbb6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001d0c:	7a7b      	ldrb	r3, [r7, #9]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d14:	9301      	str	r3, [sp, #4]
 8001d16:	2302      	movs	r3, #2
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	2178      	movs	r1, #120	; 0x78
 8001d1e:	480f      	ldr	r0, [pc, #60]	; (8001d5c <FreqMenu_DrawPresetMenu+0xb10>)
 8001d20:	f00b fbaa 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001d24:	f000 bd1e 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 8001d28:	08010ba0 	.word	0x08010ba0
 8001d2c:	08010ba8 	.word	0x08010ba8
 8001d30:	08010bb0 	.word	0x08010bb0
 8001d34:	08010bb8 	.word	0x08010bb8
 8001d38:	08010bc0 	.word	0x08010bc0
 8001d3c:	08010bc8 	.word	0x08010bc8
 8001d40:	08010bd0 	.word	0x08010bd0
 8001d44:	08010bd8 	.word	0x08010bd8
 8001d48:	08010be0 	.word	0x08010be0
 8001d4c:	08010be8 	.word	0x08010be8
 8001d50:	08010bf0 	.word	0x08010bf0
 8001d54:	08010bf8 	.word	0x08010bf8
 8001d58:	08010c00 	.word	0x08010c00
 8001d5c:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d68:	9301      	str	r3, [sp, #4]
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	210a      	movs	r1, #10
 8001d72:	48a5      	ldr	r0, [pc, #660]	; (8002008 <FreqMenu_DrawPresetMenu+0xdbc>)
 8001d74:	f00b fb80 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001d78:	7bbb      	ldrb	r3, [r7, #14]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d80:	9301      	str	r3, [sp, #4]
 8001d82:	2302      	movs	r3, #2
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	2300      	movs	r3, #0
 8001d88:	210a      	movs	r1, #10
 8001d8a:	48a0      	ldr	r0, [pc, #640]	; (800200c <FreqMenu_DrawPresetMenu+0xdc0>)
 8001d8c:	f00b fb74 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001d90:	7b7b      	ldrb	r3, [r7, #13]
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d98:	9301      	str	r3, [sp, #4]
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	2300      	movs	r3, #0
 8001da0:	210a      	movs	r1, #10
 8001da2:	489b      	ldr	r0, [pc, #620]	; (8002010 <FreqMenu_DrawPresetMenu+0xdc4>)
 8001da4:	f00b fb68 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001da8:	7b3b      	ldrb	r3, [r7, #12]
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	2302      	movs	r3, #2
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2300      	movs	r3, #0
 8001db8:	210a      	movs	r1, #10
 8001dba:	4896      	ldr	r0, [pc, #600]	; (8002014 <FreqMenu_DrawPresetMenu+0xdc8>)
 8001dbc:	f00b fb5c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001dc0:	7afb      	ldrb	r3, [r7, #11]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc8:	9301      	str	r3, [sp, #4]
 8001dca:	2302      	movs	r3, #2
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	210a      	movs	r1, #10
 8001dd2:	4891      	ldr	r0, [pc, #580]	; (8002018 <FreqMenu_DrawPresetMenu+0xdcc>)
 8001dd4:	f00b fb50 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001dd8:	7abb      	ldrb	r3, [r7, #10]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de0:	9301      	str	r3, [sp, #4]
 8001de2:	2302      	movs	r3, #2
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	2300      	movs	r3, #0
 8001de8:	210a      	movs	r1, #10
 8001dea:	488c      	ldr	r0, [pc, #560]	; (800201c <FreqMenu_DrawPresetMenu+0xdd0>)
 8001dec:	f00b fb44 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001df0:	7a7b      	ldrb	r3, [r7, #9]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df8:	9301      	str	r3, [sp, #4]
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	210a      	movs	r1, #10
 8001e02:	4887      	ldr	r0, [pc, #540]	; (8002020 <FreqMenu_DrawPresetMenu+0xdd4>)
 8001e04:	f00b fb38 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	2302      	movs	r3, #2
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e18:	2178      	movs	r1, #120	; 0x78
 8001e1a:	4882      	ldr	r0, [pc, #520]	; (8002024 <FreqMenu_DrawPresetMenu+0xdd8>)
 8001e1c:	f00b fb2c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001e20:	7bbb      	ldrb	r3, [r7, #14]
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e28:	9301      	str	r3, [sp, #4]
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	2178      	movs	r1, #120	; 0x78
 8001e32:	487d      	ldr	r0, [pc, #500]	; (8002028 <FreqMenu_DrawPresetMenu+0xddc>)
 8001e34:	f00b fb20 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001e38:	7b7b      	ldrb	r3, [r7, #13]
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e40:	9301      	str	r3, [sp, #4]
 8001e42:	2302      	movs	r3, #2
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	2300      	movs	r3, #0
 8001e48:	2178      	movs	r1, #120	; 0x78
 8001e4a:	4878      	ldr	r0, [pc, #480]	; (800202c <FreqMenu_DrawPresetMenu+0xde0>)
 8001e4c:	f00b fb14 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001e50:	7b3b      	ldrb	r3, [r7, #12]
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e58:	9301      	str	r3, [sp, #4]
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	9300      	str	r3, [sp, #0]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	2178      	movs	r1, #120	; 0x78
 8001e62:	4873      	ldr	r0, [pc, #460]	; (8002030 <FreqMenu_DrawPresetMenu+0xde4>)
 8001e64:	f00b fb08 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001e68:	7afb      	ldrb	r3, [r7, #11]
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e70:	9301      	str	r3, [sp, #4]
 8001e72:	2302      	movs	r3, #2
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	2300      	movs	r3, #0
 8001e78:	2178      	movs	r1, #120	; 0x78
 8001e7a:	486e      	ldr	r0, [pc, #440]	; (8002034 <FreqMenu_DrawPresetMenu+0xde8>)
 8001e7c:	f00b fafc 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001e80:	7abb      	ldrb	r3, [r7, #10]
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e88:	9301      	str	r3, [sp, #4]
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	2300      	movs	r3, #0
 8001e90:	2178      	movs	r1, #120	; 0x78
 8001e92:	4869      	ldr	r0, [pc, #420]	; (8002038 <FreqMenu_DrawPresetMenu+0xdec>)
 8001e94:	f00b faf0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001e98:	7a7b      	ldrb	r3, [r7, #9]
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ea0:	9301      	str	r3, [sp, #4]
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	2178      	movs	r1, #120	; 0x78
 8001eaa:	4864      	ldr	r0, [pc, #400]	; (800203c <FreqMenu_DrawPresetMenu+0xdf0>)
 8001eac:	f00b fae4 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8001eb0:	f000 bc58 	b.w	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ebc:	9301      	str	r3, [sp, #4]
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	210a      	movs	r1, #10
 8001ec6:	4850      	ldr	r0, [pc, #320]	; (8002008 <FreqMenu_DrawPresetMenu+0xdbc>)
 8001ec8:	f00b fad6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001ecc:	7bbb      	ldrb	r3, [r7, #14]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ed4:	9301      	str	r3, [sp, #4]
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	2300      	movs	r3, #0
 8001edc:	210a      	movs	r1, #10
 8001ede:	484b      	ldr	r0, [pc, #300]	; (800200c <FreqMenu_DrawPresetMenu+0xdc0>)
 8001ee0:	f00b faca 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001ee4:	7b7b      	ldrb	r3, [r7, #13]
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eec:	9301      	str	r3, [sp, #4]
 8001eee:	2302      	movs	r3, #2
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	210a      	movs	r1, #10
 8001ef6:	4846      	ldr	r0, [pc, #280]	; (8002010 <FreqMenu_DrawPresetMenu+0xdc4>)
 8001ef8:	f00b fabe 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001efc:	7b3b      	ldrb	r3, [r7, #12]
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f04:	9301      	str	r3, [sp, #4]
 8001f06:	2302      	movs	r3, #2
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	210a      	movs	r1, #10
 8001f0e:	4841      	ldr	r0, [pc, #260]	; (8002014 <FreqMenu_DrawPresetMenu+0xdc8>)
 8001f10:	f00b fab2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001f14:	7afb      	ldrb	r3, [r7, #11]
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	2302      	movs	r3, #2
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	2300      	movs	r3, #0
 8001f24:	210a      	movs	r1, #10
 8001f26:	483c      	ldr	r0, [pc, #240]	; (8002018 <FreqMenu_DrawPresetMenu+0xdcc>)
 8001f28:	f00b faa6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001f2c:	7abb      	ldrb	r3, [r7, #10]
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f34:	9301      	str	r3, [sp, #4]
 8001f36:	2302      	movs	r3, #2
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	210a      	movs	r1, #10
 8001f3e:	4837      	ldr	r0, [pc, #220]	; (800201c <FreqMenu_DrawPresetMenu+0xdd0>)
 8001f40:	f00b fa9a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001f44:	7a7b      	ldrb	r3, [r7, #9]
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f4c:	9301      	str	r3, [sp, #4]
 8001f4e:	2302      	movs	r3, #2
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	2300      	movs	r3, #0
 8001f54:	210a      	movs	r1, #10
 8001f56:	4832      	ldr	r0, [pc, #200]	; (8002020 <FreqMenu_DrawPresetMenu+0xdd4>)
 8001f58:	f00b fa8e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001f5c:	7bfb      	ldrb	r3, [r7, #15]
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f64:	9301      	str	r3, [sp, #4]
 8001f66:	2302      	movs	r3, #2
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2178      	movs	r1, #120	; 0x78
 8001f6e:	482d      	ldr	r0, [pc, #180]	; (8002024 <FreqMenu_DrawPresetMenu+0xdd8>)
 8001f70:	f00b fa82 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 8001f74:	7bbb      	ldrb	r3, [r7, #14]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	2300      	movs	r3, #0
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f84:	2178      	movs	r1, #120	; 0x78
 8001f86:	4828      	ldr	r0, [pc, #160]	; (8002028 <FreqMenu_DrawPresetMenu+0xddc>)
 8001f88:	f00b fa76 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001f8c:	7b7b      	ldrb	r3, [r7, #13]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f94:	9301      	str	r3, [sp, #4]
 8001f96:	2302      	movs	r3, #2
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	2178      	movs	r1, #120	; 0x78
 8001f9e:	4823      	ldr	r0, [pc, #140]	; (800202c <FreqMenu_DrawPresetMenu+0xde0>)
 8001fa0:	f00b fa6a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001fa4:	7b3b      	ldrb	r3, [r7, #12]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fac:	9301      	str	r3, [sp, #4]
 8001fae:	2302      	movs	r3, #2
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	2178      	movs	r1, #120	; 0x78
 8001fb6:	481e      	ldr	r0, [pc, #120]	; (8002030 <FreqMenu_DrawPresetMenu+0xde4>)
 8001fb8:	f00b fa5e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001fbc:	7afb      	ldrb	r3, [r7, #11]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	2178      	movs	r1, #120	; 0x78
 8001fce:	4819      	ldr	r0, [pc, #100]	; (8002034 <FreqMenu_DrawPresetMenu+0xde8>)
 8001fd0:	f00b fa52 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001fd4:	7abb      	ldrb	r3, [r7, #10]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fdc:	9301      	str	r3, [sp, #4]
 8001fde:	2302      	movs	r3, #2
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	2178      	movs	r1, #120	; 0x78
 8001fe6:	4814      	ldr	r0, [pc, #80]	; (8002038 <FreqMenu_DrawPresetMenu+0xdec>)
 8001fe8:	f00b fa46 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001fec:	7a7b      	ldrb	r3, [r7, #9]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2178      	movs	r1, #120	; 0x78
 8001ffe:	480f      	ldr	r0, [pc, #60]	; (800203c <FreqMenu_DrawPresetMenu+0xdf0>)
 8002000:	f00b fa3a 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002004:	e3ae      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 8002006:	bf00      	nop
 8002008:	08010ba0 	.word	0x08010ba0
 800200c:	08010ba8 	.word	0x08010ba8
 8002010:	08010bb0 	.word	0x08010bb0
 8002014:	08010bb8 	.word	0x08010bb8
 8002018:	08010bc0 	.word	0x08010bc0
 800201c:	08010bc8 	.word	0x08010bc8
 8002020:	08010bd0 	.word	0x08010bd0
 8002024:	08010bd8 	.word	0x08010bd8
 8002028:	08010be0 	.word	0x08010be0
 800202c:	08010be8 	.word	0x08010be8
 8002030:	08010bf0 	.word	0x08010bf0
 8002034:	08010bf8 	.word	0x08010bf8
 8002038:	08010c00 	.word	0x08010c00
 800203c:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	b29a      	uxth	r2, r3
 8002044:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	2302      	movs	r3, #2
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	2300      	movs	r3, #0
 8002050:	210a      	movs	r1, #10
 8002052:	48a4      	ldr	r0, [pc, #656]	; (80022e4 <FreqMenu_DrawPresetMenu+0x1098>)
 8002054:	f00b fa10 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002058:	7bbb      	ldrb	r3, [r7, #14]
 800205a:	b29a      	uxth	r2, r3
 800205c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002060:	9301      	str	r3, [sp, #4]
 8002062:	2302      	movs	r3, #2
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	2300      	movs	r3, #0
 8002068:	210a      	movs	r1, #10
 800206a:	489f      	ldr	r0, [pc, #636]	; (80022e8 <FreqMenu_DrawPresetMenu+0x109c>)
 800206c:	f00b fa04 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002070:	7b7b      	ldrb	r3, [r7, #13]
 8002072:	b29a      	uxth	r2, r3
 8002074:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	2302      	movs	r3, #2
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	2300      	movs	r3, #0
 8002080:	210a      	movs	r1, #10
 8002082:	489a      	ldr	r0, [pc, #616]	; (80022ec <FreqMenu_DrawPresetMenu+0x10a0>)
 8002084:	f00b f9f8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002088:	7b3b      	ldrb	r3, [r7, #12]
 800208a:	b29a      	uxth	r2, r3
 800208c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002090:	9301      	str	r3, [sp, #4]
 8002092:	2302      	movs	r3, #2
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	2300      	movs	r3, #0
 8002098:	210a      	movs	r1, #10
 800209a:	4895      	ldr	r0, [pc, #596]	; (80022f0 <FreqMenu_DrawPresetMenu+0x10a4>)
 800209c:	f00b f9ec 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80020a0:	7afb      	ldrb	r3, [r7, #11]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020a8:	9301      	str	r3, [sp, #4]
 80020aa:	2302      	movs	r3, #2
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2300      	movs	r3, #0
 80020b0:	210a      	movs	r1, #10
 80020b2:	4890      	ldr	r0, [pc, #576]	; (80022f4 <FreqMenu_DrawPresetMenu+0x10a8>)
 80020b4:	f00b f9e0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80020b8:	7abb      	ldrb	r3, [r7, #10]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020c0:	9301      	str	r3, [sp, #4]
 80020c2:	2302      	movs	r3, #2
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	2300      	movs	r3, #0
 80020c8:	210a      	movs	r1, #10
 80020ca:	488b      	ldr	r0, [pc, #556]	; (80022f8 <FreqMenu_DrawPresetMenu+0x10ac>)
 80020cc:	f00b f9d4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80020d0:	7a7b      	ldrb	r3, [r7, #9]
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d8:	9301      	str	r3, [sp, #4]
 80020da:	2302      	movs	r3, #2
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	2300      	movs	r3, #0
 80020e0:	210a      	movs	r1, #10
 80020e2:	4886      	ldr	r0, [pc, #536]	; (80022fc <FreqMenu_DrawPresetMenu+0x10b0>)
 80020e4:	f00b f9c8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020f0:	9301      	str	r3, [sp, #4]
 80020f2:	2302      	movs	r3, #2
 80020f4:	9300      	str	r3, [sp, #0]
 80020f6:	2300      	movs	r3, #0
 80020f8:	2178      	movs	r1, #120	; 0x78
 80020fa:	4881      	ldr	r0, [pc, #516]	; (8002300 <FreqMenu_DrawPresetMenu+0x10b4>)
 80020fc:	f00b f9bc 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002100:	7bbb      	ldrb	r3, [r7, #14]
 8002102:	b29a      	uxth	r2, r3
 8002104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002108:	9301      	str	r3, [sp, #4]
 800210a:	2302      	movs	r3, #2
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	2300      	movs	r3, #0
 8002110:	2178      	movs	r1, #120	; 0x78
 8002112:	487c      	ldr	r0, [pc, #496]	; (8002304 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002114:	f00b f9b0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 8002118:	7b7b      	ldrb	r3, [r7, #13]
 800211a:	b29a      	uxth	r2, r3
 800211c:	2300      	movs	r3, #0
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	2302      	movs	r3, #2
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002128:	2178      	movs	r1, #120	; 0x78
 800212a:	4877      	ldr	r0, [pc, #476]	; (8002308 <FreqMenu_DrawPresetMenu+0x10bc>)
 800212c:	f00b f9a4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002130:	7b3b      	ldrb	r3, [r7, #12]
 8002132:	b29a      	uxth	r2, r3
 8002134:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002138:	9301      	str	r3, [sp, #4]
 800213a:	2302      	movs	r3, #2
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	2300      	movs	r3, #0
 8002140:	2178      	movs	r1, #120	; 0x78
 8002142:	4872      	ldr	r0, [pc, #456]	; (800230c <FreqMenu_DrawPresetMenu+0x10c0>)
 8002144:	f00b f998 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002148:	7afb      	ldrb	r3, [r7, #11]
 800214a:	b29a      	uxth	r2, r3
 800214c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	2302      	movs	r3, #2
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2300      	movs	r3, #0
 8002158:	2178      	movs	r1, #120	; 0x78
 800215a:	486d      	ldr	r0, [pc, #436]	; (8002310 <FreqMenu_DrawPresetMenu+0x10c4>)
 800215c:	f00b f98c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002160:	7abb      	ldrb	r3, [r7, #10]
 8002162:	b29a      	uxth	r2, r3
 8002164:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002168:	9301      	str	r3, [sp, #4]
 800216a:	2302      	movs	r3, #2
 800216c:	9300      	str	r3, [sp, #0]
 800216e:	2300      	movs	r3, #0
 8002170:	2178      	movs	r1, #120	; 0x78
 8002172:	4868      	ldr	r0, [pc, #416]	; (8002314 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002174:	f00b f980 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002178:	7a7b      	ldrb	r3, [r7, #9]
 800217a:	b29a      	uxth	r2, r3
 800217c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002180:	9301      	str	r3, [sp, #4]
 8002182:	2302      	movs	r3, #2
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	2300      	movs	r3, #0
 8002188:	2178      	movs	r1, #120	; 0x78
 800218a:	4863      	ldr	r0, [pc, #396]	; (8002318 <FreqMenu_DrawPresetMenu+0x10cc>)
 800218c:	f00b f974 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002190:	e2e8      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	b29a      	uxth	r2, r3
 8002196:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	2302      	movs	r3, #2
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	2300      	movs	r3, #0
 80021a2:	210a      	movs	r1, #10
 80021a4:	484f      	ldr	r0, [pc, #316]	; (80022e4 <FreqMenu_DrawPresetMenu+0x1098>)
 80021a6:	f00b f967 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80021aa:	7bbb      	ldrb	r3, [r7, #14]
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	2302      	movs	r3, #2
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	210a      	movs	r1, #10
 80021bc:	484a      	ldr	r0, [pc, #296]	; (80022e8 <FreqMenu_DrawPresetMenu+0x109c>)
 80021be:	f00b f95b 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80021c2:	7b7b      	ldrb	r3, [r7, #13]
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	2302      	movs	r3, #2
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2300      	movs	r3, #0
 80021d2:	210a      	movs	r1, #10
 80021d4:	4845      	ldr	r0, [pc, #276]	; (80022ec <FreqMenu_DrawPresetMenu+0x10a0>)
 80021d6:	f00b f94f 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80021da:	7b3b      	ldrb	r3, [r7, #12]
 80021dc:	b29a      	uxth	r2, r3
 80021de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	2302      	movs	r3, #2
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	2300      	movs	r3, #0
 80021ea:	210a      	movs	r1, #10
 80021ec:	4840      	ldr	r0, [pc, #256]	; (80022f0 <FreqMenu_DrawPresetMenu+0x10a4>)
 80021ee:	f00b f943 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80021f2:	7afb      	ldrb	r3, [r7, #11]
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021fa:	9301      	str	r3, [sp, #4]
 80021fc:	2302      	movs	r3, #2
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	2300      	movs	r3, #0
 8002202:	210a      	movs	r1, #10
 8002204:	483b      	ldr	r0, [pc, #236]	; (80022f4 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002206:	f00b f937 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800220a:	7abb      	ldrb	r3, [r7, #10]
 800220c:	b29a      	uxth	r2, r3
 800220e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	2302      	movs	r3, #2
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	2300      	movs	r3, #0
 800221a:	210a      	movs	r1, #10
 800221c:	4836      	ldr	r0, [pc, #216]	; (80022f8 <FreqMenu_DrawPresetMenu+0x10ac>)
 800221e:	f00b f92b 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002222:	7a7b      	ldrb	r3, [r7, #9]
 8002224:	b29a      	uxth	r2, r3
 8002226:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	2302      	movs	r3, #2
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	2300      	movs	r3, #0
 8002232:	210a      	movs	r1, #10
 8002234:	4831      	ldr	r0, [pc, #196]	; (80022fc <FreqMenu_DrawPresetMenu+0x10b0>)
 8002236:	f00b f91f 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800223a:	7bfb      	ldrb	r3, [r7, #15]
 800223c:	b29a      	uxth	r2, r3
 800223e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002242:	9301      	str	r3, [sp, #4]
 8002244:	2302      	movs	r3, #2
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	2300      	movs	r3, #0
 800224a:	2178      	movs	r1, #120	; 0x78
 800224c:	482c      	ldr	r0, [pc, #176]	; (8002300 <FreqMenu_DrawPresetMenu+0x10b4>)
 800224e:	f00b f913 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002252:	7bbb      	ldrb	r3, [r7, #14]
 8002254:	b29a      	uxth	r2, r3
 8002256:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2302      	movs	r3, #2
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	2300      	movs	r3, #0
 8002262:	2178      	movs	r1, #120	; 0x78
 8002264:	4827      	ldr	r0, [pc, #156]	; (8002304 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002266:	f00b f907 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800226a:	7b7b      	ldrb	r3, [r7, #13]
 800226c:	b29a      	uxth	r2, r3
 800226e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2302      	movs	r3, #2
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	2300      	movs	r3, #0
 800227a:	2178      	movs	r1, #120	; 0x78
 800227c:	4822      	ldr	r0, [pc, #136]	; (8002308 <FreqMenu_DrawPresetMenu+0x10bc>)
 800227e:	f00b f8fb 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002282:	7b3b      	ldrb	r3, [r7, #12]
 8002284:	b29a      	uxth	r2, r3
 8002286:	2300      	movs	r3, #0
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	2302      	movs	r3, #2
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002292:	2178      	movs	r1, #120	; 0x78
 8002294:	481d      	ldr	r0, [pc, #116]	; (800230c <FreqMenu_DrawPresetMenu+0x10c0>)
 8002296:	f00b f8ef 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800229a:	7afb      	ldrb	r3, [r7, #11]
 800229c:	b29a      	uxth	r2, r3
 800229e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	2302      	movs	r3, #2
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	2300      	movs	r3, #0
 80022aa:	2178      	movs	r1, #120	; 0x78
 80022ac:	4818      	ldr	r0, [pc, #96]	; (8002310 <FreqMenu_DrawPresetMenu+0x10c4>)
 80022ae:	f00b f8e3 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80022b2:	7abb      	ldrb	r3, [r7, #10]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022ba:	9301      	str	r3, [sp, #4]
 80022bc:	2302      	movs	r3, #2
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	2300      	movs	r3, #0
 80022c2:	2178      	movs	r1, #120	; 0x78
 80022c4:	4813      	ldr	r0, [pc, #76]	; (8002314 <FreqMenu_DrawPresetMenu+0x10c8>)
 80022c6:	f00b f8d7 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80022ca:	7a7b      	ldrb	r3, [r7, #9]
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	2302      	movs	r3, #2
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	2300      	movs	r3, #0
 80022da:	2178      	movs	r1, #120	; 0x78
 80022dc:	480e      	ldr	r0, [pc, #56]	; (8002318 <FreqMenu_DrawPresetMenu+0x10cc>)
 80022de:	f00b f8cb 	bl	800d478 <ILI9341_Draw_Text>
				break;
 80022e2:	e23f      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 80022e4:	08010ba0 	.word	0x08010ba0
 80022e8:	08010ba8 	.word	0x08010ba8
 80022ec:	08010bb0 	.word	0x08010bb0
 80022f0:	08010bb8 	.word	0x08010bb8
 80022f4:	08010bc0 	.word	0x08010bc0
 80022f8:	08010bc8 	.word	0x08010bc8
 80022fc:	08010bd0 	.word	0x08010bd0
 8002300:	08010bd8 	.word	0x08010bd8
 8002304:	08010be0 	.word	0x08010be0
 8002308:	08010be8 	.word	0x08010be8
 800230c:	08010bf0 	.word	0x08010bf0
 8002310:	08010bf8 	.word	0x08010bf8
 8002314:	08010c00 	.word	0x08010c00
 8002318:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	b29a      	uxth	r2, r3
 8002320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	2302      	movs	r3, #2
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	2300      	movs	r3, #0
 800232c:	210a      	movs	r1, #10
 800232e:	48a4      	ldr	r0, [pc, #656]	; (80025c0 <FreqMenu_DrawPresetMenu+0x1374>)
 8002330:	f00b f8a2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002334:	7bbb      	ldrb	r3, [r7, #14]
 8002336:	b29a      	uxth	r2, r3
 8002338:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800233c:	9301      	str	r3, [sp, #4]
 800233e:	2302      	movs	r3, #2
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	2300      	movs	r3, #0
 8002344:	210a      	movs	r1, #10
 8002346:	489f      	ldr	r0, [pc, #636]	; (80025c4 <FreqMenu_DrawPresetMenu+0x1378>)
 8002348:	f00b f896 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800234c:	7b7b      	ldrb	r3, [r7, #13]
 800234e:	b29a      	uxth	r2, r3
 8002350:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002354:	9301      	str	r3, [sp, #4]
 8002356:	2302      	movs	r3, #2
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	2300      	movs	r3, #0
 800235c:	210a      	movs	r1, #10
 800235e:	489a      	ldr	r0, [pc, #616]	; (80025c8 <FreqMenu_DrawPresetMenu+0x137c>)
 8002360:	f00b f88a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002364:	7b3b      	ldrb	r3, [r7, #12]
 8002366:	b29a      	uxth	r2, r3
 8002368:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800236c:	9301      	str	r3, [sp, #4]
 800236e:	2302      	movs	r3, #2
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2300      	movs	r3, #0
 8002374:	210a      	movs	r1, #10
 8002376:	4895      	ldr	r0, [pc, #596]	; (80025cc <FreqMenu_DrawPresetMenu+0x1380>)
 8002378:	f00b f87e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800237c:	7afb      	ldrb	r3, [r7, #11]
 800237e:	b29a      	uxth	r2, r3
 8002380:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002384:	9301      	str	r3, [sp, #4]
 8002386:	2302      	movs	r3, #2
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	2300      	movs	r3, #0
 800238c:	210a      	movs	r1, #10
 800238e:	4890      	ldr	r0, [pc, #576]	; (80025d0 <FreqMenu_DrawPresetMenu+0x1384>)
 8002390:	f00b f872 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002394:	7abb      	ldrb	r3, [r7, #10]
 8002396:	b29a      	uxth	r2, r3
 8002398:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800239c:	9301      	str	r3, [sp, #4]
 800239e:	2302      	movs	r3, #2
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	2300      	movs	r3, #0
 80023a4:	210a      	movs	r1, #10
 80023a6:	488b      	ldr	r0, [pc, #556]	; (80025d4 <FreqMenu_DrawPresetMenu+0x1388>)
 80023a8:	f00b f866 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80023ac:	7a7b      	ldrb	r3, [r7, #9]
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	2302      	movs	r3, #2
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2300      	movs	r3, #0
 80023bc:	210a      	movs	r1, #10
 80023be:	4886      	ldr	r0, [pc, #536]	; (80025d8 <FreqMenu_DrawPresetMenu+0x138c>)
 80023c0:	f00b f85a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023cc:	9301      	str	r3, [sp, #4]
 80023ce:	2302      	movs	r3, #2
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	2300      	movs	r3, #0
 80023d4:	2178      	movs	r1, #120	; 0x78
 80023d6:	4881      	ldr	r0, [pc, #516]	; (80025dc <FreqMenu_DrawPresetMenu+0x1390>)
 80023d8:	f00b f84e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80023dc:	7bbb      	ldrb	r3, [r7, #14]
 80023de:	b29a      	uxth	r2, r3
 80023e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023e4:	9301      	str	r3, [sp, #4]
 80023e6:	2302      	movs	r3, #2
 80023e8:	9300      	str	r3, [sp, #0]
 80023ea:	2300      	movs	r3, #0
 80023ec:	2178      	movs	r1, #120	; 0x78
 80023ee:	487c      	ldr	r0, [pc, #496]	; (80025e0 <FreqMenu_DrawPresetMenu+0x1394>)
 80023f0:	f00b f842 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	2302      	movs	r3, #2
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	2300      	movs	r3, #0
 8002404:	2178      	movs	r1, #120	; 0x78
 8002406:	4877      	ldr	r0, [pc, #476]	; (80025e4 <FreqMenu_DrawPresetMenu+0x1398>)
 8002408:	f00b f836 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800240c:	7b3b      	ldrb	r3, [r7, #12]
 800240e:	b29a      	uxth	r2, r3
 8002410:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	2302      	movs	r3, #2
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	2300      	movs	r3, #0
 800241c:	2178      	movs	r1, #120	; 0x78
 800241e:	4872      	ldr	r0, [pc, #456]	; (80025e8 <FreqMenu_DrawPresetMenu+0x139c>)
 8002420:	f00b f82a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 8002424:	7afb      	ldrb	r3, [r7, #11]
 8002426:	b29a      	uxth	r2, r3
 8002428:	2300      	movs	r3, #0
 800242a:	9301      	str	r3, [sp, #4]
 800242c:	2302      	movs	r3, #2
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002434:	2178      	movs	r1, #120	; 0x78
 8002436:	486d      	ldr	r0, [pc, #436]	; (80025ec <FreqMenu_DrawPresetMenu+0x13a0>)
 8002438:	f00b f81e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800243c:	7abb      	ldrb	r3, [r7, #10]
 800243e:	b29a      	uxth	r2, r3
 8002440:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	2302      	movs	r3, #2
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	2300      	movs	r3, #0
 800244c:	2178      	movs	r1, #120	; 0x78
 800244e:	4868      	ldr	r0, [pc, #416]	; (80025f0 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002450:	f00b f812 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002454:	7a7b      	ldrb	r3, [r7, #9]
 8002456:	b29a      	uxth	r2, r3
 8002458:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	2302      	movs	r3, #2
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2300      	movs	r3, #0
 8002464:	2178      	movs	r1, #120	; 0x78
 8002466:	4863      	ldr	r0, [pc, #396]	; (80025f4 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002468:	f00b f806 	bl	800d478 <ILI9341_Draw_Text>
			break;
 800246c:	e17a      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	b29a      	uxth	r2, r3
 8002472:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	2302      	movs	r3, #2
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	2300      	movs	r3, #0
 800247e:	210a      	movs	r1, #10
 8002480:	484f      	ldr	r0, [pc, #316]	; (80025c0 <FreqMenu_DrawPresetMenu+0x1374>)
 8002482:	f00a fff9 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002486:	7bbb      	ldrb	r3, [r7, #14]
 8002488:	b29a      	uxth	r2, r3
 800248a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800248e:	9301      	str	r3, [sp, #4]
 8002490:	2302      	movs	r3, #2
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	2300      	movs	r3, #0
 8002496:	210a      	movs	r1, #10
 8002498:	484a      	ldr	r0, [pc, #296]	; (80025c4 <FreqMenu_DrawPresetMenu+0x1378>)
 800249a:	f00a ffed 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800249e:	7b7b      	ldrb	r3, [r7, #13]
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	2302      	movs	r3, #2
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	2300      	movs	r3, #0
 80024ae:	210a      	movs	r1, #10
 80024b0:	4845      	ldr	r0, [pc, #276]	; (80025c8 <FreqMenu_DrawPresetMenu+0x137c>)
 80024b2:	f00a ffe1 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80024b6:	7b3b      	ldrb	r3, [r7, #12]
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	2302      	movs	r3, #2
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	2300      	movs	r3, #0
 80024c6:	210a      	movs	r1, #10
 80024c8:	4840      	ldr	r0, [pc, #256]	; (80025cc <FreqMenu_DrawPresetMenu+0x1380>)
 80024ca:	f00a ffd5 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80024ce:	7afb      	ldrb	r3, [r7, #11]
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024d6:	9301      	str	r3, [sp, #4]
 80024d8:	2302      	movs	r3, #2
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	2300      	movs	r3, #0
 80024de:	210a      	movs	r1, #10
 80024e0:	483b      	ldr	r0, [pc, #236]	; (80025d0 <FreqMenu_DrawPresetMenu+0x1384>)
 80024e2:	f00a ffc9 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80024e6:	7abb      	ldrb	r3, [r7, #10]
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ee:	9301      	str	r3, [sp, #4]
 80024f0:	2302      	movs	r3, #2
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	2300      	movs	r3, #0
 80024f6:	210a      	movs	r1, #10
 80024f8:	4836      	ldr	r0, [pc, #216]	; (80025d4 <FreqMenu_DrawPresetMenu+0x1388>)
 80024fa:	f00a ffbd 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80024fe:	7a7b      	ldrb	r3, [r7, #9]
 8002500:	b29a      	uxth	r2, r3
 8002502:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	2302      	movs	r3, #2
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	2300      	movs	r3, #0
 800250e:	210a      	movs	r1, #10
 8002510:	4831      	ldr	r0, [pc, #196]	; (80025d8 <FreqMenu_DrawPresetMenu+0x138c>)
 8002512:	f00a ffb1 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	b29a      	uxth	r2, r3
 800251a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	2302      	movs	r3, #2
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	2300      	movs	r3, #0
 8002526:	2178      	movs	r1, #120	; 0x78
 8002528:	482c      	ldr	r0, [pc, #176]	; (80025dc <FreqMenu_DrawPresetMenu+0x1390>)
 800252a:	f00a ffa5 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800252e:	7bbb      	ldrb	r3, [r7, #14]
 8002530:	b29a      	uxth	r2, r3
 8002532:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002536:	9301      	str	r3, [sp, #4]
 8002538:	2302      	movs	r3, #2
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	2300      	movs	r3, #0
 800253e:	2178      	movs	r1, #120	; 0x78
 8002540:	4827      	ldr	r0, [pc, #156]	; (80025e0 <FreqMenu_DrawPresetMenu+0x1394>)
 8002542:	f00a ff99 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002546:	7b7b      	ldrb	r3, [r7, #13]
 8002548:	b29a      	uxth	r2, r3
 800254a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800254e:	9301      	str	r3, [sp, #4]
 8002550:	2302      	movs	r3, #2
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	2300      	movs	r3, #0
 8002556:	2178      	movs	r1, #120	; 0x78
 8002558:	4822      	ldr	r0, [pc, #136]	; (80025e4 <FreqMenu_DrawPresetMenu+0x1398>)
 800255a:	f00a ff8d 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800255e:	7b3b      	ldrb	r3, [r7, #12]
 8002560:	b29a      	uxth	r2, r3
 8002562:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002566:	9301      	str	r3, [sp, #4]
 8002568:	2302      	movs	r3, #2
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	2300      	movs	r3, #0
 800256e:	2178      	movs	r1, #120	; 0x78
 8002570:	481d      	ldr	r0, [pc, #116]	; (80025e8 <FreqMenu_DrawPresetMenu+0x139c>)
 8002572:	f00a ff81 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002576:	7afb      	ldrb	r3, [r7, #11]
 8002578:	b29a      	uxth	r2, r3
 800257a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	2302      	movs	r3, #2
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2300      	movs	r3, #0
 8002586:	2178      	movs	r1, #120	; 0x78
 8002588:	4818      	ldr	r0, [pc, #96]	; (80025ec <FreqMenu_DrawPresetMenu+0x13a0>)
 800258a:	f00a ff75 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 800258e:	7abb      	ldrb	r3, [r7, #10]
 8002590:	b29a      	uxth	r2, r3
 8002592:	2300      	movs	r3, #0
 8002594:	9301      	str	r3, [sp, #4]
 8002596:	2302      	movs	r3, #2
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800259e:	2178      	movs	r1, #120	; 0x78
 80025a0:	4813      	ldr	r0, [pc, #76]	; (80025f0 <FreqMenu_DrawPresetMenu+0x13a4>)
 80025a2:	f00a ff69 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80025a6:	7a7b      	ldrb	r3, [r7, #9]
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	2302      	movs	r3, #2
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	2300      	movs	r3, #0
 80025b6:	2178      	movs	r1, #120	; 0x78
 80025b8:	480e      	ldr	r0, [pc, #56]	; (80025f4 <FreqMenu_DrawPresetMenu+0x13a8>)
 80025ba:	f00a ff5d 	bl	800d478 <ILI9341_Draw_Text>
			break;
 80025be:	e0d1      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 80025c0:	08010ba0 	.word	0x08010ba0
 80025c4:	08010ba8 	.word	0x08010ba8
 80025c8:	08010bb0 	.word	0x08010bb0
 80025cc:	08010bb8 	.word	0x08010bb8
 80025d0:	08010bc0 	.word	0x08010bc0
 80025d4:	08010bc8 	.word	0x08010bc8
 80025d8:	08010bd0 	.word	0x08010bd0
 80025dc:	08010bd8 	.word	0x08010bd8
 80025e0:	08010be0 	.word	0x08010be0
 80025e4:	08010be8 	.word	0x08010be8
 80025e8:	08010bf0 	.word	0x08010bf0
 80025ec:	08010bf8 	.word	0x08010bf8
 80025f0:	08010c00 	.word	0x08010c00
 80025f4:	08010c08 	.word	0x08010c08
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002600:	9301      	str	r3, [sp, #4]
 8002602:	2302      	movs	r3, #2
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	2300      	movs	r3, #0
 8002608:	210a      	movs	r1, #10
 800260a:	4858      	ldr	r0, [pc, #352]	; (800276c <FreqMenu_DrawPresetMenu+0x1520>)
 800260c:	f00a ff34 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002610:	7bbb      	ldrb	r3, [r7, #14]
 8002612:	b29a      	uxth	r2, r3
 8002614:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002618:	9301      	str	r3, [sp, #4]
 800261a:	2302      	movs	r3, #2
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	2300      	movs	r3, #0
 8002620:	210a      	movs	r1, #10
 8002622:	4853      	ldr	r0, [pc, #332]	; (8002770 <FreqMenu_DrawPresetMenu+0x1524>)
 8002624:	f00a ff28 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002628:	7b7b      	ldrb	r3, [r7, #13]
 800262a:	b29a      	uxth	r2, r3
 800262c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	2302      	movs	r3, #2
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	2300      	movs	r3, #0
 8002638:	210a      	movs	r1, #10
 800263a:	484e      	ldr	r0, [pc, #312]	; (8002774 <FreqMenu_DrawPresetMenu+0x1528>)
 800263c:	f00a ff1c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002640:	7b3b      	ldrb	r3, [r7, #12]
 8002642:	b29a      	uxth	r2, r3
 8002644:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	2302      	movs	r3, #2
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	2300      	movs	r3, #0
 8002650:	210a      	movs	r1, #10
 8002652:	4849      	ldr	r0, [pc, #292]	; (8002778 <FreqMenu_DrawPresetMenu+0x152c>)
 8002654:	f00a ff10 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002658:	7afb      	ldrb	r3, [r7, #11]
 800265a:	b29a      	uxth	r2, r3
 800265c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002660:	9301      	str	r3, [sp, #4]
 8002662:	2302      	movs	r3, #2
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	2300      	movs	r3, #0
 8002668:	210a      	movs	r1, #10
 800266a:	4844      	ldr	r0, [pc, #272]	; (800277c <FreqMenu_DrawPresetMenu+0x1530>)
 800266c:	f00a ff04 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002670:	7abb      	ldrb	r3, [r7, #10]
 8002672:	b29a      	uxth	r2, r3
 8002674:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002678:	9301      	str	r3, [sp, #4]
 800267a:	2302      	movs	r3, #2
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	2300      	movs	r3, #0
 8002680:	210a      	movs	r1, #10
 8002682:	483f      	ldr	r0, [pc, #252]	; (8002780 <FreqMenu_DrawPresetMenu+0x1534>)
 8002684:	f00a fef8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002688:	7a7b      	ldrb	r3, [r7, #9]
 800268a:	b29a      	uxth	r2, r3
 800268c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	2302      	movs	r3, #2
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	2300      	movs	r3, #0
 8002698:	210a      	movs	r1, #10
 800269a:	483a      	ldr	r0, [pc, #232]	; (8002784 <FreqMenu_DrawPresetMenu+0x1538>)
 800269c:	f00a feec 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026a8:	9301      	str	r3, [sp, #4]
 80026aa:	2302      	movs	r3, #2
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	2300      	movs	r3, #0
 80026b0:	2178      	movs	r1, #120	; 0x78
 80026b2:	4835      	ldr	r0, [pc, #212]	; (8002788 <FreqMenu_DrawPresetMenu+0x153c>)
 80026b4:	f00a fee0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80026b8:	7bbb      	ldrb	r3, [r7, #14]
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026c0:	9301      	str	r3, [sp, #4]
 80026c2:	2302      	movs	r3, #2
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	2300      	movs	r3, #0
 80026c8:	2178      	movs	r1, #120	; 0x78
 80026ca:	4830      	ldr	r0, [pc, #192]	; (800278c <FreqMenu_DrawPresetMenu+0x1540>)
 80026cc:	f00a fed4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80026d0:	7b7b      	ldrb	r3, [r7, #13]
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026d8:	9301      	str	r3, [sp, #4]
 80026da:	2302      	movs	r3, #2
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	2300      	movs	r3, #0
 80026e0:	2178      	movs	r1, #120	; 0x78
 80026e2:	482b      	ldr	r0, [pc, #172]	; (8002790 <FreqMenu_DrawPresetMenu+0x1544>)
 80026e4:	f00a fec8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80026e8:	7b3b      	ldrb	r3, [r7, #12]
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026f0:	9301      	str	r3, [sp, #4]
 80026f2:	2302      	movs	r3, #2
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	2300      	movs	r3, #0
 80026f8:	2178      	movs	r1, #120	; 0x78
 80026fa:	4826      	ldr	r0, [pc, #152]	; (8002794 <FreqMenu_DrawPresetMenu+0x1548>)
 80026fc:	f00a febc 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002700:	7afb      	ldrb	r3, [r7, #11]
 8002702:	b29a      	uxth	r2, r3
 8002704:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002708:	9301      	str	r3, [sp, #4]
 800270a:	2302      	movs	r3, #2
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	2300      	movs	r3, #0
 8002710:	2178      	movs	r1, #120	; 0x78
 8002712:	4821      	ldr	r0, [pc, #132]	; (8002798 <FreqMenu_DrawPresetMenu+0x154c>)
 8002714:	f00a feb0 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002718:	7abb      	ldrb	r3, [r7, #10]
 800271a:	b29a      	uxth	r2, r3
 800271c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	2302      	movs	r3, #2
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2300      	movs	r3, #0
 8002728:	2178      	movs	r1, #120	; 0x78
 800272a:	481c      	ldr	r0, [pc, #112]	; (800279c <FreqMenu_DrawPresetMenu+0x1550>)
 800272c:	f00a fea4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 8002730:	7a7b      	ldrb	r3, [r7, #9]
 8002732:	b29a      	uxth	r2, r3
 8002734:	2300      	movs	r3, #0
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	2302      	movs	r3, #2
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002740:	2178      	movs	r1, #120	; 0x78
 8002742:	4817      	ldr	r0, [pc, #92]	; (80027a0 <FreqMenu_DrawPresetMenu+0x1554>)
 8002744:	f00a fe98 	bl	800d478 <ILI9341_Draw_Text>
			break;
 8002748:	bf00      	nop
 800274a:	e00b      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 800274c:	2300      	movs	r3, #0
 800274e:	9301      	str	r3, [sp, #4]
 8002750:	2301      	movs	r3, #1
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002758:	22b4      	movs	r2, #180	; 0xb4
 800275a:	210a      	movs	r1, #10
 800275c:	4811      	ldr	r0, [pc, #68]	; (80027a4 <FreqMenu_DrawPresetMenu+0x1558>)
 800275e:	f00a fe8b 	bl	800d478 <ILI9341_Draw_Text>
}
 8002762:	e7ff      	b.n	8002764 <FreqMenu_DrawPresetMenu+0x1518>
 8002764:	bf00      	nop
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	08010ba0 	.word	0x08010ba0
 8002770:	08010ba8 	.word	0x08010ba8
 8002774:	08010bb0 	.word	0x08010bb0
 8002778:	08010bb8 	.word	0x08010bb8
 800277c:	08010bc0 	.word	0x08010bc0
 8002780:	08010bc8 	.word	0x08010bc8
 8002784:	08010bd0 	.word	0x08010bd0
 8002788:	08010bd8 	.word	0x08010bd8
 800278c:	08010be0 	.word	0x08010be0
 8002790:	08010be8 	.word	0x08010be8
 8002794:	08010bf0 	.word	0x08010bf0
 8002798:	08010bf8 	.word	0x08010bf8
 800279c:	08010c00 	.word	0x08010c00
 80027a0:	08010c08 	.word	0x08010c08
 80027a4:	08010c14 	.word	0x08010c14

080027a8 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 10, 10, WHITE, 2, BLACK);
 80027ae:	2300      	movs	r3, #0
 80027b0:	9301      	str	r3, [sp, #4]
 80027b2:	2302      	movs	r3, #2
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ba:	220a      	movs	r2, #10
 80027bc:	210a      	movs	r1, #10
 80027be:	4804      	ldr	r0, [pc, #16]	; (80027d0 <FreqMenu_DrawAdjustMenu+0x28>)
 80027c0:	f00a fe5a 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80027c4:	f7fe fb6e 	bl	8000ea4 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 80027c8:	bf00      	nop
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	08010c44 	.word	0x08010c44

080027d4 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 80027d4:	b590      	push	{r4, r7, lr}
 80027d6:	b095      	sub	sp, #84	; 0x54
 80027d8:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	10, 10, WHITE, 2, BLACK);
 80027da:	2300      	movs	r3, #0
 80027dc:	9301      	str	r3, [sp, #4]
 80027de:	2302      	movs	r3, #2
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027e6:	220a      	movs	r2, #10
 80027e8:	210a      	movs	r1, #10
 80027ea:	4878      	ldr	r0, [pc, #480]	; (80029cc <FreqMenu_DrawSweepMenu+0x1f8>)
 80027ec:	f00a fe44 	bl	800d478 <ILI9341_Draw_Text>


	// draw enabled status
	char enabled_text[16] = "";
 80027f0:	2300      	movs	r3, #0
 80027f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80027f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002800:	4b73      	ldr	r3, [pc, #460]	; (80029d0 <FreqMenu_DrawSweepMenu+0x1fc>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b01      	cmp	r3, #1
 800280a:	d10b      	bne.n	8002824 <FreqMenu_DrawSweepMenu+0x50>
	{
		snprintf(enabled_text, sizeof(enabled_text), "SWEEP  ENABLED");
 800280c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002810:	4a70      	ldr	r2, [pc, #448]	; (80029d4 <FreqMenu_DrawSweepMenu+0x200>)
 8002812:	461c      	mov	r4, r3
 8002814:	4613      	mov	r3, r2
 8002816:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002818:	c407      	stmia	r4!, {r0, r1, r2}
 800281a:	8023      	strh	r3, [r4, #0]
 800281c:	3402      	adds	r4, #2
 800281e:	0c1b      	lsrs	r3, r3, #16
 8002820:	7023      	strb	r3, [r4, #0]
 8002822:	e00a      	b.n	800283a <FreqMenu_DrawSweepMenu+0x66>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "SWEEP DISABLED");
 8002824:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002828:	4a6b      	ldr	r2, [pc, #428]	; (80029d8 <FreqMenu_DrawSweepMenu+0x204>)
 800282a:	461c      	mov	r4, r3
 800282c:	4613      	mov	r3, r2
 800282e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002830:	c407      	stmia	r4!, {r0, r1, r2}
 8002832:	8023      	strh	r3, [r4, #0]
 8002834:	3402      	adds	r4, #2
 8002836:	0c1b      	lsrs	r3, r3, #16
 8002838:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 10, 50, BLACK, 2, WHITE);
 800283a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800283e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002842:	9301      	str	r3, [sp, #4]
 8002844:	2302      	movs	r3, #2
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	2300      	movs	r3, #0
 800284a:	2232      	movs	r2, #50	; 0x32
 800284c:	210a      	movs	r1, #10
 800284e:	f00a fe13 	bl	800d478 <ILI9341_Draw_Text>



	// draw mode (direction) status
	char mode_text[16] = "";
 8002852:	2300      	movs	r3, #0
 8002854:	62bb      	str	r3, [r7, #40]	; 0x28
 8002856:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
 800285e:	605a      	str	r2, [r3, #4]
 8002860:	609a      	str	r2, [r3, #8]

	if((SWEEP_TIMER->CR1 & TIM_CR1_CMS_0) == TIM_CR1_CMS_0)
 8002862:	4b5b      	ldr	r3, [pc, #364]	; (80029d0 <FreqMenu_DrawSweepMenu+0x1fc>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	2b20      	cmp	r3, #32
 800286c:	d106      	bne.n	800287c <FreqMenu_DrawSweepMenu+0xa8>
	{
		// direction not relevant in center-alligned mode (bi-directional)
		snprintf(mode_text, sizeof(mode_text), "DIRECTION: BOTH");
 800286e:	4b5b      	ldr	r3, [pc, #364]	; (80029dc <FreqMenu_DrawSweepMenu+0x208>)
 8002870:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002874:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002876:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800287a:	e012      	b.n	80028a2 <FreqMenu_DrawSweepMenu+0xce>
	{
		// center-alligned mode disabled (uni-directional)


		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 800287c:	4b54      	ldr	r3, [pc, #336]	; (80029d0 <FreqMenu_DrawSweepMenu+0x1fc>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b10      	cmp	r3, #16
 8002886:	d106      	bne.n	8002896 <FreqMenu_DrawSweepMenu+0xc2>
			snprintf(mode_text, sizeof(mode_text), "DIRECTION: DOWN");
 8002888:	4b55      	ldr	r3, [pc, #340]	; (80029e0 <FreqMenu_DrawSweepMenu+0x20c>)
 800288a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800288e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002890:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002894:	e005      	b.n	80028a2 <FreqMenu_DrawSweepMenu+0xce>
		else
			snprintf(mode_text, sizeof(mode_text), "DIRECTION:   UP");
 8002896:	4b53      	ldr	r3, [pc, #332]	; (80029e4 <FreqMenu_DrawSweepMenu+0x210>)
 8002898:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800289c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800289e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	}

	ILI9341_Draw_Text(mode_text, 10, 80, BLACK, 2, WHITE);
 80028a2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80028a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	2302      	movs	r3, #2
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2300      	movs	r3, #0
 80028b2:	2250      	movs	r2, #80	; 0x50
 80028b4:	210a      	movs	r1, #10
 80028b6:	f00a fddf 	bl	800d478 <ILI9341_Draw_Text>

	// draw rate status
	char arr_text[20] = "";
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	f107 0318 	add.w	r3, r7, #24
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	605a      	str	r2, [r3, #4]
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	60da      	str	r2, [r3, #12]
	snprintf(arr_text, sizeof(arr_text), "RATE: %1.4f Hertz", calculated_sweep_in_hertz);
 80028cc:	4b46      	ldr	r3, [pc, #280]	; (80029e8 <FreqMenu_DrawSweepMenu+0x214>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fd fe61 	bl	8000598 <__aeabi_f2d>
 80028d6:	4603      	mov	r3, r0
 80028d8:	460c      	mov	r4, r1
 80028da:	f107 0014 	add.w	r0, r7, #20
 80028de:	e9cd 3400 	strd	r3, r4, [sp]
 80028e2:	4a42      	ldr	r2, [pc, #264]	; (80029ec <FreqMenu_DrawSweepMenu+0x218>)
 80028e4:	2114      	movs	r1, #20
 80028e6:	f00c f913 	bl	800eb10 <sniprintf>
	ILI9341_Draw_Text(arr_text, 10, 110, BLACK, 2, WHITE);
 80028ea:	f107 0014 	add.w	r0, r7, #20
 80028ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	2302      	movs	r3, #2
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	2300      	movs	r3, #0
 80028fa:	226e      	movs	r2, #110	; 0x6e
 80028fc:	210a      	movs	r1, #10
 80028fe:	f00a fdbb 	bl	800d478 <ILI9341_Draw_Text>

	// draw output freq status

	char out_hertz[20] = "";
 8002902:	2300      	movs	r3, #0
 8002904:	603b      	str	r3, [r7, #0]
 8002906:	1d3b      	adds	r3, r7, #4
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
	snprintf(out_hertz, sizeof(out_hertz), "OUT: %7.2f Hertz", SM_GetOutputInHertz());
 8002912:	f002 fbd3 	bl	80050bc <SM_GetOutputInHertz>
 8002916:	ee10 3a10 	vmov	r3, s0
 800291a:	4618      	mov	r0, r3
 800291c:	f7fd fe3c 	bl	8000598 <__aeabi_f2d>
 8002920:	4603      	mov	r3, r0
 8002922:	460c      	mov	r4, r1
 8002924:	4638      	mov	r0, r7
 8002926:	e9cd 3400 	strd	r3, r4, [sp]
 800292a:	4a31      	ldr	r2, [pc, #196]	; (80029f0 <FreqMenu_DrawSweepMenu+0x21c>)
 800292c:	2114      	movs	r1, #20
 800292e:	f00c f8ef 	bl	800eb10 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 10, 140, BLACK, 2, WHITE);
 8002932:	4638      	mov	r0, r7
 8002934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002938:	9301      	str	r3, [sp, #4]
 800293a:	2302      	movs	r3, #2
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	2300      	movs	r3, #0
 8002940:	228c      	movs	r2, #140	; 0x8c
 8002942:	210a      	movs	r1, #10
 8002944:	f00a fd98 	bl	800d478 <ILI9341_Draw_Text>



	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002948:	4b21      	ldr	r3, [pc, #132]	; (80029d0 <FreqMenu_DrawSweepMenu+0x1fc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b01      	cmp	r3, #1
 8002952:	d10b      	bne.n	800296c <FreqMenu_DrawSweepMenu+0x198>
		ILI9341_Draw_Text("PAUSE ", 6, 210, BLACK, 2, DARKCYAN);
 8002954:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2302      	movs	r3, #2
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	2300      	movs	r3, #0
 8002960:	22d2      	movs	r2, #210	; 0xd2
 8002962:	2106      	movs	r1, #6
 8002964:	4823      	ldr	r0, [pc, #140]	; (80029f4 <FreqMenu_DrawSweepMenu+0x220>)
 8002966:	f00a fd87 	bl	800d478 <ILI9341_Draw_Text>
 800296a:	e00a      	b.n	8002982 <FreqMenu_DrawSweepMenu+0x1ae>
	else
		ILI9341_Draw_Text("RESUME", 5, 210, BLACK, 2, DARKCYAN);
 800296c:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	2302      	movs	r3, #2
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	2300      	movs	r3, #0
 8002978:	22d2      	movs	r2, #210	; 0xd2
 800297a:	2105      	movs	r1, #5
 800297c:	481e      	ldr	r0, [pc, #120]	; (80029f8 <FreqMenu_DrawSweepMenu+0x224>)
 800297e:	f00a fd7b 	bl	800d478 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("MODE", 95, 210, BLACK, 2, DARKGREEN);
 8002982:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002986:	9301      	str	r3, [sp, #4]
 8002988:	2302      	movs	r3, #2
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	2300      	movs	r3, #0
 800298e:	22d2      	movs	r2, #210	; 0xd2
 8002990:	215f      	movs	r1, #95	; 0x5f
 8002992:	481a      	ldr	r0, [pc, #104]	; (80029fc <FreqMenu_DrawSweepMenu+0x228>)
 8002994:	f00a fd70 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LOWER", 173, 210, BLACK, 2, YELLOW);
 8002998:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	2302      	movs	r3, #2
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	2300      	movs	r3, #0
 80029a4:	22d2      	movs	r2, #210	; 0xd2
 80029a6:	21ad      	movs	r1, #173	; 0xad
 80029a8:	4815      	ldr	r0, [pc, #84]	; (8002a00 <FreqMenu_DrawSweepMenu+0x22c>)
 80029aa:	f00a fd65 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("UPPER", 250, 210, BLACK, 2, RED);
 80029ae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80029b2:	9301      	str	r3, [sp, #4]
 80029b4:	2302      	movs	r3, #2
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	2300      	movs	r3, #0
 80029ba:	22d2      	movs	r2, #210	; 0xd2
 80029bc:	21fa      	movs	r1, #250	; 0xfa
 80029be:	4811      	ldr	r0, [pc, #68]	; (8002a04 <FreqMenu_DrawSweepMenu+0x230>)
 80029c0:	f00a fd5a 	bl	800d478 <ILI9341_Draw_Text>

}
 80029c4:	bf00      	nop
 80029c6:	374c      	adds	r7, #76	; 0x4c
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd90      	pop	{r4, r7, pc}
 80029cc:	08010c58 	.word	0x08010c58
 80029d0:	40000c00 	.word	0x40000c00
 80029d4:	08010c6c 	.word	0x08010c6c
 80029d8:	08010c7c 	.word	0x08010c7c
 80029dc:	08010c8c 	.word	0x08010c8c
 80029e0:	08010c9c 	.word	0x08010c9c
 80029e4:	08010cac 	.word	0x08010cac
 80029e8:	20001f34 	.word	0x20001f34
 80029ec:	08010cbc 	.word	0x08010cbc
 80029f0:	08010cd0 	.word	0x08010cd0
 80029f4:	08010ce4 	.word	0x08010ce4
 80029f8:	08010cec 	.word	0x08010cec
 80029fc:	08010cf4 	.word	0x08010cf4
 8002a00:	08010cfc 	.word	0x08010cfc
 8002a04:	08010d04 	.word	0x08010d04

08002a08 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d007      	beq.n	8002a28 <FuncMenu_DrawMenu+0x20>
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d008      	beq.n	8002a2e <FuncMenu_DrawMenu+0x26>
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d000      	beq.n	8002a22 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawSyncMenu();
			break;

		default:
			break;
 8002a20:	e008      	b.n	8002a34 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawMainMenu();
 8002a22:	f000 f80b 	bl	8002a3c <FuncMenu_DrawMainMenu>
			break;
 8002a26:	e005      	b.n	8002a34 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSignalMenu();
 8002a28:	f000 f850 	bl	8002acc <FuncMenu_DrawSignalMenu>
			break;
 8002a2c:	e002      	b.n	8002a34 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSyncMenu();
 8002a2e:	f000 fa2d 	bl	8002e8c <FuncMenu_DrawSyncMenu>
			break;
 8002a32:	bf00      	nop

	}
}
 8002a34:	bf00      	nop
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, WHITE, 2, BLACK);
 8002a42:	2300      	movs	r3, #0
 8002a44:	9301      	str	r3, [sp, #4]
 8002a46:	2302      	movs	r3, #2
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a4e:	220a      	movs	r2, #10
 8002a50:	210a      	movs	r1, #10
 8002a52:	481a      	ldr	r0, [pc, #104]	; (8002abc <FuncMenu_DrawMainMenu+0x80>)
 8002a54:	f00a fd10 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002a58:	f7fe fa24 	bl	8000ea4 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 210, BLACK, 2, DARKCYAN);
 8002a5c:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002a60:	9301      	str	r3, [sp, #4]
 8002a62:	2302      	movs	r3, #2
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2300      	movs	r3, #0
 8002a68:	22d2      	movs	r2, #210	; 0xd2
 8002a6a:	2105      	movs	r1, #5
 8002a6c:	4814      	ldr	r0, [pc, #80]	; (8002ac0 <FuncMenu_DrawMainMenu+0x84>)
 8002a6e:	f00a fd03 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 97, 210, BLACK, 2, DARKGREEN);
 8002a72:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	2302      	movs	r3, #2
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	22d2      	movs	r2, #210	; 0xd2
 8002a80:	2161      	movs	r1, #97	; 0x61
 8002a82:	4810      	ldr	r0, [pc, #64]	; (8002ac4 <FuncMenu_DrawMainMenu+0x88>)
 8002a84:	f00a fcf8 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 8002a88:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002a8c:	9301      	str	r3, [sp, #4]
 8002a8e:	2302      	movs	r3, #2
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	2300      	movs	r3, #0
 8002a94:	22d2      	movs	r2, #210	; 0xd2
 8002a96:	21af      	movs	r1, #175	; 0xaf
 8002a98:	480b      	ldr	r0, [pc, #44]	; (8002ac8 <FuncMenu_DrawMainMenu+0x8c>)
 8002a9a:	f00a fced 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 8002a9e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	22d2      	movs	r2, #210	; 0xd2
 8002aac:	f44f 7182 	mov.w	r1, #260	; 0x104
 8002ab0:	4805      	ldr	r0, [pc, #20]	; (8002ac8 <FuncMenu_DrawMainMenu+0x8c>)
 8002ab2:	f00a fce1 	bl	800d478 <ILI9341_Draw_Text>
}
 8002ab6:	bf00      	nop
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	08010d0c 	.word	0x08010d0c
 8002ac0:	08010d18 	.word	0x08010d18
 8002ac4:	08010d20 	.word	0x08010d20
 8002ac8:	08010d28 	.word	0x08010d28

08002acc <FuncMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSignalMenu()
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, WHITE, 2, BLACK);
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ade:	220a      	movs	r2, #10
 8002ae0:	210a      	movs	r1, #10
 8002ae2:	48b9      	ldr	r0, [pc, #740]	; (8002dc8 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002ae4:	f00a fcc8 	bl	800d478 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f002 fab5 	bl	8005058 <SM_GetOutputChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002af4:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 81b6 	beq.w	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
	{
		switch(func_profileTmp->func)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	f200 81b1 	bhi.w	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
 8002b08:	a201      	add	r2, pc, #4	; (adr r2, 8002b10 <FuncMenu_DrawSignalMenu+0x44>)
 8002b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0e:	bf00      	nop
 8002b10:	08002b29 	.word	0x08002b29
 8002b14:	08002baf 	.word	0x08002baf
 8002b18:	08002c35 	.word	0x08002c35
 8002b1c:	08002cbb 	.word	0x08002cbb
 8002b20:	08002d41 	.word	0x08002d41
 8002b24:	08002de5 	.word	0x08002de5
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8002b28:	2300      	movs	r3, #0
 8002b2a:	9301      	str	r3, [sp, #4]
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	9300      	str	r3, [sp, #0]
 8002b30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b34:	2232      	movs	r2, #50	; 0x32
 8002b36:	210a      	movs	r1, #10
 8002b38:	48a4      	ldr	r0, [pc, #656]	; (8002dcc <FuncMenu_DrawSignalMenu+0x300>)
 8002b3a:	f00a fc9d 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002b3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b42:	9301      	str	r3, [sp, #4]
 8002b44:	2302      	movs	r3, #2
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2246      	movs	r2, #70	; 0x46
 8002b4c:	210a      	movs	r1, #10
 8002b4e:	48a0      	ldr	r0, [pc, #640]	; (8002dd0 <FuncMenu_DrawSignalMenu+0x304>)
 8002b50:	f00a fc92 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b58:	9301      	str	r3, [sp, #4]
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	9300      	str	r3, [sp, #0]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	225a      	movs	r2, #90	; 0x5a
 8002b62:	210a      	movs	r1, #10
 8002b64:	489b      	ldr	r0, [pc, #620]	; (8002dd4 <FuncMenu_DrawSignalMenu+0x308>)
 8002b66:	f00a fc87 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002b6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b6e:	9301      	str	r3, [sp, #4]
 8002b70:	2302      	movs	r3, #2
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	2300      	movs	r3, #0
 8002b76:	226e      	movs	r2, #110	; 0x6e
 8002b78:	210a      	movs	r1, #10
 8002b7a:	4897      	ldr	r0, [pc, #604]	; (8002dd8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002b7c:	f00a fc7c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002b80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b84:	9301      	str	r3, [sp, #4]
 8002b86:	2302      	movs	r3, #2
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	2282      	movs	r2, #130	; 0x82
 8002b8e:	210a      	movs	r1, #10
 8002b90:	4892      	ldr	r0, [pc, #584]	; (8002ddc <FuncMenu_DrawSignalMenu+0x310>)
 8002b92:	f00a fc71 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	2296      	movs	r2, #150	; 0x96
 8002ba4:	210a      	movs	r1, #10
 8002ba6:	488e      	ldr	r0, [pc, #568]	; (8002de0 <FuncMenu_DrawSignalMenu+0x314>)
 8002ba8:	f00a fc66 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002bac:	e15d      	b.n	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bb2:	9301      	str	r3, [sp, #4]
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2300      	movs	r3, #0
 8002bba:	2232      	movs	r2, #50	; 0x32
 8002bbc:	210a      	movs	r1, #10
 8002bbe:	4883      	ldr	r0, [pc, #524]	; (8002dcc <FuncMenu_DrawSignalMenu+0x300>)
 8002bc0:	f00a fc5a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	9301      	str	r3, [sp, #4]
 8002bc8:	2302      	movs	r3, #2
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bd0:	2246      	movs	r2, #70	; 0x46
 8002bd2:	210a      	movs	r1, #10
 8002bd4:	487e      	ldr	r0, [pc, #504]	; (8002dd0 <FuncMenu_DrawSignalMenu+0x304>)
 8002bd6:	f00a fc4f 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002bda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bde:	9301      	str	r3, [sp, #4]
 8002be0:	2302      	movs	r3, #2
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	2300      	movs	r3, #0
 8002be6:	225a      	movs	r2, #90	; 0x5a
 8002be8:	210a      	movs	r1, #10
 8002bea:	487a      	ldr	r0, [pc, #488]	; (8002dd4 <FuncMenu_DrawSignalMenu+0x308>)
 8002bec:	f00a fc44 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002bf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf4:	9301      	str	r3, [sp, #4]
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	226e      	movs	r2, #110	; 0x6e
 8002bfe:	210a      	movs	r1, #10
 8002c00:	4875      	ldr	r0, [pc, #468]	; (8002dd8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002c02:	f00a fc39 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002c06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c0a:	9301      	str	r3, [sp, #4]
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	2300      	movs	r3, #0
 8002c12:	2282      	movs	r2, #130	; 0x82
 8002c14:	210a      	movs	r1, #10
 8002c16:	4871      	ldr	r0, [pc, #452]	; (8002ddc <FuncMenu_DrawSignalMenu+0x310>)
 8002c18:	f00a fc2e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002c1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c20:	9301      	str	r3, [sp, #4]
 8002c22:	2302      	movs	r3, #2
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	2300      	movs	r3, #0
 8002c28:	2296      	movs	r2, #150	; 0x96
 8002c2a:	210a      	movs	r1, #10
 8002c2c:	486c      	ldr	r0, [pc, #432]	; (8002de0 <FuncMenu_DrawSignalMenu+0x314>)
 8002c2e:	f00a fc23 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002c32:	e11a      	b.n	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002c34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c38:	9301      	str	r3, [sp, #4]
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	2232      	movs	r2, #50	; 0x32
 8002c42:	210a      	movs	r1, #10
 8002c44:	4861      	ldr	r0, [pc, #388]	; (8002dcc <FuncMenu_DrawSignalMenu+0x300>)
 8002c46:	f00a fc17 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	2302      	movs	r3, #2
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	2300      	movs	r3, #0
 8002c56:	2246      	movs	r2, #70	; 0x46
 8002c58:	210a      	movs	r1, #10
 8002c5a:	485d      	ldr	r0, [pc, #372]	; (8002dd0 <FuncMenu_DrawSignalMenu+0x304>)
 8002c5c:	f00a fc0c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8002c60:	2300      	movs	r3, #0
 8002c62:	9301      	str	r3, [sp, #4]
 8002c64:	2302      	movs	r3, #2
 8002c66:	9300      	str	r3, [sp, #0]
 8002c68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c6c:	225a      	movs	r2, #90	; 0x5a
 8002c6e:	210a      	movs	r1, #10
 8002c70:	4858      	ldr	r0, [pc, #352]	; (8002dd4 <FuncMenu_DrawSignalMenu+0x308>)
 8002c72:	f00a fc01 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002c76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c7a:	9301      	str	r3, [sp, #4]
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	2300      	movs	r3, #0
 8002c82:	226e      	movs	r2, #110	; 0x6e
 8002c84:	210a      	movs	r1, #10
 8002c86:	4854      	ldr	r0, [pc, #336]	; (8002dd8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002c88:	f00a fbf6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002c8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	2302      	movs	r3, #2
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	2300      	movs	r3, #0
 8002c98:	2282      	movs	r2, #130	; 0x82
 8002c9a:	210a      	movs	r1, #10
 8002c9c:	484f      	ldr	r0, [pc, #316]	; (8002ddc <FuncMenu_DrawSignalMenu+0x310>)
 8002c9e:	f00a fbeb 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002ca2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	2302      	movs	r3, #2
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	2300      	movs	r3, #0
 8002cae:	2296      	movs	r2, #150	; 0x96
 8002cb0:	210a      	movs	r1, #10
 8002cb2:	484b      	ldr	r0, [pc, #300]	; (8002de0 <FuncMenu_DrawSignalMenu+0x314>)
 8002cb4:	f00a fbe0 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002cb8:	e0d7      	b.n	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002cba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cbe:	9301      	str	r3, [sp, #4]
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	2232      	movs	r2, #50	; 0x32
 8002cc8:	210a      	movs	r1, #10
 8002cca:	4840      	ldr	r0, [pc, #256]	; (8002dcc <FuncMenu_DrawSignalMenu+0x300>)
 8002ccc:	f00a fbd4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002cd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cd4:	9301      	str	r3, [sp, #4]
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2246      	movs	r2, #70	; 0x46
 8002cde:	210a      	movs	r1, #10
 8002ce0:	483b      	ldr	r0, [pc, #236]	; (8002dd0 <FuncMenu_DrawSignalMenu+0x304>)
 8002ce2:	f00a fbc9 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002ce6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cea:	9301      	str	r3, [sp, #4]
 8002cec:	2302      	movs	r3, #2
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	225a      	movs	r2, #90	; 0x5a
 8002cf4:	210a      	movs	r1, #10
 8002cf6:	4837      	ldr	r0, [pc, #220]	; (8002dd4 <FuncMenu_DrawSignalMenu+0x308>)
 8002cf8:	f00a fbbe 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	9301      	str	r3, [sp, #4]
 8002d00:	2302      	movs	r3, #2
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d08:	226e      	movs	r2, #110	; 0x6e
 8002d0a:	210a      	movs	r1, #10
 8002d0c:	4832      	ldr	r0, [pc, #200]	; (8002dd8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002d0e:	f00a fbb3 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002d12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	2302      	movs	r3, #2
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2282      	movs	r2, #130	; 0x82
 8002d20:	210a      	movs	r1, #10
 8002d22:	482e      	ldr	r0, [pc, #184]	; (8002ddc <FuncMenu_DrawSignalMenu+0x310>)
 8002d24:	f00a fba8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	2302      	movs	r3, #2
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	2300      	movs	r3, #0
 8002d34:	2296      	movs	r2, #150	; 0x96
 8002d36:	210a      	movs	r1, #10
 8002d38:	4829      	ldr	r0, [pc, #164]	; (8002de0 <FuncMenu_DrawSignalMenu+0x314>)
 8002d3a:	f00a fb9d 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002d3e:	e094      	b.n	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002d40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d44:	9301      	str	r3, [sp, #4]
 8002d46:	2302      	movs	r3, #2
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	2232      	movs	r2, #50	; 0x32
 8002d4e:	210a      	movs	r1, #10
 8002d50:	481e      	ldr	r0, [pc, #120]	; (8002dcc <FuncMenu_DrawSignalMenu+0x300>)
 8002d52:	f00a fb91 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002d56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d5a:	9301      	str	r3, [sp, #4]
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	2300      	movs	r3, #0
 8002d62:	2246      	movs	r2, #70	; 0x46
 8002d64:	210a      	movs	r1, #10
 8002d66:	481a      	ldr	r0, [pc, #104]	; (8002dd0 <FuncMenu_DrawSignalMenu+0x304>)
 8002d68:	f00a fb86 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002d6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d70:	9301      	str	r3, [sp, #4]
 8002d72:	2302      	movs	r3, #2
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	2300      	movs	r3, #0
 8002d78:	225a      	movs	r2, #90	; 0x5a
 8002d7a:	210a      	movs	r1, #10
 8002d7c:	4815      	ldr	r0, [pc, #84]	; (8002dd4 <FuncMenu_DrawSignalMenu+0x308>)
 8002d7e:	f00a fb7b 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d86:	9301      	str	r3, [sp, #4]
 8002d88:	2302      	movs	r3, #2
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	226e      	movs	r2, #110	; 0x6e
 8002d90:	210a      	movs	r1, #10
 8002d92:	4811      	ldr	r0, [pc, #68]	; (8002dd8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002d94:	f00a fb70 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8002d98:	2300      	movs	r3, #0
 8002d9a:	9301      	str	r3, [sp, #4]
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002da4:	2282      	movs	r2, #130	; 0x82
 8002da6:	210a      	movs	r1, #10
 8002da8:	480c      	ldr	r0, [pc, #48]	; (8002ddc <FuncMenu_DrawSignalMenu+0x310>)
 8002daa:	f00a fb65 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002dae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002db2:	9301      	str	r3, [sp, #4]
 8002db4:	2302      	movs	r3, #2
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	2300      	movs	r3, #0
 8002dba:	2296      	movs	r2, #150	; 0x96
 8002dbc:	210a      	movs	r1, #10
 8002dbe:	4808      	ldr	r0, [pc, #32]	; (8002de0 <FuncMenu_DrawSignalMenu+0x314>)
 8002dc0:	f00a fb5a 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002dc4:	e051      	b.n	8002e6a <FuncMenu_DrawSignalMenu+0x39e>
 8002dc6:	bf00      	nop
 8002dc8:	08010d30 	.word	0x08010d30
 8002dcc:	08010d40 	.word	0x08010d40
 8002dd0:	08010d48 	.word	0x08010d48
 8002dd4:	08010d54 	.word	0x08010d54
 8002dd8:	08010d5c 	.word	0x08010d5c
 8002ddc:	08010d68 	.word	0x08010d68
 8002de0:	08010d74 	.word	0x08010d74
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002de8:	9301      	str	r3, [sp, #4]
 8002dea:	2302      	movs	r3, #2
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	2300      	movs	r3, #0
 8002df0:	2232      	movs	r2, #50	; 0x32
 8002df2:	210a      	movs	r1, #10
 8002df4:	481f      	ldr	r0, [pc, #124]	; (8002e74 <FuncMenu_DrawSignalMenu+0x3a8>)
 8002df6:	f00a fb3f 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002dfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	2302      	movs	r3, #2
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	2300      	movs	r3, #0
 8002e06:	2246      	movs	r2, #70	; 0x46
 8002e08:	210a      	movs	r1, #10
 8002e0a:	481b      	ldr	r0, [pc, #108]	; (8002e78 <FuncMenu_DrawSignalMenu+0x3ac>)
 8002e0c:	f00a fb34 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002e10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	2302      	movs	r3, #2
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	225a      	movs	r2, #90	; 0x5a
 8002e1e:	210a      	movs	r1, #10
 8002e20:	4816      	ldr	r0, [pc, #88]	; (8002e7c <FuncMenu_DrawSignalMenu+0x3b0>)
 8002e22:	f00a fb29 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002e26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e2a:	9301      	str	r3, [sp, #4]
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	2300      	movs	r3, #0
 8002e32:	226e      	movs	r2, #110	; 0x6e
 8002e34:	210a      	movs	r1, #10
 8002e36:	4812      	ldr	r0, [pc, #72]	; (8002e80 <FuncMenu_DrawSignalMenu+0x3b4>)
 8002e38:	f00a fb1e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002e3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e40:	9301      	str	r3, [sp, #4]
 8002e42:	2302      	movs	r3, #2
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	2300      	movs	r3, #0
 8002e48:	2282      	movs	r2, #130	; 0x82
 8002e4a:	210a      	movs	r1, #10
 8002e4c:	480d      	ldr	r0, [pc, #52]	; (8002e84 <FuncMenu_DrawSignalMenu+0x3b8>)
 8002e4e:	f00a fb13 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 8002e52:	2300      	movs	r3, #0
 8002e54:	9301      	str	r3, [sp, #4]
 8002e56:	2302      	movs	r3, #2
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e5e:	2296      	movs	r2, #150	; 0x96
 8002e60:	210a      	movs	r1, #10
 8002e62:	4809      	ldr	r0, [pc, #36]	; (8002e88 <FuncMenu_DrawSignalMenu+0x3bc>)
 8002e64:	f00a fb08 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002e68:	bf00      	nop

		}
	}


}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	08010d40 	.word	0x08010d40
 8002e78:	08010d48 	.word	0x08010d48
 8002e7c:	08010d54 	.word	0x08010d54
 8002e80:	08010d5c 	.word	0x08010d5c
 8002e84:	08010d68 	.word	0x08010d68
 8002e88:	08010d74 	.word	0x08010d74

08002e8c <FuncMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSyncMenu()
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC->SYNC", 	10, 10, WHITE, 2, BLACK);
 8002e92:	2300      	movs	r3, #0
 8002e94:	9301      	str	r3, [sp, #4]
 8002e96:	2302      	movs	r3, #2
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e9e:	220a      	movs	r2, #10
 8002ea0:	210a      	movs	r1, #10
 8002ea2:	48b9      	ldr	r0, [pc, #740]	; (8003188 <FuncMenu_DrawSyncMenu+0x2fc>)
 8002ea4:	f00a fae8 	bl	800d478 <ILI9341_Draw_Text>
	//FunctionProfile_t *func_profileTmp = FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	f002 f8d5 	bl	8005058 <SM_GetOutputChannel>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002eb4:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 81b6 	beq.w	800322a <FuncMenu_DrawSyncMenu+0x39e>
	{
		switch(func_profileTmp->func)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b05      	cmp	r3, #5
 8002ec4:	f200 81b1 	bhi.w	800322a <FuncMenu_DrawSyncMenu+0x39e>
 8002ec8:	a201      	add	r2, pc, #4	; (adr r2, 8002ed0 <FuncMenu_DrawSyncMenu+0x44>)
 8002eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ece:	bf00      	nop
 8002ed0:	08002ee9 	.word	0x08002ee9
 8002ed4:	08002f6f 	.word	0x08002f6f
 8002ed8:	08002ff5 	.word	0x08002ff5
 8002edc:	0800307b 	.word	0x0800307b
 8002ee0:	08003101 	.word	0x08003101
 8002ee4:	080031a5 	.word	0x080031a5
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8002ee8:	2300      	movs	r3, #0
 8002eea:	9301      	str	r3, [sp, #4]
 8002eec:	2302      	movs	r3, #2
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ef4:	2232      	movs	r2, #50	; 0x32
 8002ef6:	210a      	movs	r1, #10
 8002ef8:	48a4      	ldr	r0, [pc, #656]	; (800318c <FuncMenu_DrawSyncMenu+0x300>)
 8002efa:	f00a fabd 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002efe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f02:	9301      	str	r3, [sp, #4]
 8002f04:	2302      	movs	r3, #2
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	2246      	movs	r2, #70	; 0x46
 8002f0c:	210a      	movs	r1, #10
 8002f0e:	48a0      	ldr	r0, [pc, #640]	; (8003190 <FuncMenu_DrawSyncMenu+0x304>)
 8002f10:	f00a fab2 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002f14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	225a      	movs	r2, #90	; 0x5a
 8002f22:	210a      	movs	r1, #10
 8002f24:	489b      	ldr	r0, [pc, #620]	; (8003194 <FuncMenu_DrawSyncMenu+0x308>)
 8002f26:	f00a faa7 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002f2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f2e:	9301      	str	r3, [sp, #4]
 8002f30:	2302      	movs	r3, #2
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	2300      	movs	r3, #0
 8002f36:	226e      	movs	r2, #110	; 0x6e
 8002f38:	210a      	movs	r1, #10
 8002f3a:	4897      	ldr	r0, [pc, #604]	; (8003198 <FuncMenu_DrawSyncMenu+0x30c>)
 8002f3c:	f00a fa9c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	2302      	movs	r3, #2
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	2282      	movs	r2, #130	; 0x82
 8002f4e:	210a      	movs	r1, #10
 8002f50:	4892      	ldr	r0, [pc, #584]	; (800319c <FuncMenu_DrawSyncMenu+0x310>)
 8002f52:	f00a fa91 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002f56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	2300      	movs	r3, #0
 8002f62:	2296      	movs	r2, #150	; 0x96
 8002f64:	210a      	movs	r1, #10
 8002f66:	488e      	ldr	r0, [pc, #568]	; (80031a0 <FuncMenu_DrawSyncMenu+0x314>)
 8002f68:	f00a fa86 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002f6c:	e15d      	b.n	800322a <FuncMenu_DrawSyncMenu+0x39e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002f6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f72:	9301      	str	r3, [sp, #4]
 8002f74:	2302      	movs	r3, #2
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	2232      	movs	r2, #50	; 0x32
 8002f7c:	210a      	movs	r1, #10
 8002f7e:	4883      	ldr	r0, [pc, #524]	; (800318c <FuncMenu_DrawSyncMenu+0x300>)
 8002f80:	f00a fa7a 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8002f84:	2300      	movs	r3, #0
 8002f86:	9301      	str	r3, [sp, #4]
 8002f88:	2302      	movs	r3, #2
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f90:	2246      	movs	r2, #70	; 0x46
 8002f92:	210a      	movs	r1, #10
 8002f94:	487e      	ldr	r0, [pc, #504]	; (8003190 <FuncMenu_DrawSyncMenu+0x304>)
 8002f96:	f00a fa6f 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002f9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f9e:	9301      	str	r3, [sp, #4]
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	225a      	movs	r2, #90	; 0x5a
 8002fa8:	210a      	movs	r1, #10
 8002faa:	487a      	ldr	r0, [pc, #488]	; (8003194 <FuncMenu_DrawSyncMenu+0x308>)
 8002fac:	f00a fa64 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002fb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fb4:	9301      	str	r3, [sp, #4]
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	226e      	movs	r2, #110	; 0x6e
 8002fbe:	210a      	movs	r1, #10
 8002fc0:	4875      	ldr	r0, [pc, #468]	; (8003198 <FuncMenu_DrawSyncMenu+0x30c>)
 8002fc2:	f00a fa59 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002fc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	2302      	movs	r3, #2
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	2282      	movs	r2, #130	; 0x82
 8002fd4:	210a      	movs	r1, #10
 8002fd6:	4871      	ldr	r0, [pc, #452]	; (800319c <FuncMenu_DrawSyncMenu+0x310>)
 8002fd8:	f00a fa4e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002fdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fe0:	9301      	str	r3, [sp, #4]
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	2296      	movs	r2, #150	; 0x96
 8002fea:	210a      	movs	r1, #10
 8002fec:	486c      	ldr	r0, [pc, #432]	; (80031a0 <FuncMenu_DrawSyncMenu+0x314>)
 8002fee:	f00a fa43 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8002ff2:	e11a      	b.n	800322a <FuncMenu_DrawSyncMenu+0x39e>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002ff4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	2300      	movs	r3, #0
 8003000:	2232      	movs	r2, #50	; 0x32
 8003002:	210a      	movs	r1, #10
 8003004:	4861      	ldr	r0, [pc, #388]	; (800318c <FuncMenu_DrawSyncMenu+0x300>)
 8003006:	f00a fa37 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800300a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800300e:	9301      	str	r3, [sp, #4]
 8003010:	2302      	movs	r3, #2
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2300      	movs	r3, #0
 8003016:	2246      	movs	r2, #70	; 0x46
 8003018:	210a      	movs	r1, #10
 800301a:	485d      	ldr	r0, [pc, #372]	; (8003190 <FuncMenu_DrawSyncMenu+0x304>)
 800301c:	f00a fa2c 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8003020:	2300      	movs	r3, #0
 8003022:	9301      	str	r3, [sp, #4]
 8003024:	2302      	movs	r3, #2
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800302c:	225a      	movs	r2, #90	; 0x5a
 800302e:	210a      	movs	r1, #10
 8003030:	4858      	ldr	r0, [pc, #352]	; (8003194 <FuncMenu_DrawSyncMenu+0x308>)
 8003032:	f00a fa21 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003036:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800303a:	9301      	str	r3, [sp, #4]
 800303c:	2302      	movs	r3, #2
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	2300      	movs	r3, #0
 8003042:	226e      	movs	r2, #110	; 0x6e
 8003044:	210a      	movs	r1, #10
 8003046:	4854      	ldr	r0, [pc, #336]	; (8003198 <FuncMenu_DrawSyncMenu+0x30c>)
 8003048:	f00a fa16 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800304c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	2302      	movs	r3, #2
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	2300      	movs	r3, #0
 8003058:	2282      	movs	r2, #130	; 0x82
 800305a:	210a      	movs	r1, #10
 800305c:	484f      	ldr	r0, [pc, #316]	; (800319c <FuncMenu_DrawSyncMenu+0x310>)
 800305e:	f00a fa0b 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8003062:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	2302      	movs	r3, #2
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2300      	movs	r3, #0
 800306e:	2296      	movs	r2, #150	; 0x96
 8003070:	210a      	movs	r1, #10
 8003072:	484b      	ldr	r0, [pc, #300]	; (80031a0 <FuncMenu_DrawSyncMenu+0x314>)
 8003074:	f00a fa00 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8003078:	e0d7      	b.n	800322a <FuncMenu_DrawSyncMenu+0x39e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800307a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800307e:	9301      	str	r3, [sp, #4]
 8003080:	2302      	movs	r3, #2
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	2300      	movs	r3, #0
 8003086:	2232      	movs	r2, #50	; 0x32
 8003088:	210a      	movs	r1, #10
 800308a:	4840      	ldr	r0, [pc, #256]	; (800318c <FuncMenu_DrawSyncMenu+0x300>)
 800308c:	f00a f9f4 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8003090:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	2302      	movs	r3, #2
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	2300      	movs	r3, #0
 800309c:	2246      	movs	r2, #70	; 0x46
 800309e:	210a      	movs	r1, #10
 80030a0:	483b      	ldr	r0, [pc, #236]	; (8003190 <FuncMenu_DrawSyncMenu+0x304>)
 80030a2:	f00a f9e9 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80030a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	2302      	movs	r3, #2
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2300      	movs	r3, #0
 80030b2:	225a      	movs	r2, #90	; 0x5a
 80030b4:	210a      	movs	r1, #10
 80030b6:	4837      	ldr	r0, [pc, #220]	; (8003194 <FuncMenu_DrawSyncMenu+0x308>)
 80030b8:	f00a f9de 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 80030bc:	2300      	movs	r3, #0
 80030be:	9301      	str	r3, [sp, #4]
 80030c0:	2302      	movs	r3, #2
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030c8:	226e      	movs	r2, #110	; 0x6e
 80030ca:	210a      	movs	r1, #10
 80030cc:	4832      	ldr	r0, [pc, #200]	; (8003198 <FuncMenu_DrawSyncMenu+0x30c>)
 80030ce:	f00a f9d3 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80030d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030d6:	9301      	str	r3, [sp, #4]
 80030d8:	2302      	movs	r3, #2
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	2300      	movs	r3, #0
 80030de:	2282      	movs	r2, #130	; 0x82
 80030e0:	210a      	movs	r1, #10
 80030e2:	482e      	ldr	r0, [pc, #184]	; (800319c <FuncMenu_DrawSyncMenu+0x310>)
 80030e4:	f00a f9c8 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80030e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030ec:	9301      	str	r3, [sp, #4]
 80030ee:	2302      	movs	r3, #2
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	2300      	movs	r3, #0
 80030f4:	2296      	movs	r2, #150	; 0x96
 80030f6:	210a      	movs	r1, #10
 80030f8:	4829      	ldr	r0, [pc, #164]	; (80031a0 <FuncMenu_DrawSyncMenu+0x314>)
 80030fa:	f00a f9bd 	bl	800d478 <ILI9341_Draw_Text>
				break;
 80030fe:	e094      	b.n	800322a <FuncMenu_DrawSyncMenu+0x39e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8003100:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003104:	9301      	str	r3, [sp, #4]
 8003106:	2302      	movs	r3, #2
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2300      	movs	r3, #0
 800310c:	2232      	movs	r2, #50	; 0x32
 800310e:	210a      	movs	r1, #10
 8003110:	481e      	ldr	r0, [pc, #120]	; (800318c <FuncMenu_DrawSyncMenu+0x300>)
 8003112:	f00a f9b1 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8003116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	2302      	movs	r3, #2
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	2300      	movs	r3, #0
 8003122:	2246      	movs	r2, #70	; 0x46
 8003124:	210a      	movs	r1, #10
 8003126:	481a      	ldr	r0, [pc, #104]	; (8003190 <FuncMenu_DrawSyncMenu+0x304>)
 8003128:	f00a f9a6 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800312c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003130:	9301      	str	r3, [sp, #4]
 8003132:	2302      	movs	r3, #2
 8003134:	9300      	str	r3, [sp, #0]
 8003136:	2300      	movs	r3, #0
 8003138:	225a      	movs	r2, #90	; 0x5a
 800313a:	210a      	movs	r1, #10
 800313c:	4815      	ldr	r0, [pc, #84]	; (8003194 <FuncMenu_DrawSyncMenu+0x308>)
 800313e:	f00a f99b 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003146:	9301      	str	r3, [sp, #4]
 8003148:	2302      	movs	r3, #2
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	2300      	movs	r3, #0
 800314e:	226e      	movs	r2, #110	; 0x6e
 8003150:	210a      	movs	r1, #10
 8003152:	4811      	ldr	r0, [pc, #68]	; (8003198 <FuncMenu_DrawSyncMenu+0x30c>)
 8003154:	f00a f990 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8003158:	2300      	movs	r3, #0
 800315a:	9301      	str	r3, [sp, #4]
 800315c:	2302      	movs	r3, #2
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003164:	2282      	movs	r2, #130	; 0x82
 8003166:	210a      	movs	r1, #10
 8003168:	480c      	ldr	r0, [pc, #48]	; (800319c <FuncMenu_DrawSyncMenu+0x310>)
 800316a:	f00a f985 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800316e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003172:	9301      	str	r3, [sp, #4]
 8003174:	2302      	movs	r3, #2
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	2300      	movs	r3, #0
 800317a:	2296      	movs	r2, #150	; 0x96
 800317c:	210a      	movs	r1, #10
 800317e:	4808      	ldr	r0, [pc, #32]	; (80031a0 <FuncMenu_DrawSyncMenu+0x314>)
 8003180:	f00a f97a 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8003184:	e051      	b.n	800322a <FuncMenu_DrawSyncMenu+0x39e>
 8003186:	bf00      	nop
 8003188:	08010d7c 	.word	0x08010d7c
 800318c:	08010d40 	.word	0x08010d40
 8003190:	08010d48 	.word	0x08010d48
 8003194:	08010d54 	.word	0x08010d54
 8003198:	08010d5c 	.word	0x08010d5c
 800319c:	08010d68 	.word	0x08010d68
 80031a0:	08010d74 	.word	0x08010d74
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80031a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031a8:	9301      	str	r3, [sp, #4]
 80031aa:	2302      	movs	r3, #2
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	2300      	movs	r3, #0
 80031b0:	2232      	movs	r2, #50	; 0x32
 80031b2:	210a      	movs	r1, #10
 80031b4:	481f      	ldr	r0, [pc, #124]	; (8003234 <FuncMenu_DrawSyncMenu+0x3a8>)
 80031b6:	f00a f95f 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80031ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	2302      	movs	r3, #2
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	2300      	movs	r3, #0
 80031c6:	2246      	movs	r2, #70	; 0x46
 80031c8:	210a      	movs	r1, #10
 80031ca:	481b      	ldr	r0, [pc, #108]	; (8003238 <FuncMenu_DrawSyncMenu+0x3ac>)
 80031cc:	f00a f954 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80031d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031d4:	9301      	str	r3, [sp, #4]
 80031d6:	2302      	movs	r3, #2
 80031d8:	9300      	str	r3, [sp, #0]
 80031da:	2300      	movs	r3, #0
 80031dc:	225a      	movs	r2, #90	; 0x5a
 80031de:	210a      	movs	r1, #10
 80031e0:	4816      	ldr	r0, [pc, #88]	; (800323c <FuncMenu_DrawSyncMenu+0x3b0>)
 80031e2:	f00a f949 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80031e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031ea:	9301      	str	r3, [sp, #4]
 80031ec:	2302      	movs	r3, #2
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	2300      	movs	r3, #0
 80031f2:	226e      	movs	r2, #110	; 0x6e
 80031f4:	210a      	movs	r1, #10
 80031f6:	4812      	ldr	r0, [pc, #72]	; (8003240 <FuncMenu_DrawSyncMenu+0x3b4>)
 80031f8:	f00a f93e 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80031fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003200:	9301      	str	r3, [sp, #4]
 8003202:	2302      	movs	r3, #2
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	2300      	movs	r3, #0
 8003208:	2282      	movs	r2, #130	; 0x82
 800320a:	210a      	movs	r1, #10
 800320c:	480d      	ldr	r0, [pc, #52]	; (8003244 <FuncMenu_DrawSyncMenu+0x3b8>)
 800320e:	f00a f933 	bl	800d478 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 8003212:	2300      	movs	r3, #0
 8003214:	9301      	str	r3, [sp, #4]
 8003216:	2302      	movs	r3, #2
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800321e:	2296      	movs	r2, #150	; 0x96
 8003220:	210a      	movs	r1, #10
 8003222:	4809      	ldr	r0, [pc, #36]	; (8003248 <FuncMenu_DrawSyncMenu+0x3bc>)
 8003224:	f00a f928 	bl	800d478 <ILI9341_Draw_Text>
				break;
 8003228:	bf00      	nop

		}
	}

}
 800322a:	bf00      	nop
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	08010d40 	.word	0x08010d40
 8003238:	08010d48 	.word	0x08010d48
 800323c:	08010d54 	.word	0x08010d54
 8003240:	08010d5c 	.word	0x08010d5c
 8003244:	08010d68 	.word	0x08010d68
 8003248:	08010d74 	.word	0x08010d74

0800324c <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	2b02      	cmp	r3, #2
 800325a:	d007      	beq.n	800326c <GainMenu_DrawMenu+0x20>
 800325c:	2b03      	cmp	r3, #3
 800325e:	d008      	beq.n	8003272 <GainMenu_DrawMenu+0x26>
 8003260:	2b01      	cmp	r3, #1
 8003262:	d000      	beq.n	8003266 <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 8003264:	e008      	b.n	8003278 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003266:	f000 f80b 	bl	8003280 <GainMenu_DrawMainMenu>
			break;
 800326a:	e005      	b.n	8003278 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 800326c:	f000 f850 	bl	8003310 <GainMenu_DrawSignalMenu>
			break;
 8003270:	e002      	b.n	8003278 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 8003272:	f000 f863 	bl	800333c <GainMenu_DrawSyncMenu>
			break;
 8003276:	bf00      	nop

	}
}
 8003278:	bf00      	nop
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, WHITE, 2, BLACK);
 8003286:	2300      	movs	r3, #0
 8003288:	9301      	str	r3, [sp, #4]
 800328a:	2302      	movs	r3, #2
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003292:	220a      	movs	r2, #10
 8003294:	210a      	movs	r1, #10
 8003296:	481a      	ldr	r0, [pc, #104]	; (8003300 <GainMenu_DrawMainMenu+0x80>)
 8003298:	f00a f8ee 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800329c:	f7fd fe02 	bl	8000ea4 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 210, BLACK, 2, DARKCYAN);
 80032a0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80032a4:	9301      	str	r3, [sp, #4]
 80032a6:	2302      	movs	r3, #2
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	2300      	movs	r3, #0
 80032ac:	22d2      	movs	r2, #210	; 0xd2
 80032ae:	2105      	movs	r1, #5
 80032b0:	4814      	ldr	r0, [pc, #80]	; (8003304 <GainMenu_DrawMainMenu+0x84>)
 80032b2:	f00a f8e1 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC",97, 210, BLACK, 2, DARKGREEN);
 80032b6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80032ba:	9301      	str	r3, [sp, #4]
 80032bc:	2302      	movs	r3, #2
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	2300      	movs	r3, #0
 80032c2:	22d2      	movs	r2, #210	; 0xd2
 80032c4:	2161      	movs	r1, #97	; 0x61
 80032c6:	4810      	ldr	r0, [pc, #64]	; (8003308 <GainMenu_DrawMainMenu+0x88>)
 80032c8:	f00a f8d6 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 80032cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80032d0:	9301      	str	r3, [sp, #4]
 80032d2:	2302      	movs	r3, #2
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	2300      	movs	r3, #0
 80032d8:	22d2      	movs	r2, #210	; 0xd2
 80032da:	21af      	movs	r1, #175	; 0xaf
 80032dc:	480b      	ldr	r0, [pc, #44]	; (800330c <GainMenu_DrawMainMenu+0x8c>)
 80032de:	f00a f8cb 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 80032e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80032e6:	9301      	str	r3, [sp, #4]
 80032e8:	2302      	movs	r3, #2
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	2300      	movs	r3, #0
 80032ee:	22d2      	movs	r2, #210	; 0xd2
 80032f0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80032f4:	4805      	ldr	r0, [pc, #20]	; (800330c <GainMenu_DrawMainMenu+0x8c>)
 80032f6:	f00a f8bf 	bl	800d478 <ILI9341_Draw_Text>
}
 80032fa:	bf00      	nop
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	08010d8c 	.word	0x08010d8c
 8003304:	08010d98 	.word	0x08010d98
 8003308:	08010da0 	.word	0x08010da0
 800330c:	08010da8 	.word	0x08010da8

08003310 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, WHITE, 2, BLACK);
 8003316:	2300      	movs	r3, #0
 8003318:	9301      	str	r3, [sp, #4]
 800331a:	2302      	movs	r3, #2
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003322:	220a      	movs	r2, #10
 8003324:	210a      	movs	r1, #10
 8003326:	4804      	ldr	r0, [pc, #16]	; (8003338 <GainMenu_DrawSignalMenu+0x28>)
 8003328:	f00a f8a6 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800332c:	f7fd fdba 	bl	8000ea4 <DM_DisplayFormattedOutput>
}
 8003330:	bf00      	nop
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	08010db0 	.word	0x08010db0

0800333c <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SYNC", 10, 10, WHITE, 2, BLACK);
 8003342:	2300      	movs	r3, #0
 8003344:	9301      	str	r3, [sp, #4]
 8003346:	2302      	movs	r3, #2
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800334e:	220a      	movs	r2, #10
 8003350:	210a      	movs	r1, #10
 8003352:	4804      	ldr	r0, [pc, #16]	; (8003364 <GainMenu_DrawSyncMenu+0x28>)
 8003354:	f00a f890 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003358:	f7fd fda4 	bl	8000ea4 <DM_DisplayFormattedOutput>
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	08010dc0 	.word	0x08010dc0

08003368 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003372:	79fb      	ldrb	r3, [r7, #7]
 8003374:	2b02      	cmp	r3, #2
 8003376:	d007      	beq.n	8003388 <ToplevelMenu_DrawMenu+0x20>
 8003378:	2b03      	cmp	r3, #3
 800337a:	d008      	beq.n	800338e <ToplevelMenu_DrawMenu+0x26>
 800337c:	2b01      	cmp	r3, #1
 800337e:	d000      	beq.n	8003382 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003380:	e008      	b.n	8003394 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003382:	f000 f80b 	bl	800339c <ToplevelMenu_DrawMainMenu>
			break;
 8003386:	e005      	b.n	8003394 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003388:	f000 f848 	bl	800341c <ToplevelMenu_DrawOutputMenu>
			break;
 800338c:	e002      	b.n	8003394 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 800338e:	f000 f88f 	bl	80034b0 <ToplevelMenu_DrawInputMenu>
			break;
 8003392:	bf00      	nop

	}
}
 8003394:	bf00      	nop
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af02      	add	r7, sp, #8
	// Top Level screen
	#ifdef SWV_DEBUG_ENABLED
		  printf("Drawing Main screen\n");
 80033a2:	481a      	ldr	r0, [pc, #104]	; (800340c <ToplevelMenu_DrawMainMenu+0x70>)
 80033a4:	f00b fbac 	bl	800eb00 <puts>
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 80033a8:	f7fd fd7c 	bl	8000ea4 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BLACK, 2, DARKCYAN);
 80033ac:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80033b0:	9301      	str	r3, [sp, #4]
 80033b2:	2302      	movs	r3, #2
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	2300      	movs	r3, #0
 80033b8:	22d2      	movs	r2, #210	; 0xd2
 80033ba:	2106      	movs	r1, #6
 80033bc:	4814      	ldr	r0, [pc, #80]	; (8003410 <ToplevelMenu_DrawMainMenu+0x74>)
 80033be:	f00a f85b 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 95, 210, BLACK, 2, DARKGREEN);
 80033c2:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80033c6:	9301      	str	r3, [sp, #4]
 80033c8:	2302      	movs	r3, #2
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	2300      	movs	r3, #0
 80033ce:	22d2      	movs	r2, #210	; 0xd2
 80033d0:	215f      	movs	r1, #95	; 0x5f
 80033d2:	4810      	ldr	r0, [pc, #64]	; (8003414 <ToplevelMenu_DrawMainMenu+0x78>)
 80033d4:	f00a f850 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 80033d8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80033dc:	9301      	str	r3, [sp, #4]
 80033de:	2302      	movs	r3, #2
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	2300      	movs	r3, #0
 80033e4:	22d2      	movs	r2, #210	; 0xd2
 80033e6:	21af      	movs	r1, #175	; 0xaf
 80033e8:	480b      	ldr	r0, [pc, #44]	; (8003418 <ToplevelMenu_DrawMainMenu+0x7c>)
 80033ea:	f00a f845 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 80033ee:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033f2:	9301      	str	r3, [sp, #4]
 80033f4:	2302      	movs	r3, #2
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2300      	movs	r3, #0
 80033fa:	22d2      	movs	r2, #210	; 0xd2
 80033fc:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003400:	4805      	ldr	r0, [pc, #20]	; (8003418 <ToplevelMenu_DrawMainMenu+0x7c>)
 8003402:	f00a f839 	bl	800d478 <ILI9341_Draw_Text>


}
 8003406:	bf00      	nop
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	08010dd0 	.word	0x08010dd0
 8003410:	08010de4 	.word	0x08010de4
 8003414:	08010dec 	.word	0x08010dec
 8003418:	08010df4 	.word	0x08010df4

0800341c <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, WHITE, 2, BLACK);
 8003422:	2300      	movs	r3, #0
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	2302      	movs	r3, #2
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800342e:	220a      	movs	r2, #10
 8003430:	210a      	movs	r1, #10
 8003432:	481a      	ldr	r0, [pc, #104]	; (800349c <ToplevelMenu_DrawOutputMenu+0x80>)
 8003434:	f00a f820 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003438:	f7fd fd34 	bl	8000ea4 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 13, 210, BLACK, 2, DARKCYAN);
 800343c:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8003440:	9301      	str	r3, [sp, #4]
 8003442:	2302      	movs	r3, #2
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	2300      	movs	r3, #0
 8003448:	22d2      	movs	r2, #210	; 0xd2
 800344a:	210d      	movs	r1, #13
 800344c:	4814      	ldr	r0, [pc, #80]	; (80034a0 <ToplevelMenu_DrawOutputMenu+0x84>)
 800344e:	f00a f813 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 99, 210, BLACK, 2, DARKGREEN);
 8003452:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8003456:	9301      	str	r3, [sp, #4]
 8003458:	2302      	movs	r3, #2
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	2300      	movs	r3, #0
 800345e:	22d2      	movs	r2, #210	; 0xd2
 8003460:	2163      	movs	r1, #99	; 0x63
 8003462:	4810      	ldr	r0, [pc, #64]	; (80034a4 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003464:	f00a f808 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BLACK, 2, YELLOW);
 8003468:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	2302      	movs	r3, #2
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	2300      	movs	r3, #0
 8003474:	22d2      	movs	r2, #210	; 0xd2
 8003476:	21b0      	movs	r1, #176	; 0xb0
 8003478:	480b      	ldr	r0, [pc, #44]	; (80034a8 <ToplevelMenu_DrawOutputMenu+0x8c>)
 800347a:	f009 fffd 	bl	800d478 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("BIAS", 259, 210, BLACK, 2, RED);
 800347e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003482:	9301      	str	r3, [sp, #4]
 8003484:	2302      	movs	r3, #2
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	2300      	movs	r3, #0
 800348a:	22d2      	movs	r2, #210	; 0xd2
 800348c:	f240 1103 	movw	r1, #259	; 0x103
 8003490:	4806      	ldr	r0, [pc, #24]	; (80034ac <ToplevelMenu_DrawOutputMenu+0x90>)
 8003492:	f009 fff1 	bl	800d478 <ILI9341_Draw_Text>
}
 8003496:	bf00      	nop
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	08010dfc 	.word	0x08010dfc
 80034a0:	08010e04 	.word	0x08010e04
 80034a4:	08010e0c 	.word	0x08010e0c
 80034a8:	08010e14 	.word	0x08010e14
 80034ac:	08010e1c 	.word	0x08010e1c

080034b0 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, WHITE, 2, BLACK);
 80034b6:	2300      	movs	r3, #0
 80034b8:	9301      	str	r3, [sp, #4]
 80034ba:	2302      	movs	r3, #2
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034c2:	220a      	movs	r2, #10
 80034c4:	210a      	movs	r1, #10
 80034c6:	4804      	ldr	r0, [pc, #16]	; (80034d8 <ToplevelMenu_DrawInputMenu+0x28>)
 80034c8:	f009 ffd6 	bl	800d478 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80034cc:	f7fd fcea 	bl	8000ea4 <DM_DisplayFormattedOutput>
}
 80034d0:	bf00      	nop
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	08010e24 	.word	0x08010e24

080034dc <BiasMenu_getStatus>:
#include <stdio.h>

eBiasMenu_Status eNextBiasMenuStatus =	DISABLE_BIAS_MENU;

eBiasMenu_Status BiasMenu_getStatus()
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 80034e0:	4b03      	ldr	r3, [pc, #12]	; (80034f0 <BiasMenu_getStatus+0x14>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	20001f15 	.word	0x20001f15

080034f4 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuEntryHandler Event captured\n");
 80034f8:	480b      	ldr	r0, [pc, #44]	; (8003528 <BiasMenuEntryHandler+0x34>)
 80034fa:	f00b fb01 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 80034fe:	f7fd fdd9 	bl	80010b4 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003502:	4b0a      	ldr	r3, [pc, #40]	; (800352c <BiasMenuEntryHandler+0x38>)
 8003504:	2201      	movs	r2, #1
 8003506:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003508:	4b09      	ldr	r3, [pc, #36]	; (8003530 <BiasMenuEntryHandler+0x3c>)
 800350a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800350e:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003510:	f001 f818 	bl	8004544 <BO_GetDcBiasEncoderValue>
 8003514:	4603      	mov	r3, r0
 8003516:	461a      	mov	r2, r3
 8003518:	4b05      	ldr	r3, [pc, #20]	; (8003530 <BiasMenuEntryHandler+0x3c>)
 800351a:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 800351c:	4b05      	ldr	r3, [pc, #20]	; (8003534 <BiasMenuEntryHandler+0x40>)
 800351e:	2200      	movs	r2, #0
 8003520:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003522:	230e      	movs	r3, #14
}
 8003524:	4618      	mov	r0, r3
 8003526:	bd80      	pop	{r7, pc}
 8003528:	08010e2c 	.word	0x08010e2c
 800352c:	20001f15 	.word	0x20001f15
 8003530:	40012c00 	.word	0x40012c00
 8003534:	20001f17 	.word	0x20001f17

08003538 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuInputHandler Event captured\n");
 800353c:	4807      	ldr	r0, [pc, #28]	; (800355c <BiasMenuInputHandler+0x24>)
 800353e:	f00b fadf 	bl	800eb00 <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003542:	2001      	movs	r0, #1
 8003544:	f001 fd9e 	bl	8005084 <SM_GetEncoderValue>
 8003548:	4603      	mov	r3, r0
 800354a:	4618      	mov	r0, r3
 800354c:	f001 f806 	bl	800455c <BO_ModifyOutput>

	eNewEvent = evIdle;
 8003550:	4b03      	ldr	r3, [pc, #12]	; (8003560 <BiasMenuInputHandler+0x28>)
 8003552:	2200      	movs	r2, #0
 8003554:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003556:	230e      	movs	r3, #14
}
 8003558:	4618      	mov	r0, r3
 800355a:	bd80      	pop	{r7, pc}
 800355c:	08010e50 	.word	0x08010e50
 8003560:	20001f17 	.word	0x20001f17

08003564 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuExitHandler Event captured\n");
 8003568:	4808      	ldr	r0, [pc, #32]	; (800358c <BiasMenuExitHandler+0x28>)
 800356a:	f00b fac9 	bl	800eb00 <puts>
#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 800356e:	4b08      	ldr	r3, [pc, #32]	; (8003590 <BiasMenuExitHandler+0x2c>)
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003574:	f7fd fd9e 	bl	80010b4 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 8003578:	4806      	ldr	r0, [pc, #24]	; (8003594 <BiasMenuExitHandler+0x30>)
 800357a:	f00b fac1 	bl	800eb00 <puts>
#endif

	eNewEvent = evIdle;
 800357e:	4b06      	ldr	r3, [pc, #24]	; (8003598 <BiasMenuExitHandler+0x34>)
 8003580:	2200      	movs	r2, #0
 8003582:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003584:	2301      	movs	r3, #1
}
 8003586:	4618      	mov	r0, r3
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	08010e74 	.word	0x08010e74
 8003590:	20001f15 	.word	0x20001f15
 8003594:	08010e98 	.word	0x08010e98
 8003598:	20001f17 	.word	0x20001f17

0800359c <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0

	switch(eNextState)
 80035a0:	4bb8      	ldr	r3, [pc, #736]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	2b0e      	cmp	r3, #14
 80035a6:	f200 81ff 	bhi.w	80039a8 <EM_ProcessEvent+0x40c>
 80035aa:	a201      	add	r2, pc, #4	; (adr r2, 80035b0 <EM_ProcessEvent+0x14>)
 80035ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b0:	080035ed 	.word	0x080035ed
 80035b4:	0800361f 	.word	0x0800361f
 80035b8:	080036a5 	.word	0x080036a5
 80035bc:	080036c3 	.word	0x080036c3
 80035c0:	0800370f 	.word	0x0800370f
 80035c4:	08003741 	.word	0x08003741
 80035c8:	08003773 	.word	0x08003773
 80035cc:	080037bf 	.word	0x080037bf
 80035d0:	080037f1 	.word	0x080037f1
 80035d4:	080039a9 	.word	0x080039a9
 80035d8:	08003823 	.word	0x08003823
 80035dc:	080038b5 	.word	0x080038b5
 80035e0:	080038e5 	.word	0x080038e5
 80035e4:	08003915 	.word	0x08003915
 80035e8:	08003973 	.word	0x08003973
// MAIN MENU
		case Idle_State:


			#ifdef SWV_DEBUG_ENABLED
			  printf("Idle_State\n");
 80035ec:	48a6      	ldr	r0, [pc, #664]	; (8003888 <EM_ProcessEvent+0x2ec>)
 80035ee:	f00b fa87 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 80035f2:	4ba6      	ldr	r3, [pc, #664]	; (800388c <EM_ProcessEvent+0x2f0>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d105      	bne.n	8003606 <EM_ProcessEvent+0x6a>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 80035fa:	f000 fe15 	bl	8004228 <ToplevelOutputMenuEntryHandler>
 80035fe:	4603      	mov	r3, r0
 8003600:	461a      	mov	r2, r3
 8003602:	4ba0      	ldr	r3, [pc, #640]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003604:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003606:	4ba1      	ldr	r3, [pc, #644]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b02      	cmp	r3, #2
 800360c:	f040 81ce 	bne.w	80039ac <EM_ProcessEvent+0x410>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003610:	f000 fe36 	bl	8004280 <ToplevelInputMenuEntryHandler>
 8003614:	4603      	mov	r3, r0
 8003616:	461a      	mov	r2, r3
 8003618:	4b9a      	ldr	r3, [pc, #616]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800361a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 800361c:	e1c6      	b.n	80039ac <EM_ProcessEvent+0x410>

		case Toplevel_Output_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Output_Menu_State\n");
 800361e:	489c      	ldr	r0, [pc, #624]	; (8003890 <EM_ProcessEvent+0x2f4>)
 8003620:	f00b fa6e 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003624:	4b99      	ldr	r3, [pc, #612]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b06      	cmp	r3, #6
 800362a:	d105      	bne.n	8003638 <EM_ProcessEvent+0x9c>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 800362c:	f000 fe12 	bl	8004254 <ToplevelOutputMenuExitHandler>
 8003630:	4603      	mov	r3, r0
 8003632:	461a      	mov	r2, r3
 8003634:	4b93      	ldr	r3, [pc, #588]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003636:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003638:	4b94      	ldr	r3, [pc, #592]	; (800388c <EM_ProcessEvent+0x2f0>)
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d108      	bne.n	8003652 <EM_ProcessEvent+0xb6>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003640:	2000      	movs	r0, #0
 8003642:	f000 fde1 	bl	8004208 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 8003646:	f000 fbdf 	bl	8003e08 <FuncMainMenuEntryHandler>
 800364a:	4603      	mov	r3, r0
 800364c:	461a      	mov	r2, r3
 800364e:	4b8d      	ldr	r3, [pc, #564]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003650:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003652:	4b8e      	ldr	r3, [pc, #568]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d108      	bne.n	800366c <EM_ProcessEvent+0xd0>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 800365a:	2000      	movs	r0, #0
 800365c:	f000 fdd4 	bl	8004208 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8003660:	f000 f9ea 	bl	8003a38 <FreqMainMenuEntryHandler>
 8003664:	4603      	mov	r3, r0
 8003666:	461a      	mov	r2, r3
 8003668:	4b86      	ldr	r3, [pc, #536]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800366a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800366c:	4b87      	ldr	r3, [pc, #540]	; (800388c <EM_ProcessEvent+0x2f0>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b03      	cmp	r3, #3
 8003672:	d108      	bne.n	8003686 <EM_ProcessEvent+0xea>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003674:	2000      	movs	r0, #0
 8003676:	f000 fdc7 	bl	8004208 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 800367a:	f000 fcc7 	bl	800400c <GainMainMenuEntryHandler>
 800367e:	4603      	mov	r3, r0
 8003680:	461a      	mov	r2, r3
 8003682:	4b80      	ldr	r3, [pc, #512]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003684:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003686:	4b81      	ldr	r3, [pc, #516]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	2b04      	cmp	r3, #4
 800368c:	f040 8190 	bne.w	80039b0 <EM_ProcessEvent+0x414>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003690:	2000      	movs	r0, #0
 8003692:	f000 fdb9 	bl	8004208 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 8003696:	f7ff ff2d 	bl	80034f4 <BiasMenuEntryHandler>
 800369a:	4603      	mov	r3, r0
 800369c:	461a      	mov	r2, r3
 800369e:	4b79      	ldr	r3, [pc, #484]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80036a0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80036a2:	e185      	b.n	80039b0 <EM_ProcessEvent+0x414>

		case Toplevel_Input_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Input_Menu_State\n");
 80036a4:	487b      	ldr	r0, [pc, #492]	; (8003894 <EM_ProcessEvent+0x2f8>)
 80036a6:	f00b fa2b 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 80036aa:	4b78      	ldr	r3, [pc, #480]	; (800388c <EM_ProcessEvent+0x2f0>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b06      	cmp	r3, #6
 80036b0:	f040 8180 	bne.w	80039b4 <EM_ProcessEvent+0x418>
			{
				eNextState = ToplevelInputMenuExitHandler();
 80036b4:	f000 fdfa 	bl	80042ac <ToplevelInputMenuExitHandler>
 80036b8:	4603      	mov	r3, r0
 80036ba:	461a      	mov	r2, r3
 80036bc:	4b71      	ldr	r3, [pc, #452]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80036be:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 80036c0:	e178      	b.n	80039b4 <EM_ProcessEvent+0x418>
// FUNC MENUS

		case Func_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Main_Menu_State\n");
 80036c2:	4875      	ldr	r0, [pc, #468]	; (8003898 <EM_ProcessEvent+0x2fc>)
 80036c4:	f00b fa1c 	bl	800eb00 <puts>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 80036c8:	4b70      	ldr	r3, [pc, #448]	; (800388c <EM_ProcessEvent+0x2f0>)
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b06      	cmp	r3, #6
 80036ce:	d108      	bne.n	80036e2 <EM_ProcessEvent+0x146>
			{
				eNextState = FuncMainMenuExitHandler();
 80036d0:	f000 fbb0 	bl	8003e34 <FuncMainMenuExitHandler>
 80036d4:	4603      	mov	r3, r0
 80036d6:	461a      	mov	r2, r3
 80036d8:	4b6a      	ldr	r3, [pc, #424]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80036da:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 80036dc:	2002      	movs	r0, #2
 80036de:	f000 fd93 	bl	8004208 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 80036e2:	4b6a      	ldr	r3, [pc, #424]	; (800388c <EM_ProcessEvent+0x2f0>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d105      	bne.n	80036f6 <EM_ProcessEvent+0x15a>
			{
				eNextState = FuncSignalMenuEntryHandler();
 80036ea:	f000 fbbf 	bl	8003e6c <FuncSignalMenuEntryHandler>
 80036ee:	4603      	mov	r3, r0
 80036f0:	461a      	mov	r2, r3
 80036f2:	4b64      	ldr	r3, [pc, #400]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80036f4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80036f6:	4b65      	ldr	r3, [pc, #404]	; (800388c <EM_ProcessEvent+0x2f0>)
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	f040 815c 	bne.w	80039b8 <EM_ProcessEvent+0x41c>
			{
				eNextState = FuncSyncMenuEntryHandler();
 8003700:	f000 fc16 	bl	8003f30 <FuncSyncMenuEntryHandler>
 8003704:	4603      	mov	r3, r0
 8003706:	461a      	mov	r2, r3
 8003708:	4b5e      	ldr	r3, [pc, #376]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800370a:	701a      	strb	r2, [r3, #0]
			}

			break;
 800370c:	e154      	b.n	80039b8 <EM_ProcessEvent+0x41c>

		case Func_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Signal_Menu_State\n");
 800370e:	4863      	ldr	r0, [pc, #396]	; (800389c <EM_ProcessEvent+0x300>)
 8003710:	f00b f9f6 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003714:	4b5d      	ldr	r3, [pc, #372]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b05      	cmp	r3, #5
 800371a:	d105      	bne.n	8003728 <EM_ProcessEvent+0x18c>
			{
				eNextState = FuncSignalMenuInputHandler();
 800371c:	f000 fbdc 	bl	8003ed8 <FuncSignalMenuInputHandler>
 8003720:	4603      	mov	r3, r0
 8003722:	461a      	mov	r2, r3
 8003724:	4b57      	ldr	r3, [pc, #348]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003726:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003728:	4b58      	ldr	r3, [pc, #352]	; (800388c <EM_ProcessEvent+0x2f0>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	2b06      	cmp	r3, #6
 800372e:	f040 8145 	bne.w	80039bc <EM_ProcessEvent+0x420>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003732:	f000 fbe7 	bl	8003f04 <FuncSignalMenuExitHandler>
 8003736:	4603      	mov	r3, r0
 8003738:	461a      	mov	r2, r3
 800373a:	4b52      	ldr	r3, [pc, #328]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800373c:	701a      	strb	r2, [r3, #0]

			}

			break;
 800373e:	e13d      	b.n	80039bc <EM_ProcessEvent+0x420>

		case Func_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Sync_Menu_State\n");
 8003740:	4857      	ldr	r0, [pc, #348]	; (80038a0 <EM_ProcessEvent+0x304>)
 8003742:	f00b f9dd 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003746:	4b51      	ldr	r3, [pc, #324]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	2b05      	cmp	r3, #5
 800374c:	d105      	bne.n	800375a <EM_ProcessEvent+0x1be>
			{
				eNextState = FuncSyncMenuInputHandler();
 800374e:	f000 fc25 	bl	8003f9c <FuncSyncMenuInputHandler>
 8003752:	4603      	mov	r3, r0
 8003754:	461a      	mov	r2, r3
 8003756:	4b4b      	ldr	r3, [pc, #300]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003758:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800375a:	4b4c      	ldr	r3, [pc, #304]	; (800388c <EM_ProcessEvent+0x2f0>)
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	2b06      	cmp	r3, #6
 8003760:	f040 812e 	bne.w	80039c0 <EM_ProcessEvent+0x424>
			{
				eNextState = FuncSyncMenuExitHandler();
 8003764:	f000 fc30 	bl	8003fc8 <FuncSyncMenuExitHandler>
 8003768:	4603      	mov	r3, r0
 800376a:	461a      	mov	r2, r3
 800376c:	4b45      	ldr	r3, [pc, #276]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800376e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003770:	e126      	b.n	80039c0 <EM_ProcessEvent+0x424>
// GAIN MENUS

		case Gain_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Main_Menu_State\n");
 8003772:	484c      	ldr	r0, [pc, #304]	; (80038a4 <EM_ProcessEvent+0x308>)
 8003774:	f00b f9c4 	bl	800eb00 <puts>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003778:	4b44      	ldr	r3, [pc, #272]	; (800388c <EM_ProcessEvent+0x2f0>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	2b06      	cmp	r3, #6
 800377e:	d108      	bne.n	8003792 <EM_ProcessEvent+0x1f6>
			{
				eNextState = GainMainMenuExitHandler();
 8003780:	f000 fc5a 	bl	8004038 <GainMainMenuExitHandler>
 8003784:	4603      	mov	r3, r0
 8003786:	461a      	mov	r2, r3
 8003788:	4b3e      	ldr	r3, [pc, #248]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800378a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800378c:	2002      	movs	r0, #2
 800378e:	f000 fd3b 	bl	8004208 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003792:	4b3e      	ldr	r3, [pc, #248]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d105      	bne.n	80037a6 <EM_ProcessEvent+0x20a>
			{
				eNextState = GainSignalMenuEntryHandler();
 800379a:	f000 fc69 	bl	8004070 <GainSignalMenuEntryHandler>
 800379e:	4603      	mov	r3, r0
 80037a0:	461a      	mov	r2, r3
 80037a2:	4b38      	ldr	r3, [pc, #224]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80037a4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80037a6:	4b39      	ldr	r3, [pc, #228]	; (800388c <EM_ProcessEvent+0x2f0>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	f040 810a 	bne.w	80039c4 <EM_ProcessEvent+0x428>
			{
				eNextState = GainSyncMenuEntryHandler();
 80037b0:	f000 fcbe 	bl	8004130 <GainSyncMenuEntryHandler>
 80037b4:	4603      	mov	r3, r0
 80037b6:	461a      	mov	r2, r3
 80037b8:	4b32      	ldr	r3, [pc, #200]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80037ba:	701a      	strb	r2, [r3, #0]
			}

			break;
 80037bc:	e102      	b.n	80039c4 <EM_ProcessEvent+0x428>

		case Gain_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Signal_Menu_State\n");
 80037be:	483a      	ldr	r0, [pc, #232]	; (80038a8 <EM_ProcessEvent+0x30c>)
 80037c0:	f00b f99e 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 80037c4:	4b31      	ldr	r3, [pc, #196]	; (800388c <EM_ProcessEvent+0x2f0>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b05      	cmp	r3, #5
 80037ca:	d105      	bne.n	80037d8 <EM_ProcessEvent+0x23c>
			{
				eNextState = GainSignalMenuInputHandler();
 80037cc:	f000 fc84 	bl	80040d8 <GainSignalMenuInputHandler>
 80037d0:	4603      	mov	r3, r0
 80037d2:	461a      	mov	r2, r3
 80037d4:	4b2b      	ldr	r3, [pc, #172]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80037d6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80037d8:	4b2c      	ldr	r3, [pc, #176]	; (800388c <EM_ProcessEvent+0x2f0>)
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b06      	cmp	r3, #6
 80037de:	f040 80f3 	bne.w	80039c8 <EM_ProcessEvent+0x42c>
			{
				eNextState = GainSignalMenuExitHandler();
 80037e2:	f000 fc8f 	bl	8004104 <GainSignalMenuExitHandler>
 80037e6:	4603      	mov	r3, r0
 80037e8:	461a      	mov	r2, r3
 80037ea:	4b26      	ldr	r3, [pc, #152]	; (8003884 <EM_ProcessEvent+0x2e8>)
 80037ec:	701a      	strb	r2, [r3, #0]
			}

			break;
 80037ee:	e0eb      	b.n	80039c8 <EM_ProcessEvent+0x42c>

		case Gain_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Sync_Menu_State\n");
 80037f0:	482e      	ldr	r0, [pc, #184]	; (80038ac <EM_ProcessEvent+0x310>)
 80037f2:	f00b f985 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 80037f6:	4b25      	ldr	r3, [pc, #148]	; (800388c <EM_ProcessEvent+0x2f0>)
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	2b05      	cmp	r3, #5
 80037fc:	d105      	bne.n	800380a <EM_ProcessEvent+0x26e>
			{
				eNextState = GainSyncMenuInputHandler();
 80037fe:	f000 fccb 	bl	8004198 <GainSyncMenuInputHandler>
 8003802:	4603      	mov	r3, r0
 8003804:	461a      	mov	r2, r3
 8003806:	4b1f      	ldr	r3, [pc, #124]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003808:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800380a:	4b20      	ldr	r3, [pc, #128]	; (800388c <EM_ProcessEvent+0x2f0>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b06      	cmp	r3, #6
 8003810:	f040 80dc 	bne.w	80039cc <EM_ProcessEvent+0x430>
			{
				eNextState = GainSyncMenuExitHandler();
 8003814:	f000 fcd6 	bl	80041c4 <GainSyncMenuExitHandler>
 8003818:	4603      	mov	r3, r0
 800381a:	461a      	mov	r2, r3
 800381c:	4b19      	ldr	r3, [pc, #100]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800381e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003820:	e0d4      	b.n	80039cc <EM_ProcessEvent+0x430>
// FREQ MENUS

		case Freq_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Main_Menu_State\n");
 8003822:	4823      	ldr	r0, [pc, #140]	; (80038b0 <EM_ProcessEvent+0x314>)
 8003824:	f00b f96c 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003828:	4b18      	ldr	r3, [pc, #96]	; (800388c <EM_ProcessEvent+0x2f0>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	2b06      	cmp	r3, #6
 800382e:	d108      	bne.n	8003842 <EM_ProcessEvent+0x2a6>
			{
				eNextState = FreqMainMenuExitHandler();
 8003830:	f000 f918 	bl	8003a64 <FreqMainMenuExitHandler>
 8003834:	4603      	mov	r3, r0
 8003836:	461a      	mov	r2, r3
 8003838:	4b12      	ldr	r3, [pc, #72]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800383a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800383c:	2002      	movs	r0, #2
 800383e:	f000 fce3 	bl	8004208 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003842:	4b12      	ldr	r3, [pc, #72]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d105      	bne.n	8003856 <EM_ProcessEvent+0x2ba>
			{
				eNextState = FreqPresetMenuEntryHandler();
 800384a:	f000 f92d 	bl	8003aa8 <FreqPresetMenuEntryHandler>
 800384e:	4603      	mov	r3, r0
 8003850:	461a      	mov	r2, r3
 8003852:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003854:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <EM_ProcessEvent+0x2f0>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b02      	cmp	r3, #2
 800385c:	d105      	bne.n	800386a <EM_ProcessEvent+0x2ce>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 800385e:	f000 f981 	bl	8003b64 <FreqAdjustMenuEntryHandler>
 8003862:	4603      	mov	r3, r0
 8003864:	461a      	mov	r2, r3
 8003866:	4b07      	ldr	r3, [pc, #28]	; (8003884 <EM_ProcessEvent+0x2e8>)
 8003868:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800386a:	4b08      	ldr	r3, [pc, #32]	; (800388c <EM_ProcessEvent+0x2f0>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b03      	cmp	r3, #3
 8003870:	f040 80ae 	bne.w	80039d0 <EM_ProcessEvent+0x434>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003874:	f000 f9c0 	bl	8003bf8 <FreqSweepMenuEntryHandler>
 8003878:	4603      	mov	r3, r0
 800387a:	461a      	mov	r2, r3
 800387c:	4b01      	ldr	r3, [pc, #4]	; (8003884 <EM_ProcessEvent+0x2e8>)
 800387e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003880:	e0a6      	b.n	80039d0 <EM_ProcessEvent+0x434>
 8003882:	bf00      	nop
 8003884:	20001f16 	.word	0x20001f16
 8003888:	08010eb0 	.word	0x08010eb0
 800388c:	20001f17 	.word	0x20001f17
 8003890:	08010ebc 	.word	0x08010ebc
 8003894:	08010ed8 	.word	0x08010ed8
 8003898:	08010ef4 	.word	0x08010ef4
 800389c:	08010f0c 	.word	0x08010f0c
 80038a0:	08010f24 	.word	0x08010f24
 80038a4:	08010f3c 	.word	0x08010f3c
 80038a8:	08010f54 	.word	0x08010f54
 80038ac:	08010f6c 	.word	0x08010f6c
 80038b0:	08010f84 	.word	0x08010f84

		case Freq_Preset_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Preset_Menu_State\n");
 80038b4:	484c      	ldr	r0, [pc, #304]	; (80039e8 <EM_ProcessEvent+0x44c>)
 80038b6:	f00b f923 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 80038ba:	4b4c      	ldr	r3, [pc, #304]	; (80039ec <EM_ProcessEvent+0x450>)
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b05      	cmp	r3, #5
 80038c0:	d105      	bne.n	80038ce <EM_ProcessEvent+0x332>
			{
				eNextState = FreqPresetMenuInputHandler();
 80038c2:	f000 f923 	bl	8003b0c <FreqPresetMenuInputHandler>
 80038c6:	4603      	mov	r3, r0
 80038c8:	461a      	mov	r2, r3
 80038ca:	4b49      	ldr	r3, [pc, #292]	; (80039f0 <EM_ProcessEvent+0x454>)
 80038cc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80038ce:	4b47      	ldr	r3, [pc, #284]	; (80039ec <EM_ProcessEvent+0x450>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	2b06      	cmp	r3, #6
 80038d4:	d17e      	bne.n	80039d4 <EM_ProcessEvent+0x438>
			{
				eNextState = FreqPresetMenuExitHandler();
 80038d6:	f000 f92f 	bl	8003b38 <FreqPresetMenuExitHandler>
 80038da:	4603      	mov	r3, r0
 80038dc:	461a      	mov	r2, r3
 80038de:	4b44      	ldr	r3, [pc, #272]	; (80039f0 <EM_ProcessEvent+0x454>)
 80038e0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80038e2:	e077      	b.n	80039d4 <EM_ProcessEvent+0x438>

		case Freq_Adjust_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Adjust_Menu_State\n");
 80038e4:	4843      	ldr	r0, [pc, #268]	; (80039f4 <EM_ProcessEvent+0x458>)
 80038e6:	f00b f90b 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 80038ea:	4b40      	ldr	r3, [pc, #256]	; (80039ec <EM_ProcessEvent+0x450>)
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b05      	cmp	r3, #5
 80038f0:	d105      	bne.n	80038fe <EM_ProcessEvent+0x362>
			{
				eNextState = FreqAdjustMenuInputHandler();
 80038f2:	f000 f959 	bl	8003ba8 <FreqAdjustMenuInputHandler>
 80038f6:	4603      	mov	r3, r0
 80038f8:	461a      	mov	r2, r3
 80038fa:	4b3d      	ldr	r3, [pc, #244]	; (80039f0 <EM_ProcessEvent+0x454>)
 80038fc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80038fe:	4b3b      	ldr	r3, [pc, #236]	; (80039ec <EM_ProcessEvent+0x450>)
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b06      	cmp	r3, #6
 8003904:	d168      	bne.n	80039d8 <EM_ProcessEvent+0x43c>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8003906:	f000 f961 	bl	8003bcc <FreqAdjustMenuExitHandler>
 800390a:	4603      	mov	r3, r0
 800390c:	461a      	mov	r2, r3
 800390e:	4b38      	ldr	r3, [pc, #224]	; (80039f0 <EM_ProcessEvent+0x454>)
 8003910:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003912:	e061      	b.n	80039d8 <EM_ProcessEvent+0x43c>

		case Freq_Sweep_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Sweep_Menu_State\n");
 8003914:	4838      	ldr	r0, [pc, #224]	; (80039f8 <EM_ProcessEvent+0x45c>)
 8003916:	f00b f8f3 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 800391a:	4b34      	ldr	r3, [pc, #208]	; (80039ec <EM_ProcessEvent+0x450>)
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d106      	bne.n	8003930 <EM_ProcessEvent+0x394>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnable);
 8003922:	2007      	movs	r0, #7
 8003924:	f000 f998 	bl	8003c58 <FreqSweepMenuInputHandler>
 8003928:	4603      	mov	r3, r0
 800392a:	461a      	mov	r2, r3
 800392c:	4b30      	ldr	r3, [pc, #192]	; (80039f0 <EM_ProcessEvent+0x454>)
 800392e:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evGreenBtn)
 8003930:	4b2e      	ldr	r3, [pc, #184]	; (80039ec <EM_ProcessEvent+0x450>)
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	2b02      	cmp	r3, #2
 8003936:	d106      	bne.n	8003946 <EM_ProcessEvent+0x3aa>
			{
				// center-aligned mode
				eNextState = FreqSweepMenuInputHandler(evSweepMode);
 8003938:	2008      	movs	r0, #8
 800393a:	f000 f98d 	bl	8003c58 <FreqSweepMenuInputHandler>
 800393e:	4603      	mov	r3, r0
 8003940:	461a      	mov	r2, r3
 8003942:	4b2b      	ldr	r3, [pc, #172]	; (80039f0 <EM_ProcessEvent+0x454>)
 8003944:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no event action
			}
			if(eNewEvent == evEncoderSet)
 8003946:	4b29      	ldr	r3, [pc, #164]	; (80039ec <EM_ProcessEvent+0x450>)
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	2b05      	cmp	r3, #5
 800394c:	d106      	bne.n	800395c <EM_ProcessEvent+0x3c0>
			{
				eNextState = FreqSweepMenuInputHandler(evSweepSpeed);
 800394e:	2009      	movs	r0, #9
 8003950:	f000 f982 	bl	8003c58 <FreqSweepMenuInputHandler>
 8003954:	4603      	mov	r3, r0
 8003956:	461a      	mov	r2, r3
 8003958:	4b25      	ldr	r3, [pc, #148]	; (80039f0 <EM_ProcessEvent+0x454>)
 800395a:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evEncoderPush)
 800395c:	4b23      	ldr	r3, [pc, #140]	; (80039ec <EM_ProcessEvent+0x450>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b06      	cmp	r3, #6
 8003962:	d13b      	bne.n	80039dc <EM_ProcessEvent+0x440>
			{
				eNextState = FreqSweepMenuExitHandler();
 8003964:	f000 fa20 	bl	8003da8 <FreqSweepMenuExitHandler>
 8003968:	4603      	mov	r3, r0
 800396a:	461a      	mov	r2, r3
 800396c:	4b20      	ldr	r3, [pc, #128]	; (80039f0 <EM_ProcessEvent+0x454>)
 800396e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003970:	e034      	b.n	80039dc <EM_ProcessEvent+0x440>
// BIAS MENUS

		case Bias_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Bias_Menu_State\n");
 8003972:	4822      	ldr	r0, [pc, #136]	; (80039fc <EM_ProcessEvent+0x460>)
 8003974:	f00b f8c4 	bl	800eb00 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003978:	4b1c      	ldr	r3, [pc, #112]	; (80039ec <EM_ProcessEvent+0x450>)
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b05      	cmp	r3, #5
 800397e:	d105      	bne.n	800398c <EM_ProcessEvent+0x3f0>
			{
				eNextState = BiasMenuInputHandler();
 8003980:	f7ff fdda 	bl	8003538 <BiasMenuInputHandler>
 8003984:	4603      	mov	r3, r0
 8003986:	461a      	mov	r2, r3
 8003988:	4b19      	ldr	r3, [pc, #100]	; (80039f0 <EM_ProcessEvent+0x454>)
 800398a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800398c:	4b17      	ldr	r3, [pc, #92]	; (80039ec <EM_ProcessEvent+0x450>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b06      	cmp	r3, #6
 8003992:	d125      	bne.n	80039e0 <EM_ProcessEvent+0x444>
			{
				eNextState = BiasMenuExitHandler();
 8003994:	f7ff fde6 	bl	8003564 <BiasMenuExitHandler>
 8003998:	4603      	mov	r3, r0
 800399a:	461a      	mov	r2, r3
 800399c:	4b14      	ldr	r3, [pc, #80]	; (80039f0 <EM_ProcessEvent+0x454>)
 800399e:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 80039a0:	2002      	movs	r0, #2
 80039a2:	f000 fc31 	bl	8004208 <ToplevelMenu_setStatus>
			}

			break;
 80039a6:	e01b      	b.n	80039e0 <EM_ProcessEvent+0x444>

		default:
			break;
 80039a8:	bf00      	nop
 80039aa:	e01a      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039ac:	bf00      	nop
 80039ae:	e018      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039b0:	bf00      	nop
 80039b2:	e016      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039b4:	bf00      	nop
 80039b6:	e014      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039b8:	bf00      	nop
 80039ba:	e012      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039bc:	bf00      	nop
 80039be:	e010      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039c0:	bf00      	nop
 80039c2:	e00e      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039c4:	bf00      	nop
 80039c6:	e00c      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039c8:	bf00      	nop
 80039ca:	e00a      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039cc:	bf00      	nop
 80039ce:	e008      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039d0:	bf00      	nop
 80039d2:	e006      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039d4:	bf00      	nop
 80039d6:	e004      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039d8:	bf00      	nop
 80039da:	e002      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039dc:	bf00      	nop
 80039de:	e000      	b.n	80039e2 <EM_ProcessEvent+0x446>
			break;
 80039e0:	bf00      	nop
	}

}
 80039e2:	bf00      	nop
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	08010f9c 	.word	0x08010f9c
 80039ec:	20001f17 	.word	0x20001f17
 80039f0:	20001f16 	.word	0x20001f16
 80039f4:	08010fb4 	.word	0x08010fb4
 80039f8:	08010fcc 	.word	0x08010fcc
 80039fc:	08010fe4 	.word	0x08010fe4

08003a00 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8003a0a:	4a04      	ldr	r2, [pc, #16]	; (8003a1c <EM_SetNewEvent+0x1c>)
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	7013      	strb	r3, [r2, #0]
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	20001f17 	.word	0x20001f17

08003a20 <FreqMenu_getStatus>:

#define RATE_COEF	32	// how much the encoder increments/decrements per pulse
#define RATE_DELTA	1.1	// how much we increment/decrement by

eFreqMenu_Status FreqMenu_getStatus()
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <FreqMenu_getStatus+0x14>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	20001f19 	.word	0x20001f19

08003a38 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuEntryHandler Event captured\n");
 8003a3c:	4806      	ldr	r0, [pc, #24]	; (8003a58 <FreqMainMenuEntryHandler+0x20>)
 8003a3e:	f00b f85f 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003a42:	f7fd fb37 	bl	80010b4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8003a46:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <FreqMainMenuEntryHandler+0x24>)
 8003a48:	2201      	movs	r2, #1
 8003a4a:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 8003a4c:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <FreqMainMenuEntryHandler+0x28>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8003a52:	230a      	movs	r3, #10
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	08010ff4 	.word	0x08010ff4
 8003a5c:	20001f19 	.word	0x20001f19
 8003a60:	20001f17 	.word	0x20001f17

08003a64 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuExitHandler Event captured\n");
 8003a68:	480a      	ldr	r0, [pc, #40]	; (8003a94 <FreqMainMenuExitHandler+0x30>)
 8003a6a:	f00b f849 	bl	800eb00 <puts>
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8003a6e:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <FreqMainMenuExitHandler+0x34>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8003a74:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <FreqMainMenuExitHandler+0x38>)
 8003a76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a7a:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8003a7c:	f7fd fb1a 	bl	80010b4 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8003a80:	4807      	ldr	r0, [pc, #28]	; (8003aa0 <FreqMainMenuExitHandler+0x3c>)
 8003a82:	f00b f83d 	bl	800eb00 <puts>
	#endif

	eNewEvent = evIdle;
 8003a86:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <FreqMainMenuExitHandler+0x40>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003a8c:	2301      	movs	r3, #1
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	08011044 	.word	0x08011044
 8003a98:	20001f19 	.word	0x20001f19
 8003a9c:	40012c00 	.word	0x40012c00
 8003aa0:	0801106c 	.word	0x0801106c
 8003aa4:	20001f17 	.word	0x20001f17

08003aa8 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuEntryHandler Event captured\n");
 8003aae:	4812      	ldr	r0, [pc, #72]	; (8003af8 <FreqPresetMenuEntryHandler+0x50>)
 8003ab0:	f00b f826 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003ab4:	f7fd fafe 	bl	80010b4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 8003ab8:	4b10      	ldr	r3, [pc, #64]	; (8003afc <FreqPresetMenuEntryHandler+0x54>)
 8003aba:	2202      	movs	r2, #2
 8003abc:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8003abe:	f000 ff4b 	bl	8004958 <FreqO_GetFPresetObject>
 8003ac2:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00a      	beq.n	8003ae0 <FreqPresetMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	791a      	ldrb	r2, [r3, #4]
 8003ace:	4b0c      	ldr	r3, [pc, #48]	; (8003b00 <FreqPresetMenuEntryHandler+0x58>)
 8003ad0:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 8003ad2:	f000 ff73 	bl	80049bc <FreqO_GetFreqPresetEncoderRange>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <FreqPresetMenuEntryHandler+0x58>)
 8003adc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ade:	e002      	b.n	8003ae6 <FreqPresetMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8003ae0:	4808      	ldr	r0, [pc, #32]	; (8003b04 <FreqPresetMenuEntryHandler+0x5c>)
 8003ae2:	f7fd fb31 	bl	8001148 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8003ae6:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <FreqPresetMenuEntryHandler+0x60>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003aec:	230b      	movs	r3, #11
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	08011084 	.word	0x08011084
 8003afc:	20001f19 	.word	0x20001f19
 8003b00:	40012c00 	.word	0x40012c00
 8003b04:	080110b0 	.word	0x080110b0
 8003b08:	20001f17 	.word	0x20001f17

08003b0c <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuInputHandler Event captured\n");
 8003b10:	4807      	ldr	r0, [pc, #28]	; (8003b30 <FreqPresetMenuInputHandler+0x24>)
 8003b12:	f00a fff5 	bl	800eb00 <puts>
	#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003b16:	2001      	movs	r0, #1
 8003b18:	f001 fab4 	bl	8005084 <SM_GetEncoderValue>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f000 fe28 	bl	8004774 <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <FreqPresetMenuInputHandler+0x28>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003b2a:	230b      	movs	r3, #11
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	080110ec 	.word	0x080110ec
 8003b34:	20001f17 	.word	0x20001f17

08003b38 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuExitHandler Event captured\n");
 8003b3c:	4806      	ldr	r0, [pc, #24]	; (8003b58 <FreqPresetMenuExitHandler+0x20>)
 8003b3e:	f00a ffdf 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003b42:	f7fd fab7 	bl	80010b4 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8003b46:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <FreqPresetMenuExitHandler+0x24>)
 8003b48:	2201      	movs	r2, #1
 8003b4a:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8003b4c:	4b04      	ldr	r3, [pc, #16]	; (8003b60 <FreqPresetMenuExitHandler+0x28>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8003b52:	230a      	movs	r3, #10
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	08011118 	.word	0x08011118
 8003b5c:	20001f19 	.word	0x20001f19
 8003b60:	20001f17 	.word	0x20001f17

08003b64 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuEntryHandler Event captured\n");
 8003b68:	480a      	ldr	r0, [pc, #40]	; (8003b94 <FreqAdjustMenuEntryHandler+0x30>)
 8003b6a:	f00a ffc9 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003b6e:	f7fd faa1 	bl	80010b4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 8003b72:	4b09      	ldr	r3, [pc, #36]	; (8003b98 <FreqAdjustMenuEntryHandler+0x34>)
 8003b74:	2203      	movs	r2, #3
 8003b76:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8003b78:	4b08      	ldr	r3, [pc, #32]	; (8003b9c <FreqAdjustMenuEntryHandler+0x38>)
 8003b7a:	4a09      	ldr	r2, [pc, #36]	; (8003ba0 <FreqAdjustMenuEntryHandler+0x3c>)
 8003b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7e:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8003b80:	4b07      	ldr	r3, [pc, #28]	; (8003ba0 <FreqAdjustMenuEntryHandler+0x3c>)
 8003b82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b86:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8003b88:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <FreqAdjustMenuEntryHandler+0x40>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8003b8e:	230c      	movs	r3, #12
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	08011144 	.word	0x08011144
 8003b98:	20001f19 	.word	0x20001f19
 8003b9c:	40013400 	.word	0x40013400
 8003ba0:	40012c00 	.word	0x40012c00
 8003ba4:	20001f17 	.word	0x20001f17

08003ba8 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 8003bac:	4805      	ldr	r0, [pc, #20]	; (8003bc4 <FreqAdjustMenuInputHandler+0x1c>)
 8003bae:	f00a ffa7 	bl	800eb00 <puts>
	#endif

	FreqO_AdjustFreq();
 8003bb2:	f000 fdd1 	bl	8004758 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8003bb6:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <FreqAdjustMenuInputHandler+0x20>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8003bbc:	230c      	movs	r3, #12
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	08011170 	.word	0x08011170
 8003bc8:	20001f17 	.word	0x20001f17

08003bcc <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuExitHandler Event captured\n");
 8003bd0:	4806      	ldr	r0, [pc, #24]	; (8003bec <FreqAdjustMenuExitHandler+0x20>)
 8003bd2:	f00a ff95 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003bd6:	f7fd fa6d 	bl	80010b4 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8003bda:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <FreqAdjustMenuExitHandler+0x24>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8003be0:	4b04      	ldr	r3, [pc, #16]	; (8003bf4 <FreqAdjustMenuExitHandler+0x28>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8003be6:	230a      	movs	r3, #10
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	0801119c 	.word	0x0801119c
 8003bf0:	20001f19 	.word	0x20001f19
 8003bf4:	20001f17 	.word	0x20001f17

08003bf8 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuEntryHandler captured\n");
 8003bfc:	4810      	ldr	r0, [pc, #64]	; (8003c40 <FreqSweepMenuEntryHandler+0x48>)
 8003bfe:	f00a ff7f 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003c02:	f7fd fa57 	bl	80010b4 <DM_RefreshScreen>

	// pause sweep, wait for user input (evSweepEnable) to restart
	//SWEEP_TIMER->CR1 ^= TIM_CR1_CEN;

	// encoder start value
	ENCODER_TIMER->CNT = 1;
 8003c06:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <FreqSweepMenuEntryHandler+0x4c>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	625a      	str	r2, [r3, #36]	; 0x24
	// encoder limit
	ENCODER_TIMER->ARR = 65535;
 8003c0c:	4b0d      	ldr	r3, [pc, #52]	; (8003c44 <FreqSweepMenuEntryHandler+0x4c>)
 8003c0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c12:	62da      	str	r2, [r3, #44]	; 0x2c

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8003c14:	4b0c      	ldr	r3, [pc, #48]	; (8003c48 <FreqSweepMenuEntryHandler+0x50>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	625a      	str	r2, [r3, #36]	; 0x24

	// sweep start speed
	SWEEP_TIMER->ARR = min_arr;
 8003c1a:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <FreqSweepMenuEntryHandler+0x54>)
 8003c1c:	881a      	ldrh	r2, [r3, #0]
 8003c1e:	4b0a      	ldr	r3, [pc, #40]	; (8003c48 <FreqSweepMenuEntryHandler+0x50>)
 8003c20:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 8003c22:	4b09      	ldr	r3, [pc, #36]	; (8003c48 <FreqSweepMenuEntryHandler+0x50>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	629a      	str	r2, [r3, #40]	; 0x28

	// do stuff
	FreqSweepMenuInputHandler(evSweepSpeed);
 8003c28:	2009      	movs	r0, #9
 8003c2a:	f000 f815 	bl	8003c58 <FreqSweepMenuInputHandler>

	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 8003c2e:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <FreqSweepMenuEntryHandler+0x58>)
 8003c30:	2204      	movs	r2, #4
 8003c32:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 8003c34:	4b07      	ldr	r3, [pc, #28]	; (8003c54 <FreqSweepMenuEntryHandler+0x5c>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003c3a:	230d      	movs	r3, #13
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	080111c8 	.word	0x080111c8
 8003c44:	40012c00 	.word	0x40012c00
 8003c48:	40000c00 	.word	0x40000c00
 8003c4c:	200001e8 	.word	0x200001e8
 8003c50:	20001f19 	.word	0x20001f19
 8003c54:	20001f17 	.word	0x20001f17

08003c58 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	71fb      	strb	r3, [r7, #7]
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 8003c62:	4846      	ldr	r0, [pc, #280]	; (8003d7c <FreqSweepMenuInputHandler+0x124>)
 8003c64:	f00a ff4c 	bl	800eb00 <puts>
	#endif



	switch(pEvent)
 8003c68:	79fb      	ldrb	r3, [r7, #7]
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d014      	beq.n	8003c98 <FreqSweepMenuInputHandler+0x40>
 8003c6e:	2b09      	cmp	r3, #9
 8003c70:	d041      	beq.n	8003cf6 <FreqSweepMenuInputHandler+0x9e>
 8003c72:	2b07      	cmp	r3, #7
 8003c74:	d000      	beq.n	8003c78 <FreqSweepMenuInputHandler+0x20>

			break;

		default:
			// don't care about other eSystemEvent
			break;
 8003c76:	e079      	b.n	8003d6c <FreqSweepMenuInputHandler+0x114>
				printf("evSweepEnable captured\n");
 8003c78:	4841      	ldr	r0, [pc, #260]	; (8003d80 <FreqSweepMenuInputHandler+0x128>)
 8003c7a:	f00a ff41 	bl	800eb00 <puts>
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 8003c7e:	4b41      	ldr	r3, [pc, #260]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	4a40      	ldr	r2, [pc, #256]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003c84:	f083 0301 	eor.w	r3, r3, #1
 8003c88:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 8003c8a:	4b3e      	ldr	r3, [pc, #248]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a3d      	ldr	r2, [pc, #244]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003c90:	f083 0301 	eor.w	r3, r3, #1
 8003c94:	6013      	str	r3, [r2, #0]
			break;
 8003c96:	e069      	b.n	8003d6c <FreqSweepMenuInputHandler+0x114>
				printf("evSweepMode captured\n");
 8003c98:	483b      	ldr	r0, [pc, #236]	; (8003d88 <FreqSweepMenuInputHandler+0x130>)
 8003c9a:	f00a ff31 	bl	800eb00 <puts>
			active_sweep_mode ^= 1U;
 8003c9e:	4b3b      	ldr	r3, [pc, #236]	; (8003d8c <FreqSweepMenuInputHandler+0x134>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	f083 0301 	eor.w	r3, r3, #1
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	4b38      	ldr	r3, [pc, #224]	; (8003d8c <FreqSweepMenuInputHandler+0x134>)
 8003caa:	701a      	strb	r2, [r3, #0]
			switch(active_sweep_mode)
 8003cac:	4b37      	ldr	r3, [pc, #220]	; (8003d8c <FreqSweepMenuInputHandler+0x134>)
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d004      	beq.n	8003cbe <FreqSweepMenuInputHandler+0x66>
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d01c      	beq.n	8003cf2 <FreqSweepMenuInputHandler+0x9a>
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00d      	beq.n	8003cd8 <FreqSweepMenuInputHandler+0x80>
			break;
 8003cbc:	e056      	b.n	8003d6c <FreqSweepMenuInputHandler+0x114>
					SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8003cbe:	4b31      	ldr	r3, [pc, #196]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a30      	ldr	r2, [pc, #192]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003cc4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003cc8:	6013      	str	r3, [r2, #0]
					SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 8003cca:	4b2e      	ldr	r3, [pc, #184]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a2d      	ldr	r2, [pc, #180]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003cd0:	f043 0310 	orr.w	r3, r3, #16
 8003cd4:	6013      	str	r3, [r2, #0]
					break;
 8003cd6:	e00d      	b.n	8003cf4 <FreqSweepMenuInputHandler+0x9c>
					SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8003cd8:	4b2a      	ldr	r3, [pc, #168]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a29      	ldr	r2, [pc, #164]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003cde:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003ce2:	6013      	str	r3, [r2, #0]
					SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a26      	ldr	r2, [pc, #152]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003cea:	f023 0310 	bic.w	r3, r3, #16
 8003cee:	6013      	str	r3, [r2, #0]
					break;
 8003cf0:	e000      	b.n	8003cf4 <FreqSweepMenuInputHandler+0x9c>
					break;
 8003cf2:	bf00      	nop
			break;
 8003cf4:	e03a      	b.n	8003d6c <FreqSweepMenuInputHandler+0x114>
				printf("evSweepSpeed captured\n");
 8003cf6:	4826      	ldr	r0, [pc, #152]	; (8003d90 <FreqSweepMenuInputHandler+0x138>)
 8003cf8:	f00a ff02 	bl	800eb00 <puts>
			SWEEP_TIMER->ARR = min_arr + ((ENCODER_TIMER->CNT*ENCODER_TIMER->CNT*ENCODER_TIMER->CNT));
 8003cfc:	4b25      	ldr	r3, [pc, #148]	; (8003d94 <FreqSweepMenuInputHandler+0x13c>)
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	4619      	mov	r1, r3
 8003d02:	4b25      	ldr	r3, [pc, #148]	; (8003d98 <FreqSweepMenuInputHandler+0x140>)
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	4a24      	ldr	r2, [pc, #144]	; (8003d98 <FreqSweepMenuInputHandler+0x140>)
 8003d08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	4a22      	ldr	r2, [pc, #136]	; (8003d98 <FreqSweepMenuInputHandler+0x140>)
 8003d10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d12:	fb02 f303 	mul.w	r3, r2, r3
 8003d16:	4a1b      	ldr	r2, [pc, #108]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003d18:	440b      	add	r3, r1
 8003d1a:	62d3      	str	r3, [r2, #44]	; 0x2c
			if(SWEEP_TIMER->PSC == 0)
 8003d1c:	4b19      	ldr	r3, [pc, #100]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10d      	bne.n	8003d40 <FreqSweepMenuInputHandler+0xe8>
				calculated_sweep_in_hertz = (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 8003d24:	4b17      	ldr	r3, [pc, #92]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d28:	ee07 3a90 	vmov	s15, r3
 8003d2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d30:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8003d9c <FreqSweepMenuInputHandler+0x144>
 8003d34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d38:	4b19      	ldr	r3, [pc, #100]	; (8003da0 <FreqSweepMenuInputHandler+0x148>)
 8003d3a:	edc3 7a00 	vstr	s15, [r3]
			break;
 8003d3e:	e014      	b.n	8003d6a <FreqSweepMenuInputHandler+0x112>
				calculated_sweep_in_hertz = (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 8003d40:	4b10      	ldr	r3, [pc, #64]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	ee07 3a90 	vmov	s15, r3
 8003d48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d4c:	4b0d      	ldr	r3, [pc, #52]	; (8003d84 <FreqSweepMenuInputHandler+0x12c>)
 8003d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d50:	ee07 3a90 	vmov	s15, r3
 8003d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d5c:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8003d9c <FreqSweepMenuInputHandler+0x144>
 8003d60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d64:	4b0e      	ldr	r3, [pc, #56]	; (8003da0 <FreqSweepMenuInputHandler+0x148>)
 8003d66:	edc3 7a00 	vstr	s15, [r3]
			break;
 8003d6a:	bf00      	nop
	}

	// stay in this state
	eNewEvent = evIdle;
 8003d6c:	4b0d      	ldr	r3, [pc, #52]	; (8003da4 <FreqSweepMenuInputHandler+0x14c>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003d72:	230d      	movs	r3, #13
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	08011170 	.word	0x08011170
 8003d80:	080111ec 	.word	0x080111ec
 8003d84:	40000c00 	.word	0x40000c00
 8003d88:	08011204 	.word	0x08011204
 8003d8c:	20001f18 	.word	0x20001f18
 8003d90:	0801121c 	.word	0x0801121c
 8003d94:	200001e8 	.word	0x200001e8
 8003d98:	40012c00 	.word	0x40012c00
 8003d9c:	4d2037a0 	.word	0x4d2037a0
 8003da0:	20001f34 	.word	0x20001f34
 8003da4:	20001f17 	.word	0x20001f17

08003da8 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuExitHandler Event captured\n");
 8003dac:	480c      	ldr	r0, [pc, #48]	; (8003de0 <FreqSweepMenuExitHandler+0x38>)
 8003dae:	f00a fea7 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8003db2:	f7fd f97f 	bl	80010b4 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8003db6:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <FreqSweepMenuExitHandler+0x3c>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	4a0a      	ldr	r2, [pc, #40]	; (8003de4 <FreqSweepMenuExitHandler+0x3c>)
 8003dbc:	f023 0301 	bic.w	r3, r3, #1
 8003dc0:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 8003dc2:	4b08      	ldr	r3, [pc, #32]	; (8003de4 <FreqSweepMenuExitHandler+0x3c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a07      	ldr	r2, [pc, #28]	; (8003de4 <FreqSweepMenuExitHandler+0x3c>)
 8003dc8:	f023 0301 	bic.w	r3, r3, #1
 8003dcc:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8003dce:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <FreqSweepMenuExitHandler+0x40>)
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8003dd4:	4b05      	ldr	r3, [pc, #20]	; (8003dec <FreqSweepMenuExitHandler+0x44>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8003dda:	230a      	movs	r3, #10
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	08011234 	.word	0x08011234
 8003de4:	40000c00 	.word	0x40000c00
 8003de8:	20001f19 	.word	0x20001f19
 8003dec:	20001f17 	.word	0x20001f17

08003df0 <FuncMenu_getStatus>:
#include <stdio.h>

eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;

eFuncMenu_Status FuncMenu_getStatus()
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 8003df4:	4b03      	ldr	r3, [pc, #12]	; (8003e04 <FuncMenu_getStatus+0x14>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	20001f1a 	.word	0x20001f1a

08003e08 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncMainMenuEntryHandler Event captured\n");
 8003e0c:	4806      	ldr	r0, [pc, #24]	; (8003e28 <FuncMainMenuEntryHandler+0x20>)
 8003e0e:	f00a fe77 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 8003e12:	f7fd f94f 	bl	80010b4 <DM_RefreshScreen>


	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8003e16:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <FuncMainMenuEntryHandler+0x24>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 8003e1c:	4b04      	ldr	r3, [pc, #16]	; (8003e30 <FuncMainMenuEntryHandler+0x28>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8003e22:	2303      	movs	r3, #3
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	0801125c 	.word	0x0801125c
 8003e2c:	20001f1a 	.word	0x20001f1a
 8003e30:	20001f17 	.word	0x20001f17

08003e34 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncMainMenuExitHandler Event captured\n");
 8003e38:	4808      	ldr	r0, [pc, #32]	; (8003e5c <FuncMainMenuExitHandler+0x28>)
 8003e3a:	f00a fe61 	bl	800eb00 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 8003e3e:	4b08      	ldr	r3, [pc, #32]	; (8003e60 <FuncMainMenuExitHandler+0x2c>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003e44:	f7fd f936 	bl	80010b4 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 8003e48:	4806      	ldr	r0, [pc, #24]	; (8003e64 <FuncMainMenuExitHandler+0x30>)
 8003e4a:	f00a fe59 	bl	800eb00 <puts>
#endif

	eNewEvent = evIdle;
 8003e4e:	4b06      	ldr	r3, [pc, #24]	; (8003e68 <FuncMainMenuExitHandler+0x34>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003e54:	2301      	movs	r3, #1
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	080112ac 	.word	0x080112ac
 8003e60:	20001f1a 	.word	0x20001f1a
 8003e64:	080112d4 	.word	0x080112d4
 8003e68:	20001f17 	.word	0x20001f17

08003e6c <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuEntryHandler Event captured\n");
 8003e72:	4814      	ldr	r0, [pc, #80]	; (8003ec4 <FuncSignalMenuEntryHandler+0x58>)
 8003e74:	f00a fe44 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 8003e78:	f7fd f91c 	bl	80010b4 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 8003e7c:	4b12      	ldr	r3, [pc, #72]	; (8003ec8 <FuncSignalMenuEntryHandler+0x5c>)
 8003e7e:	2202      	movs	r2, #2
 8003e80:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8003e82:	2000      	movs	r0, #0
 8003e84:	f001 f8e8 	bl	8005058 <SM_GetOutputChannel>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003e8e:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <FuncSignalMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	785a      	ldrb	r2, [r3, #1]
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <FuncSignalMenuEntryHandler+0x60>)
 8003e9c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8003e9e:	f000 ff0b 	bl	8004cb8 <FuncO_GetFuncPresetEncoderRange>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <FuncSignalMenuEntryHandler+0x60>)
 8003ea8:	62da      	str	r2, [r3, #44]	; 0x2c
 8003eaa:	e002      	b.n	8003eb2 <FuncSignalMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8003eac:	4808      	ldr	r0, [pc, #32]	; (8003ed0 <FuncSignalMenuEntryHandler+0x64>)
 8003eae:	f7fd f94b 	bl	8001148 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8003eb2:	4b08      	ldr	r3, [pc, #32]	; (8003ed4 <FuncSignalMenuEntryHandler+0x68>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8003eb8:	2304      	movs	r3, #4
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	080112ec 	.word	0x080112ec
 8003ec8:	20001f1a 	.word	0x20001f1a
 8003ecc:	40012c00 	.word	0x40012c00
 8003ed0:	08011318 	.word	0x08011318
 8003ed4:	20001f17 	.word	0x20001f17

08003ed8 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuInputHandler Event captured\n");
 8003edc:	4807      	ldr	r0, [pc, #28]	; (8003efc <FuncSignalMenuInputHandler+0x24>)
 8003ede:	f00a fe0f 	bl	800eb00 <puts>
#endif


	FuncO_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003ee2:	2001      	movs	r0, #1
 8003ee4:	f001 f8ce 	bl	8005084 <SM_GetEncoderValue>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fd7a 	bl	80049e4 <FuncO_ModifySignalOutput>
	eNewEvent = evBlueBtn;
 8003ef0:	4b03      	ldr	r3, [pc, #12]	; (8003f00 <FuncSignalMenuInputHandler+0x28>)
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8003ef6:	2304      	movs	r3, #4
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	0801134c 	.word	0x0801134c
 8003f00:	20001f17 	.word	0x20001f17

08003f04 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuExitHandler Event captured\n");
 8003f08:	4806      	ldr	r0, [pc, #24]	; (8003f24 <FuncSignalMenuExitHandler+0x20>)
 8003f0a:	f00a fdf9 	bl	800eb00 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8003f0e:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <FuncSignalMenuExitHandler+0x24>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003f14:	f7fd f8ce 	bl	80010b4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003f18:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <FuncSignalMenuExitHandler+0x28>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8003f1e:	2303      	movs	r3, #3
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	08011378 	.word	0x08011378
 8003f28:	20001f1a 	.word	0x20001f1a
 8003f2c:	20001f17 	.word	0x20001f17

08003f30 <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuEntryHandler Event captured\n");
 8003f36:	4814      	ldr	r0, [pc, #80]	; (8003f88 <FuncSyncMenuEntryHandler+0x58>)
 8003f38:	f00a fde2 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 8003f3c:	f7fd f8ba 	bl	80010b4 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 8003f40:	4b12      	ldr	r3, [pc, #72]	; (8003f8c <FuncSyncMenuEntryHandler+0x5c>)
 8003f42:	2203      	movs	r2, #3
 8003f44:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 8003f46:	2001      	movs	r0, #1
 8003f48:	f001 f886 	bl	8005058 <SM_GetOutputChannel>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003f52:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <FuncSyncMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	785a      	ldrb	r2, [r3, #1]
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <FuncSyncMenuEntryHandler+0x60>)
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8003f62:	f000 fea9 	bl	8004cb8 <FuncO_GetFuncPresetEncoderRange>
 8003f66:	4603      	mov	r3, r0
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <FuncSyncMenuEntryHandler+0x60>)
 8003f6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f6e:	e002      	b.n	8003f76 <FuncSyncMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8003f70:	4808      	ldr	r0, [pc, #32]	; (8003f94 <FuncSyncMenuEntryHandler+0x64>)
 8003f72:	f7fd f8e9 	bl	8001148 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8003f76:	4b08      	ldr	r3, [pc, #32]	; (8003f98 <FuncSyncMenuEntryHandler+0x68>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8003f7c:	2305      	movs	r3, #5
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	080113a4 	.word	0x080113a4
 8003f8c:	20001f1a 	.word	0x20001f1a
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	08011318 	.word	0x08011318
 8003f98:	20001f17 	.word	0x20001f17

08003f9c <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuInputHandler Event captured\n");
 8003fa0:	4807      	ldr	r0, [pc, #28]	; (8003fc0 <FuncSyncMenuInputHandler+0x24>)
 8003fa2:	f00a fdad 	bl	800eb00 <puts>
#endif


	FuncO_ModifySyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003fa6:	2001      	movs	r0, #1
 8003fa8:	f001 f86c 	bl	8005084 <SM_GetEncoderValue>
 8003fac:	4603      	mov	r3, r0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 fd70 	bl	8004a94 <FuncO_ModifySyncOutput>
	eNewEvent = evBlueBtn;
 8003fb4:	4b03      	ldr	r3, [pc, #12]	; (8003fc4 <FuncSyncMenuInputHandler+0x28>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8003fba:	2305      	movs	r3, #5
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	080113cc 	.word	0x080113cc
 8003fc4:	20001f17 	.word	0x20001f17

08003fc8 <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuExitHandler Event captured\n");
 8003fcc:	4806      	ldr	r0, [pc, #24]	; (8003fe8 <FuncSyncMenuExitHandler+0x20>)
 8003fce:	f00a fd97 	bl	800eb00 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8003fd2:	4b06      	ldr	r3, [pc, #24]	; (8003fec <FuncSyncMenuExitHandler+0x24>)
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003fd8:	f7fd f86c 	bl	80010b4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003fdc:	4b04      	ldr	r3, [pc, #16]	; (8003ff0 <FuncSyncMenuExitHandler+0x28>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8003fe2:	2303      	movs	r3, #3
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	080113f4 	.word	0x080113f4
 8003fec:	20001f1a 	.word	0x20001f1a
 8003ff0:	20001f17 	.word	0x20001f17

08003ff4 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8003ff8:	4b03      	ldr	r3, [pc, #12]	; (8004008 <GainMenu_getStatus+0x14>)
 8003ffa:	781b      	ldrb	r3, [r3, #0]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	20001f1b 	.word	0x20001f1b

0800400c <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainMainMenuEntryHandler Event captured\n");
 8004010:	4806      	ldr	r0, [pc, #24]	; (800402c <GainMainMenuEntryHandler+0x20>)
 8004012:	f00a fd75 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 8004016:	f7fd f84d 	bl	80010b4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800401a:	4b05      	ldr	r3, [pc, #20]	; (8004030 <GainMainMenuEntryHandler+0x24>)
 800401c:	2201      	movs	r2, #1
 800401e:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004020:	4b04      	ldr	r3, [pc, #16]	; (8004034 <GainMainMenuEntryHandler+0x28>)
 8004022:	2200      	movs	r2, #0
 8004024:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004026:	2306      	movs	r3, #6
}
 8004028:	4618      	mov	r0, r3
 800402a:	bd80      	pop	{r7, pc}
 800402c:	0801141c 	.word	0x0801141c
 8004030:	20001f1b 	.word	0x20001f1b
 8004034:	20001f17 	.word	0x20001f17

08004038 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainMainMenuExitHandler Event captured\n");
 800403c:	4808      	ldr	r0, [pc, #32]	; (8004060 <GainMainMenuExitHandler+0x28>)
 800403e:	f00a fd5f 	bl	800eb00 <puts>
#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004042:	4b08      	ldr	r3, [pc, #32]	; (8004064 <GainMainMenuExitHandler+0x2c>)
 8004044:	2200      	movs	r2, #0
 8004046:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004048:	f7fd f834 	bl	80010b4 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 800404c:	4806      	ldr	r0, [pc, #24]	; (8004068 <GainMainMenuExitHandler+0x30>)
 800404e:	f00a fd57 	bl	800eb00 <puts>
#endif

	eNewEvent = evIdle;
 8004052:	4b06      	ldr	r3, [pc, #24]	; (800406c <GainMainMenuExitHandler+0x34>)
 8004054:	2200      	movs	r2, #0
 8004056:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004058:	2301      	movs	r3, #1
}
 800405a:	4618      	mov	r0, r3
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	0801146c 	.word	0x0801146c
 8004064:	20001f1b 	.word	0x20001f1b
 8004068:	08011494 	.word	0x08011494
 800406c:	20001f17 	.word	0x20001f17

08004070 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuEntryHandler Event captured\n");
 8004076:	4813      	ldr	r0, [pc, #76]	; (80040c4 <GainSignalMenuEntryHandler+0x54>)
 8004078:	f00a fd42 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 800407c:	f7fd f81a 	bl	80010b4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8004080:	4b11      	ldr	r3, [pc, #68]	; (80040c8 <GainSignalMenuEntryHandler+0x58>)
 8004082:	2202      	movs	r2, #2
 8004084:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8004086:	2000      	movs	r0, #0
 8004088:	f000 ffe6 	bl	8005058 <SM_GetOutputChannel>
 800408c:	4603      	mov	r3, r0
 800408e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004092:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d008      	beq.n	80040ac <GainSignalMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	8b1a      	ldrh	r2, [r3, #24]
 800409e:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <GainSignalMenuEntryHandler+0x5c>)
 80040a0:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 80040a2:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <GainSignalMenuEntryHandler+0x5c>)
 80040a4:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 80040a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80040aa:	e002      	b.n	80040b2 <GainSignalMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80040ac:	4808      	ldr	r0, [pc, #32]	; (80040d0 <GainSignalMenuEntryHandler+0x60>)
 80040ae:	f7fd f84b 	bl	8001148 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80040b2:	4b08      	ldr	r3, [pc, #32]	; (80040d4 <GainSignalMenuEntryHandler+0x64>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 80040b8:	2307      	movs	r3, #7
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	080114ac 	.word	0x080114ac
 80040c8:	20001f1b 	.word	0x20001f1b
 80040cc:	40012c00 	.word	0x40012c00
 80040d0:	080114d8 	.word	0x080114d8
 80040d4:	20001f17 	.word	0x20001f17

080040d8 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuInputHandler Event captured\n");
 80040dc:	4807      	ldr	r0, [pc, #28]	; (80040fc <GainSignalMenuInputHandler+0x24>)
 80040de:	f00a fd0f 	bl	800eb00 <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80040e2:	2001      	movs	r0, #1
 80040e4:	f000 ffce 	bl	8005084 <SM_GetEncoderValue>
 80040e8:	4603      	mov	r3, r0
 80040ea:	4618      	mov	r0, r3
 80040ec:	f001 f982 	bl	80053f4 <VPP_ModifySignalOutput>

	eNewEvent = evYellowBtn;
 80040f0:	4b03      	ldr	r3, [pc, #12]	; (8004100 <GainSignalMenuInputHandler+0x28>)
 80040f2:	2203      	movs	r2, #3
 80040f4:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 80040f6:	2307      	movs	r3, #7
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	08011510 	.word	0x08011510
 8004100:	20001f17 	.word	0x20001f17

08004104 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuExitHandler Event captured\n");
 8004108:	4806      	ldr	r0, [pc, #24]	; (8004124 <GainSignalMenuExitHandler+0x20>)
 800410a:	f00a fcf9 	bl	800eb00 <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800410e:	4b06      	ldr	r3, [pc, #24]	; (8004128 <GainSignalMenuExitHandler+0x24>)
 8004110:	2201      	movs	r2, #1
 8004112:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004114:	f7fc ffce 	bl	80010b4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004118:	4b04      	ldr	r3, [pc, #16]	; (800412c <GainSignalMenuExitHandler+0x28>)
 800411a:	2200      	movs	r2, #0
 800411c:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 800411e:	2306      	movs	r3, #6
}
 8004120:	4618      	mov	r0, r3
 8004122:	bd80      	pop	{r7, pc}
 8004124:	0801153c 	.word	0x0801153c
 8004128:	20001f1b 	.word	0x20001f1b
 800412c:	20001f17 	.word	0x20001f17

08004130 <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuEntryHandler Event captured\n");
 8004136:	4813      	ldr	r0, [pc, #76]	; (8004184 <GainSyncMenuEntryHandler+0x54>)
 8004138:	f00a fce2 	bl	800eb00 <puts>
#endif

	DM_RefreshScreen();
 800413c:	f7fc ffba 	bl	80010b4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 8004140:	4b11      	ldr	r3, [pc, #68]	; (8004188 <GainSyncMenuEntryHandler+0x58>)
 8004142:	2203      	movs	r2, #3
 8004144:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile;
 8004146:	2001      	movs	r0, #1
 8004148:	f000 ff86 	bl	8005058 <SM_GetOutputChannel>
 800414c:	4603      	mov	r3, r0
 800414e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004152:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d008      	beq.n	800416c <GainSyncMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8b1a      	ldrh	r2, [r3, #24]
 800415e:	4b0b      	ldr	r3, [pc, #44]	; (800418c <GainSyncMenuEntryHandler+0x5c>)
 8004160:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8004162:	4b0a      	ldr	r3, [pc, #40]	; (800418c <GainSyncMenuEntryHandler+0x5c>)
 8004164:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004168:	62da      	str	r2, [r3, #44]	; 0x2c
 800416a:	e002      	b.n	8004172 <GainSyncMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 800416c:	4808      	ldr	r0, [pc, #32]	; (8004190 <GainSyncMenuEntryHandler+0x60>)
 800416e:	f7fc ffeb 	bl	8001148 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004172:	4b08      	ldr	r3, [pc, #32]	; (8004194 <GainSyncMenuEntryHandler+0x64>)
 8004174:	2200      	movs	r2, #0
 8004176:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004178:	2308      	movs	r3, #8
}
 800417a:	4618      	mov	r0, r3
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	08011568 	.word	0x08011568
 8004188:	20001f1b 	.word	0x20001f1b
 800418c:	40012c00 	.word	0x40012c00
 8004190:	080114d8 	.word	0x080114d8
 8004194:	20001f17 	.word	0x20001f17

08004198 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuInputHandler Event captured\n");
 800419c:	4807      	ldr	r0, [pc, #28]	; (80041bc <GainSyncMenuInputHandler+0x24>)
 800419e:	f00a fcaf 	bl	800eb00 <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80041a2:	2001      	movs	r0, #1
 80041a4:	f000 ff6e 	bl	8005084 <SM_GetEncoderValue>
 80041a8:	4603      	mov	r3, r0
 80041aa:	4618      	mov	r0, r3
 80041ac:	f001 fdcc 	bl	8005d48 <VPP_ModifySyncOutput>

	eNewEvent = evYellowBtn;
 80041b0:	4b03      	ldr	r3, [pc, #12]	; (80041c0 <GainSyncMenuInputHandler+0x28>)
 80041b2:	2203      	movs	r2, #3
 80041b4:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 80041b6:	2308      	movs	r3, #8
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	08011590 	.word	0x08011590
 80041c0:	20001f17 	.word	0x20001f17

080041c4 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuExitHandler Event captured\n");
 80041c8:	4806      	ldr	r0, [pc, #24]	; (80041e4 <GainSyncMenuExitHandler+0x20>)
 80041ca:	f00a fc99 	bl	800eb00 <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 80041ce:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <GainSyncMenuExitHandler+0x24>)
 80041d0:	2201      	movs	r2, #1
 80041d2:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 80041d4:	f7fc ff6e 	bl	80010b4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 80041d8:	4b04      	ldr	r3, [pc, #16]	; (80041ec <GainSyncMenuExitHandler+0x28>)
 80041da:	2200      	movs	r2, #0
 80041dc:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 80041de:	2306      	movs	r3, #6
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	080115b8 	.word	0x080115b8
 80041e8:	20001f1b 	.word	0x20001f1b
 80041ec:	20001f17 	.word	0x20001f17

080041f0 <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 80041f0:	b480      	push	{r7}
 80041f2:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 80041f4:	4b03      	ldr	r3, [pc, #12]	; (8004204 <ToplevelMenu_getStatus+0x14>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	20000008 	.word	0x20000008

08004208 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8004212:	4a04      	ldr	r2, [pc, #16]	; (8004224 <ToplevelMenu_setStatus+0x1c>)
 8004214:	79fb      	ldrb	r3, [r7, #7]
 8004216:	7013      	strb	r3, [r2, #0]
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr
 8004224:	20000008 	.word	0x20000008

08004228 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
 800422c:	4806      	ldr	r0, [pc, #24]	; (8004248 <ToplevelOutputMenuEntryHandler+0x20>)
 800422e:	f00a fc67 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 8004232:	f7fc ff3f 	bl	80010b4 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004236:	4b05      	ldr	r3, [pc, #20]	; (800424c <ToplevelOutputMenuEntryHandler+0x24>)
 8004238:	2202      	movs	r2, #2
 800423a:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 800423c:	4b04      	ldr	r3, [pc, #16]	; (8004250 <ToplevelOutputMenuEntryHandler+0x28>)
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004242:	2301      	movs	r3, #1
}
 8004244:	4618      	mov	r0, r3
 8004246:	bd80      	pop	{r7, pc}
 8004248:	0801167c 	.word	0x0801167c
 800424c:	20000008 	.word	0x20000008
 8004250:	20001f17 	.word	0x20001f17

08004254 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuExitHandler Event captured\n");
 8004258:	4806      	ldr	r0, [pc, #24]	; (8004274 <ToplevelOutputMenuExitHandler+0x20>)
 800425a:	f00a fc51 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 800425e:	f7fc ff29 	bl	80010b4 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004262:	4b05      	ldr	r3, [pc, #20]	; (8004278 <ToplevelOutputMenuExitHandler+0x24>)
 8004264:	2201      	movs	r2, #1
 8004266:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004268:	4b04      	ldr	r3, [pc, #16]	; (800427c <ToplevelOutputMenuExitHandler+0x28>)
 800426a:	2200      	movs	r2, #0
 800426c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	bd80      	pop	{r7, pc}
 8004274:	080116dc 	.word	0x080116dc
 8004278:	20000008 	.word	0x20000008
 800427c:	20001f17 	.word	0x20001f17

08004280 <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuEntryHandler Event captured\n");
 8004284:	4806      	ldr	r0, [pc, #24]	; (80042a0 <ToplevelInputMenuEntryHandler+0x20>)
 8004286:	f00a fc3b 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 800428a:	f7fc ff13 	bl	80010b4 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 800428e:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <ToplevelInputMenuEntryHandler+0x24>)
 8004290:	2203      	movs	r2, #3
 8004292:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004294:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <ToplevelInputMenuEntryHandler+0x28>)
 8004296:	2200      	movs	r2, #0
 8004298:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 800429a:	2302      	movs	r3, #2
}
 800429c:	4618      	mov	r0, r3
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	0801170c 	.word	0x0801170c
 80042a4:	20000008 	.word	0x20000008
 80042a8:	20001f17 	.word	0x20001f17

080042ac <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuExitHandler Event captured\n");
 80042b0:	4806      	ldr	r0, [pc, #24]	; (80042cc <ToplevelInputMenuExitHandler+0x20>)
 80042b2:	f00a fc25 	bl	800eb00 <puts>
	#endif

	DM_RefreshScreen();
 80042b6:	f7fc fefd 	bl	80010b4 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 80042ba:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <ToplevelInputMenuExitHandler+0x24>)
 80042bc:	2201      	movs	r2, #1
 80042be:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80042c0:	4b04      	ldr	r3, [pc, #16]	; (80042d4 <ToplevelInputMenuExitHandler+0x28>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	0801176c 	.word	0x0801176c
 80042d0:	20000008 	.word	0x20000008
 80042d4:	20001f17 	.word	0x20001f17

080042d8 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80042e0:	4b07      	ldr	r3, [pc, #28]	; (8004300 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80042e2:	695a      	ldr	r2, [r3, #20]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4013      	ands	r3, r2
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d101      	bne.n	80042f2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	40010400 	.word	0x40010400

08004304 <IM_Init>:
uint16_t btn4_last_interrupt_time = 0;
uint16_t encbtn_last_interrupt_time = 0;


void IM_Init()
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004308:	4b05      	ldr	r3, [pc, #20]	; (8004320 <IM_Init+0x1c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a04      	ldr	r2, [pc, #16]	; (8004320 <IM_Init+0x1c>)
 800430e:	f043 0301 	orr.w	r3, r3, #1
 8004312:	6013      	str	r3, [r2, #0]
}
 8004314:	bf00      	nop
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	40014400 	.word	0x40014400

08004324 <IM_SWEEPINCREMENT_TIM_IRQHandler>:


void 	IM_SWEEPINCREMENT_TIM_IRQHandler()
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004328:	4b0e      	ldr	r3, [pc, #56]	; (8004364 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x40>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	2b10      	cmp	r3, #16
 8004332:	d104      	bne.n	800433e <IM_SWEEPINCREMENT_TIM_IRQHandler+0x1a>
	{
		OUTPUT_TIMER->ARR++;
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x44>)
 8004336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004338:	3201      	adds	r2, #1
 800433a:	62da      	str	r2, [r3, #44]	; 0x2c
		else
			OUTPUT_TIMER->ARR--;
	}

	//SWEEP_TIMER->ARR--;
}
 800433c:	e00c      	b.n	8004358 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x34>
		if(OUTPUT_TIMER->ARR == 0x1U)
 800433e:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x44>)
 8004340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004342:	2b01      	cmp	r3, #1
 8004344:	d104      	bne.n	8004350 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x2c>
			OUTPUT_TIMER->ARR = max_arr;
 8004346:	4a08      	ldr	r2, [pc, #32]	; (8004368 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x44>)
 8004348:	4b08      	ldr	r3, [pc, #32]	; (800436c <IM_SWEEPINCREMENT_TIM_IRQHandler+0x48>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800434e:	e003      	b.n	8004358 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x34>
			OUTPUT_TIMER->ARR--;
 8004350:	4b05      	ldr	r3, [pc, #20]	; (8004368 <IM_SWEEPINCREMENT_TIM_IRQHandler+0x44>)
 8004352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004354:	3a01      	subs	r2, #1
 8004356:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004358:	bf00      	nop
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40000c00 	.word	0x40000c00
 8004368:	40013400 	.word	0x40013400
 800436c:	200001ec 	.word	0x200001ec

08004370 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004376:	4b0f      	ldr	r3, [pc, #60]	; (80043b4 <IM_BTN1_EXTI14_Handler+0x44>)
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 800437c:	88fb      	ldrh	r3, [r7, #6]
 800437e:	4a0e      	ldr	r2, [pc, #56]	; (80043b8 <IM_BTN1_EXTI14_Handler+0x48>)
 8004380:	8812      	ldrh	r2, [r2, #0]
 8004382:	1a9b      	subs	r3, r3, r2
 8004384:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004388:	dd0c      	ble.n	80043a4 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 800438a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800438e:	f7ff ffa3 	bl	80042d8 <LL_EXTI_IsActiveFlag_0_31>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004398:	2001      	movs	r0, #1
 800439a:	f7ff fb31 	bl	8003a00 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 800439e:	4807      	ldr	r0, [pc, #28]	; (80043bc <IM_BTN1_EXTI14_Handler+0x4c>)
 80043a0:	f00a fbae 	bl	800eb00 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 80043a4:	4a04      	ldr	r2, [pc, #16]	; (80043b8 <IM_BTN1_EXTI14_Handler+0x48>)
 80043a6:	88fb      	ldrh	r3, [r7, #6]
 80043a8:	8013      	strh	r3, [r2, #0]


}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40014400 	.word	0x40014400
 80043b8:	20001f1c 	.word	0x20001f1c
 80043bc:	08011798 	.word	0x08011798

080043c0 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80043c6:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <IM_BTN2_EXTI15_Handler+0x44>)
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	4a0e      	ldr	r2, [pc, #56]	; (8004408 <IM_BTN2_EXTI15_Handler+0x48>)
 80043d0:	8812      	ldrh	r2, [r2, #0]
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043d8:	dd0c      	ble.n	80043f4 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 80043da:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80043de:	f7ff ff7b 	bl	80042d8 <LL_EXTI_IsActiveFlag_0_31>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 80043e8:	2003      	movs	r0, #3
 80043ea:	f7ff fb09 	bl	8003a00 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 80043ee:	4807      	ldr	r0, [pc, #28]	; (800440c <IM_BTN2_EXTI15_Handler+0x4c>)
 80043f0:	f00a fb86 	bl	800eb00 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 80043f4:	4a04      	ldr	r2, [pc, #16]	; (8004408 <IM_BTN2_EXTI15_Handler+0x48>)
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	8013      	strh	r3, [r2, #0]


}
 80043fa:	bf00      	nop
 80043fc:	3708      	adds	r7, #8
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	40014400 	.word	0x40014400
 8004408:	20001f1e 	.word	0x20001f1e
 800440c:	080117b0 	.word	0x080117b0

08004410 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004416:	4b0e      	ldr	r3, [pc, #56]	; (8004450 <IM_BTN3_EXTI0_Handler+0x40>)
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	4a0d      	ldr	r2, [pc, #52]	; (8004454 <IM_BTN3_EXTI0_Handler+0x44>)
 8004420:	8812      	ldrh	r2, [r2, #0]
 8004422:	1a9b      	subs	r3, r3, r2
 8004424:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004428:	dd0b      	ble.n	8004442 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 800442a:	2001      	movs	r0, #1
 800442c:	f7ff ff54 	bl	80042d8 <LL_EXTI_IsActiveFlag_0_31>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d005      	beq.n	8004442 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004436:	2004      	movs	r0, #4
 8004438:	f7ff fae2 	bl	8003a00 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 800443c:	4806      	ldr	r0, [pc, #24]	; (8004458 <IM_BTN3_EXTI0_Handler+0x48>)
 800443e:	f00a fb5f 	bl	800eb00 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004442:	4a04      	ldr	r2, [pc, #16]	; (8004454 <IM_BTN3_EXTI0_Handler+0x44>)
 8004444:	88fb      	ldrh	r3, [r7, #6]
 8004446:	8013      	strh	r3, [r2, #0]


}
 8004448:	bf00      	nop
 800444a:	3708      	adds	r7, #8
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40014400 	.word	0x40014400
 8004454:	20001f20 	.word	0x20001f20
 8004458:	080117cc 	.word	0x080117cc

0800445c <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004462:	4b0e      	ldr	r3, [pc, #56]	; (800449c <IM_BTN4_EXTI1_Handler+0x40>)
 8004464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004466:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004468:	88fb      	ldrh	r3, [r7, #6]
 800446a:	4a0d      	ldr	r2, [pc, #52]	; (80044a0 <IM_BTN4_EXTI1_Handler+0x44>)
 800446c:	8812      	ldrh	r2, [r2, #0]
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004474:	dd0b      	ble.n	800448e <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004476:	2002      	movs	r0, #2
 8004478:	f7ff ff2e 	bl	80042d8 <LL_EXTI_IsActiveFlag_0_31>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8004482:	2002      	movs	r0, #2
 8004484:	f7ff fabc 	bl	8003a00 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8004488:	4806      	ldr	r0, [pc, #24]	; (80044a4 <IM_BTN4_EXTI1_Handler+0x48>)
 800448a:	f00a fb39 	bl	800eb00 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 800448e:	4a04      	ldr	r2, [pc, #16]	; (80044a0 <IM_BTN4_EXTI1_Handler+0x44>)
 8004490:	88fb      	ldrh	r3, [r7, #6]
 8004492:	8013      	strh	r3, [r2, #0]


}
 8004494:	bf00      	nop
 8004496:	3708      	adds	r7, #8
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	40014400 	.word	0x40014400
 80044a0:	20001f22 	.word	0x20001f22
 80044a4:	080117e4 	.word	0x080117e4

080044a8 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80044ae:	4b0e      	ldr	r3, [pc, #56]	; (80044e8 <IM_ENC_EXTI2_Handler+0x40>)
 80044b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b2:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80044b4:	88fb      	ldrh	r3, [r7, #6]
 80044b6:	4a0d      	ldr	r2, [pc, #52]	; (80044ec <IM_ENC_EXTI2_Handler+0x44>)
 80044b8:	8812      	ldrh	r2, [r2, #0]
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044c0:	dd0b      	ble.n	80044da <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 80044c2:	2004      	movs	r0, #4
 80044c4:	f7ff ff08 	bl	80042d8 <LL_EXTI_IsActiveFlag_0_31>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d005      	beq.n	80044da <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 80044ce:	2006      	movs	r0, #6
 80044d0:	f7ff fa96 	bl	8003a00 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 80044d4:	4806      	ldr	r0, [pc, #24]	; (80044f0 <IM_ENC_EXTI2_Handler+0x48>)
 80044d6:	f00a fb13 	bl	800eb00 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 80044da:	4a04      	ldr	r2, [pc, #16]	; (80044ec <IM_ENC_EXTI2_Handler+0x44>)
 80044dc:	88fb      	ldrh	r3, [r7, #6]
 80044de:	8013      	strh	r3, [r2, #0]


}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40014400 	.word	0x40014400
 80044ec:	20001f24 	.word	0x20001f24
 80044f0:	080117fc 	.word	0x080117fc

080044f4 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 80044f8:	4b0a      	ldr	r3, [pc, #40]	; (8004524 <IM_ENC_DIRF_Handler+0x30>)
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004500:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004504:	d10b      	bne.n	800451e <IM_ENC_DIRF_Handler+0x2a>
	{
		EM_SetNewEvent(evEncoderSet);
 8004506:	2005      	movs	r0, #5
 8004508:	f7ff fa7a 	bl	8003a00 <EM_SetNewEvent>
		printf("Encoder new direction\n");
 800450c:	4806      	ldr	r0, [pc, #24]	; (8004528 <IM_ENC_DIRF_Handler+0x34>)
 800450e:	f00a faf7 	bl	800eb00 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8004512:	4b04      	ldr	r3, [pc, #16]	; (8004524 <IM_ENC_DIRF_Handler+0x30>)
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	4a03      	ldr	r2, [pc, #12]	; (8004524 <IM_ENC_DIRF_Handler+0x30>)
 8004518:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800451c:	6113      	str	r3, [r2, #16]

	}
}
 800451e:	bf00      	nop
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	40012c00 	.word	0x40012c00
 8004528:	08011818 	.word	0x08011818

0800452c <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 800452c:	b480      	push	{r7}
 800452e:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8004530:	4b03      	ldr	r3, [pc, #12]	; (8004540 <BO_GetBiasPolarity+0x14>)
 8004532:	781b      	ldrb	r3, [r3, #0]
}
 8004534:	4618      	mov	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	20000009 	.word	0x20000009

08004544 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8004544:	b480      	push	{r7}
 8004546:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8004548:	4b03      	ldr	r3, [pc, #12]	; (8004558 <BO_GetDcBiasEncoderValue+0x14>)
 800454a:	881b      	ldrh	r3, [r3, #0]
}
 800454c:	4618      	mov	r0, r3
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	2000000a 	.word	0x2000000a

0800455c <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8004566:	2000      	movs	r0, #0
 8004568:	f000 fd8c 	bl	8005084 <SM_GetEncoderValue>
 800456c:	4603      	mov	r3, r0
 800456e:	461a      	mov	r2, r3
 8004570:	4b1b      	ldr	r3, [pc, #108]	; (80045e0 <BO_ModifyOutput+0x84>)
 8004572:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8004574:	88fb      	ldrh	r3, [r7, #6]
 8004576:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800457a:	d214      	bcs.n	80045a6 <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 800457c:	4b19      	ldr	r3, [pc, #100]	; (80045e4 <BO_ModifyOutput+0x88>)
 800457e:	2200      	movs	r2, #0
 8004580:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8004582:	88fb      	ldrh	r3, [r7, #6]
 8004584:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8004588:	4613      	mov	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	4413      	add	r3, r2
 800458e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004590:	2200      	movs	r2, #0
 8004592:	2110      	movs	r1, #16
 8004594:	4814      	ldr	r0, [pc, #80]	; (80045e8 <BO_ModifyOutput+0x8c>)
 8004596:	f005 fbc5 	bl	8009d24 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 800459a:	2201      	movs	r2, #1
 800459c:	2108      	movs	r1, #8
 800459e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045a2:	f006 fa9f 	bl	800aae4 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 80045a6:	88fb      	ldrh	r3, [r7, #6]
 80045a8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80045ac:	d314      	bcc.n	80045d8 <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 80045ae:	4b0d      	ldr	r3, [pc, #52]	; (80045e4 <BO_ModifyOutput+0x88>)
 80045b0:	2201      	movs	r2, #1
 80045b2:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 80045b4:	88fb      	ldrh	r3, [r7, #6]
 80045b6:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 80045ba:	4613      	mov	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80045c2:	2200      	movs	r2, #0
 80045c4:	2110      	movs	r1, #16
 80045c6:	4808      	ldr	r0, [pc, #32]	; (80045e8 <BO_ModifyOutput+0x8c>)
 80045c8:	f005 fbac 	bl	8009d24 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 80045cc:	2200      	movs	r2, #0
 80045ce:	2108      	movs	r1, #8
 80045d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045d4:	f006 fa86 	bl	800aae4 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 80045d8:	bf00      	nop
 80045da:	3708      	adds	r7, #8
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	2000000a 	.word	0x2000000a
 80045e4:	20000009 	.word	0x20000009
 80045e8:	20002614 	.word	0x20002614

080045ec <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 80045f0:	2110      	movs	r1, #16
 80045f2:	4803      	ldr	r0, [pc, #12]	; (8004600 <BO_GetOutputBias+0x14>)
 80045f4:	f005 fbdc 	bl	8009db0 <HAL_DAC_GetValue>
 80045f8:	4603      	mov	r3, r0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	20002614 	.word	0x20002614

08004604 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800460a:	2300      	movs	r3, #0
 800460c:	607b      	str	r3, [r7, #4]
 800460e:	e06b      	b.n	80046e8 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8004610:	493a      	ldr	r1, [pc, #232]	; (80046fc <DT_InitRegister+0xf8>)
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	440b      	add	r3, r1
 800461e:	3308      	adds	r3, #8
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d129      	bne.n	800467a <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 8004626:	4935      	ldr	r1, [pc, #212]	; (80046fc <DT_InitRegister+0xf8>)
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	440b      	add	r3, r1
 8004634:	3304      	adds	r3, #4
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a31      	ldr	r2, [pc, #196]	; (8004700 <DT_InitRegister+0xfc>)
 800463a:	fbb2 f3f3 	udiv	r3, r2, r3
 800463e:	ee07 3a90 	vmov	s15, r3
 8004642:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004646:	492d      	ldr	r1, [pc, #180]	; (80046fc <DT_InitRegister+0xf8>)
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	4613      	mov	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4413      	add	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	3310      	adds	r3, #16
 8004656:	edd3 7a00 	vldr	s15, [r3]
 800465a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004662:	ee17 0a90 	vmov	r0, s15
 8004666:	4925      	ldr	r1, [pc, #148]	; (80046fc <DT_InitRegister+0xf8>)
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	4613      	mov	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	440b      	add	r3, r1
 8004674:	330c      	adds	r3, #12
 8004676:	6018      	str	r0, [r3, #0]
 8004678:	e033      	b.n	80046e2 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 800467a:	4920      	ldr	r1, [pc, #128]	; (80046fc <DT_InitRegister+0xf8>)
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3304      	adds	r3, #4
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a1c      	ldr	r2, [pc, #112]	; (8004700 <DT_InitRegister+0xfc>)
 800468e:	fbb2 f1f3 	udiv	r1, r2, r3
 8004692:	481a      	ldr	r0, [pc, #104]	; (80046fc <DT_InitRegister+0xf8>)
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4413      	add	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	4403      	add	r3, r0
 80046a0:	3308      	adds	r3, #8
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80046a8:	ee07 3a90 	vmov	s15, r3
 80046ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046b0:	4912      	ldr	r1, [pc, #72]	; (80046fc <DT_InitRegister+0xf8>)
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4613      	mov	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	3310      	adds	r3, #16
 80046c0:	edd3 7a00 	vldr	s15, [r3]
 80046c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046cc:	ee17 0a90 	vmov	r0, s15
 80046d0:	490a      	ldr	r1, [pc, #40]	; (80046fc <DT_InitRegister+0xf8>)
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	4613      	mov	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	440b      	add	r3, r1
 80046de:	330c      	adds	r3, #12
 80046e0:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3301      	adds	r3, #1
 80046e6:	607b      	str	r3, [r7, #4]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2b0d      	cmp	r3, #13
 80046ec:	dd90      	ble.n	8004610 <DT_InitRegister+0xc>
	}
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	2000000c 	.word	0x2000000c
 8004700:	00155cc0 	.word	0x00155cc0

08004704 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreqSettings_t) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreqSettings_t pEnum)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800470c:	2300      	movs	r3, #0
 800470e:	60fb      	str	r3, [r7, #12]
 8004710:	e016      	b.n	8004740 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 8004712:	4910      	ldr	r1, [pc, #64]	; (8004754 <DT_GetRegisterByEnum+0x50>)
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	4613      	mov	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	440b      	add	r3, r1
 8004720:	3304      	adds	r3, #4
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	429a      	cmp	r2, r3
 8004728:	d107      	bne.n	800473a <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	4613      	mov	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4413      	add	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4a07      	ldr	r2, [pc, #28]	; (8004754 <DT_GetRegisterByEnum+0x50>)
 8004736:	4413      	add	r3, r2
 8004738:	e006      	b.n	8004748 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	3301      	adds	r3, #1
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b0d      	cmp	r3, #13
 8004744:	dde5      	ble.n	8004712 <DT_GetRegisterByEnum+0xe>

	return 0;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	2000000c 	.word	0x2000000c

08004758 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
		//OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 800475c:	2000      	movs	r0, #0
 800475e:	f000 fc91 	bl	8005084 <SM_GetEncoderValue>
 8004762:	4603      	mov	r3, r0
 8004764:	461a      	mov	r2, r3
 8004766:	4b02      	ldr	r3, [pc, #8]	; (8004770 <FreqO_AdjustFreq+0x18>)
 8004768:	62da      	str	r2, [r3, #44]	; 0x2c
		//OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 800476a:	bf00      	nop
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40013400 	.word	0x40013400

08004774 <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	4603      	mov	r3, r0
 800477c:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 800477e:	88fb      	ldrh	r3, [r7, #6]
 8004780:	2b38      	cmp	r3, #56	; 0x38
 8004782:	f200 80b4 	bhi.w	80048ee <FreqO_ModifyOutput+0x17a>
 8004786:	a201      	add	r2, pc, #4	; (adr r2, 800478c <FreqO_ModifyOutput+0x18>)
 8004788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478c:	08004871 	.word	0x08004871
 8004790:	08004871 	.word	0x08004871
 8004794:	08004871 	.word	0x08004871
 8004798:	08004871 	.word	0x08004871
 800479c:	08004879 	.word	0x08004879
 80047a0:	08004879 	.word	0x08004879
 80047a4:	08004879 	.word	0x08004879
 80047a8:	08004879 	.word	0x08004879
 80047ac:	08004881 	.word	0x08004881
 80047b0:	08004881 	.word	0x08004881
 80047b4:	08004881 	.word	0x08004881
 80047b8:	08004881 	.word	0x08004881
 80047bc:	08004889 	.word	0x08004889
 80047c0:	08004889 	.word	0x08004889
 80047c4:	08004889 	.word	0x08004889
 80047c8:	08004889 	.word	0x08004889
 80047cc:	08004891 	.word	0x08004891
 80047d0:	08004891 	.word	0x08004891
 80047d4:	08004891 	.word	0x08004891
 80047d8:	08004891 	.word	0x08004891
 80047dc:	08004899 	.word	0x08004899
 80047e0:	08004899 	.word	0x08004899
 80047e4:	08004899 	.word	0x08004899
 80047e8:	08004899 	.word	0x08004899
 80047ec:	080048a3 	.word	0x080048a3
 80047f0:	080048a3 	.word	0x080048a3
 80047f4:	080048a3 	.word	0x080048a3
 80047f8:	080048a3 	.word	0x080048a3
 80047fc:	080048ad 	.word	0x080048ad
 8004800:	080048ad 	.word	0x080048ad
 8004804:	080048ad 	.word	0x080048ad
 8004808:	080048ef 	.word	0x080048ef
 800480c:	080048ad 	.word	0x080048ad
 8004810:	080048b7 	.word	0x080048b7
 8004814:	080048b7 	.word	0x080048b7
 8004818:	080048b7 	.word	0x080048b7
 800481c:	080048b7 	.word	0x080048b7
 8004820:	080048c1 	.word	0x080048c1
 8004824:	080048c1 	.word	0x080048c1
 8004828:	080048c1 	.word	0x080048c1
 800482c:	080048c1 	.word	0x080048c1
 8004830:	080048cb 	.word	0x080048cb
 8004834:	080048cb 	.word	0x080048cb
 8004838:	080048cb 	.word	0x080048cb
 800483c:	080048cb 	.word	0x080048cb
 8004840:	080048d5 	.word	0x080048d5
 8004844:	080048d5 	.word	0x080048d5
 8004848:	080048d5 	.word	0x080048d5
 800484c:	080048d5 	.word	0x080048d5
 8004850:	080048df 	.word	0x080048df
 8004854:	080048df 	.word	0x080048df
 8004858:	080048df 	.word	0x080048df
 800485c:	080048df 	.word	0x080048df
 8004860:	080048e7 	.word	0x080048e7
 8004864:	080048e7 	.word	0x080048e7
 8004868:	080048e7 	.word	0x080048e7
 800486c:	080048e7 	.word	0x080048e7
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 8004870:	2001      	movs	r0, #1
 8004872:	f000 f845 	bl	8004900 <FreqO_ApplyPreset>
			break;
 8004876:	e03a      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 8004878:	200a      	movs	r0, #10
 800487a:	f000 f841 	bl	8004900 <FreqO_ApplyPreset>
			break;
 800487e:	e036      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8004880:	2032      	movs	r0, #50	; 0x32
 8004882:	f000 f83d 	bl	8004900 <FreqO_ApplyPreset>
			break;
 8004886:	e032      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8004888:	2064      	movs	r0, #100	; 0x64
 800488a:	f000 f839 	bl	8004900 <FreqO_ApplyPreset>
			break;
 800488e:	e02e      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8004890:	20fa      	movs	r0, #250	; 0xfa
 8004892:	f000 f835 	bl	8004900 <FreqO_ApplyPreset>
			break;
 8004896:	e02a      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8004898:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800489c:	f000 f830 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048a0:	e025      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 80048a2:	f240 20ee 	movw	r0, #750	; 0x2ee
 80048a6:	f000 f82b 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048aa:	e020      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 80048ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048b0:	f000 f826 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048b4:	e01b      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 80048b6:	f241 3088 	movw	r0, #5000	; 0x1388
 80048ba:	f000 f821 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048be:	e016      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 80048c0:	f242 7010 	movw	r0, #10000	; 0x2710
 80048c4:	f000 f81c 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048c8:	e011      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 80048ca:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80048ce:	f000 f817 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048d2:	e00c      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 80048d4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048d8:	f000 f812 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048dc:	e007      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 80048de:	4806      	ldr	r0, [pc, #24]	; (80048f8 <FreqO_ModifyOutput+0x184>)
 80048e0:	f000 f80e 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048e4:	e003      	b.n	80048ee <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 80048e6:	4805      	ldr	r0, [pc, #20]	; (80048fc <FreqO_ModifyOutput+0x188>)
 80048e8:	f000 f80a 	bl	8004900 <FreqO_ApplyPreset>
			break;
 80048ec:	bf00      	nop
	}

}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	000124f8 	.word	0x000124f8
 80048fc:	000186a0 	.word	0x000186a0

08004900 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreqSettings_t pPresetEnum)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff fefb 	bl	8004704 <DT_GetRegisterByEnum>
 800490e:	60f8      	str	r0, [r7, #12]
	if(tmp)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d015      	beq.n	8004942 <FreqO_ApplyPreset+0x42>
	{
		OUTPUT_TIMER->PSC = tmp->psc;
 8004916:	4a0d      	ldr	r2, [pc, #52]	; (800494c <FreqO_ApplyPreset+0x4c>)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmp->arr;
 800491e:	4a0b      	ldr	r2, [pc, #44]	; (800494c <FreqO_ApplyPreset+0x4c>)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	62d3      	str	r3, [r2, #44]	; 0x2c


		//eNewFreqPreset = pPresetEnum;
		FreqProfile_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f822 	bl	8004970 <FreqO_FindFPresetObject>
 800492c:	60b8      	str	r0, [r7, #8]
		if(tmp)
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <FreqO_ApplyPreset+0x3c>
		{
			freq_profile = tmp;
 8004934:	4a06      	ldr	r2, [pc, #24]	; (8004950 <FreqO_ApplyPreset+0x50>)
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 800493a:	e002      	b.n	8004942 <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 800493c:	4805      	ldr	r0, [pc, #20]	; (8004954 <FreqO_ApplyPreset+0x54>)
 800493e:	f7fc fc03 	bl	8001148 <DM_SetErrorDebugMsg>
}
 8004942:	bf00      	nop
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40013400 	.word	0x40013400
 8004950:	20000198 	.word	0x20000198
 8004954:	08011830 	.word	0x08011830

08004958 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
	return freq_profile;
 800495c:	4b03      	ldr	r3, [pc, #12]	; (800496c <FreqO_GetFPresetObject+0x14>)
 800495e:	681b      	ldr	r3, [r3, #0]
}
 8004960:	4618      	mov	r0, r3
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	20000198 	.word	0x20000198

08004970 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
 800497c:	e00e      	b.n	800499c <FreqO_FindFPresetObject+0x2c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800497e:	4a0d      	ldr	r2, [pc, #52]	; (80049b4 <FreqO_FindFPresetObject+0x44>)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	429a      	cmp	r2, r3
 800498a:	d104      	bne.n	8004996 <FreqO_FindFPresetObject+0x26>
		{
			return &theFreqProfiles[i];
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	4a08      	ldr	r2, [pc, #32]	; (80049b4 <FreqO_FindFPresetObject+0x44>)
 8004992:	4413      	add	r3, r2
 8004994:	e009      	b.n	80049aa <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	3301      	adds	r3, #1
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2b0d      	cmp	r3, #13
 80049a0:	dded      	ble.n	800497e <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 80049a2:	4805      	ldr	r0, [pc, #20]	; (80049b8 <FreqO_FindFPresetObject+0x48>)
 80049a4:	f7fc fbd0 	bl	8001148 <DM_SetErrorDebugMsg>
	return 0;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	20000128 	.word	0x20000128
 80049b8:	08011858 	.word	0x08011858

080049bc <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 80049c0:	4b03      	ldr	r3, [pc, #12]	; (80049d0 <FreqO_GetFreqPresetEncoderRange+0x14>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20000124 	.word	0x20000124

080049d4 <FuncO_Init>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_Init()
{
 80049d4:	b480      	push	{r7}
 80049d6:	af00      	add	r7, sp, #0
		aProcessedSignalDataTable[i] = sine_data_table_3600[i];

	for(int i = 0; i < SINE_DATA_SIZE; i++)
		aProcessedSyncDataTable[i] = sine_data_table_3600[i];
		*/
}
 80049d8:	bf00      	nop
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
	...

080049e4 <FuncO_ModifySignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_ModifySignalOutput(uint16_t pEncoderValue)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 80049ee:	88fb      	ldrh	r3, [r7, #6]
 80049f0:	2b17      	cmp	r3, #23
 80049f2:	d84b      	bhi.n	8004a8c <FuncO_ModifySignalOutput+0xa8>
 80049f4:	a201      	add	r2, pc, #4	; (adr r2, 80049fc <FuncO_ModifySignalOutput+0x18>)
 80049f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fa:	bf00      	nop
 80049fc:	08004a5d 	.word	0x08004a5d
 8004a00:	08004a5d 	.word	0x08004a5d
 8004a04:	08004a5d 	.word	0x08004a5d
 8004a08:	08004a65 	.word	0x08004a65
 8004a0c:	08004a65 	.word	0x08004a65
 8004a10:	08004a65 	.word	0x08004a65
 8004a14:	08004a65 	.word	0x08004a65
 8004a18:	08004a6d 	.word	0x08004a6d
 8004a1c:	08004a6d 	.word	0x08004a6d
 8004a20:	08004a6d 	.word	0x08004a6d
 8004a24:	08004a6d 	.word	0x08004a6d
 8004a28:	08004a75 	.word	0x08004a75
 8004a2c:	08004a75 	.word	0x08004a75
 8004a30:	08004a75 	.word	0x08004a75
 8004a34:	08004a75 	.word	0x08004a75
 8004a38:	08004a7d 	.word	0x08004a7d
 8004a3c:	08004a7d 	.word	0x08004a7d
 8004a40:	08004a7d 	.word	0x08004a7d
 8004a44:	08004a7d 	.word	0x08004a7d
 8004a48:	08004a85 	.word	0x08004a85
 8004a4c:	08004a85 	.word	0x08004a85
 8004a50:	08004a85 	.word	0x08004a85
 8004a54:	08004a85 	.word	0x08004a85
 8004a58:	08004a85 	.word	0x08004a85
	{
		case 0: case 1: case 2:
			FuncO_ApplyPresetToSignal(SINE_FUNC_MODE);
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	f000 f871 	bl	8004b44 <FuncO_ApplyPresetToSignal>
			break;
 8004a62:	e013      	b.n	8004a8c <FuncO_ModifySignalOutput+0xa8>

		case 3: case 4: case 5: case 6:
			FuncO_ApplyPresetToSignal(SQUARE_FUNC_MODE);
 8004a64:	2001      	movs	r0, #1
 8004a66:	f000 f86d 	bl	8004b44 <FuncO_ApplyPresetToSignal>
			break;
 8004a6a:	e00f      	b.n	8004a8c <FuncO_ModifySignalOutput+0xa8>

		case 7: case 8: case 9: case 10:
			FuncO_ApplyPresetToSignal(SAW_FUNC_MODE);
 8004a6c:	2002      	movs	r0, #2
 8004a6e:	f000 f869 	bl	8004b44 <FuncO_ApplyPresetToSignal>
			break;
 8004a72:	e00b      	b.n	8004a8c <FuncO_ModifySignalOutput+0xa8>

		case 11: case 12: case 13: case 14:
			FuncO_ApplyPresetToSignal(REV_SAW_FUNC_MODE);
 8004a74:	2003      	movs	r0, #3
 8004a76:	f000 f865 	bl	8004b44 <FuncO_ApplyPresetToSignal>
			break;
 8004a7a:	e007      	b.n	8004a8c <FuncO_ModifySignalOutput+0xa8>

		case 15: case 16: case 17: case 18:
			FuncO_ApplyPresetToSignal(TRIANGLE_FUNC_MODE);
 8004a7c:	2004      	movs	r0, #4
 8004a7e:	f000 f861 	bl	8004b44 <FuncO_ApplyPresetToSignal>
			break;
 8004a82:	e003      	b.n	8004a8c <FuncO_ModifySignalOutput+0xa8>

		case 19: case 20: case 21: case 22: case 23:
			FuncO_ApplyPresetToSignal(IMPULSE_FUNC_MODE);
 8004a84:	2005      	movs	r0, #5
 8004a86:	f000 f85d 	bl	8004b44 <FuncO_ApplyPresetToSignal>
			break;
 8004a8a:	bf00      	nop

	}
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <FuncO_ModifySyncOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_ModifySyncOutput(uint16_t pEncoderValue)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 8004a9e:	88fb      	ldrh	r3, [r7, #6]
 8004aa0:	2b17      	cmp	r3, #23
 8004aa2:	d84b      	bhi.n	8004b3c <FuncO_ModifySyncOutput+0xa8>
 8004aa4:	a201      	add	r2, pc, #4	; (adr r2, 8004aac <FuncO_ModifySyncOutput+0x18>)
 8004aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aaa:	bf00      	nop
 8004aac:	08004b0d 	.word	0x08004b0d
 8004ab0:	08004b0d 	.word	0x08004b0d
 8004ab4:	08004b0d 	.word	0x08004b0d
 8004ab8:	08004b15 	.word	0x08004b15
 8004abc:	08004b15 	.word	0x08004b15
 8004ac0:	08004b15 	.word	0x08004b15
 8004ac4:	08004b15 	.word	0x08004b15
 8004ac8:	08004b1d 	.word	0x08004b1d
 8004acc:	08004b1d 	.word	0x08004b1d
 8004ad0:	08004b1d 	.word	0x08004b1d
 8004ad4:	08004b1d 	.word	0x08004b1d
 8004ad8:	08004b25 	.word	0x08004b25
 8004adc:	08004b25 	.word	0x08004b25
 8004ae0:	08004b25 	.word	0x08004b25
 8004ae4:	08004b25 	.word	0x08004b25
 8004ae8:	08004b2d 	.word	0x08004b2d
 8004aec:	08004b2d 	.word	0x08004b2d
 8004af0:	08004b2d 	.word	0x08004b2d
 8004af4:	08004b2d 	.word	0x08004b2d
 8004af8:	08004b35 	.word	0x08004b35
 8004afc:	08004b35 	.word	0x08004b35
 8004b00:	08004b35 	.word	0x08004b35
 8004b04:	08004b35 	.word	0x08004b35
 8004b08:	08004b35 	.word	0x08004b35
	{
		case 0: case 1: case 2:
			FuncO_ApplyPresetToSync(SINE_FUNC_MODE);
 8004b0c:	2000      	movs	r0, #0
 8004b0e:	f000 f873 	bl	8004bf8 <FuncO_ApplyPresetToSync>
			break;
 8004b12:	e013      	b.n	8004b3c <FuncO_ModifySyncOutput+0xa8>

		case 3: case 4: case 5: case 6:
			FuncO_ApplyPresetToSync(SQUARE_FUNC_MODE);
 8004b14:	2001      	movs	r0, #1
 8004b16:	f000 f86f 	bl	8004bf8 <FuncO_ApplyPresetToSync>
			break;
 8004b1a:	e00f      	b.n	8004b3c <FuncO_ModifySyncOutput+0xa8>

		case 7: case 8: case 9: case 10:
			FuncO_ApplyPresetToSync(SAW_FUNC_MODE);
 8004b1c:	2002      	movs	r0, #2
 8004b1e:	f000 f86b 	bl	8004bf8 <FuncO_ApplyPresetToSync>
			break;
 8004b22:	e00b      	b.n	8004b3c <FuncO_ModifySyncOutput+0xa8>

		case 11: case 12: case 13: case 14:
			FuncO_ApplyPresetToSync(REV_SAW_FUNC_MODE);
 8004b24:	2003      	movs	r0, #3
 8004b26:	f000 f867 	bl	8004bf8 <FuncO_ApplyPresetToSync>
			break;
 8004b2a:	e007      	b.n	8004b3c <FuncO_ModifySyncOutput+0xa8>

		case 15: case 16: case 17: case 18:
			FuncO_ApplyPresetToSync(TRIANGLE_FUNC_MODE);
 8004b2c:	2004      	movs	r0, #4
 8004b2e:	f000 f863 	bl	8004bf8 <FuncO_ApplyPresetToSync>
			break;
 8004b32:	e003      	b.n	8004b3c <FuncO_ModifySyncOutput+0xa8>

		case 19: case 20: case 21: case 22: case 23:
			FuncO_ApplyPresetToSync(IMPULSE_FUNC_MODE);
 8004b34:	2005      	movs	r0, #5
 8004b36:	f000 f85f 	bl	8004bf8 <FuncO_ApplyPresetToSync>
			break;
 8004b3a:	bf00      	nop

	}
}
 8004b3c:	bf00      	nop
 8004b3e:	3708      	adds	r7, #8
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 8004b44:	b590      	push	{r4, r7, lr}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af02      	add	r7, sp, #8
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	71fb      	strb	r3, [r7, #7]

	// copy the lookup table for the next output function in to SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8004b4e:	79fc      	ldrb	r4, [r7, #7]
 8004b50:	2000      	movs	r0, #0
 8004b52:	f000 fa81 	bl	8005058 <SM_GetOutputChannel>
 8004b56:	4601      	mov	r1, r0
 8004b58:	4a23      	ldr	r2, [pc, #140]	; (8004be8 <FuncO_ApplyPresetToSignal+0xa4>)
 8004b5a:	00e3      	lsls	r3, r4, #3
 8004b5c:	4413      	add	r3, r2
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	604b      	str	r3, [r1, #4]

	// set preset for PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8004b62:	2000      	movs	r0, #0
 8004b64:	f000 fa78 	bl	8005058 <SM_GetOutputChannel>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyPresetToSignal(eTmpVppPreset);
 8004b72:	7bfb      	ldrb	r3, [r7, #15]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 fae5 	bl	8005144 <VPP_ApplyPresetToSignal>

	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8004b7a:	79fc      	ldrb	r4, [r7, #7]
 8004b7c:	2000      	movs	r0, #0
 8004b7e:	f000 fa6b 	bl	8005058 <SM_GetOutputChannel>
 8004b82:	4601      	mov	r1, r0
 8004b84:	00e3      	lsls	r3, r4, #3
 8004b86:	4a18      	ldr	r2, [pc, #96]	; (8004be8 <FuncO_ApplyPresetToSignal+0xa4>)
 8004b88:	4413      	add	r3, r2
 8004b8a:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// pause timer to resync both outputs
	//OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
	HAL_TIM_Base_Stop(&htim8);
 8004b8e:	4817      	ldr	r0, [pc, #92]	; (8004bec <FuncO_ApplyPresetToSignal+0xa8>)
 8004b90:	f007 f8d0 	bl	800bd34 <HAL_TIM_Base_Stop>

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8004b94:	2100      	movs	r1, #0
 8004b96:	4816      	ldr	r0, [pc, #88]	; (8004bf0 <FuncO_ApplyPresetToSignal+0xac>)
 8004b98:	f005 f86e 	bl	8009c78 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	f000 fa5b 	bl	8005058 <SM_GetOutputChannel>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f103 0208 	add.w	r2, r3, #8
 8004ba8:	2300      	movs	r3, #0
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	2378      	movs	r3, #120	; 0x78
 8004bae:	2100      	movs	r1, #0
 8004bb0:	480f      	ldr	r0, [pc, #60]	; (8004bf0 <FuncO_ApplyPresetToSignal+0xac>)
 8004bb2:	f004 ff9f 	bl	8009af4 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	480e      	ldr	r0, [pc, #56]	; (8004bf4 <FuncO_ApplyPresetToSignal+0xb0>)
 8004bba:	f005 f85d 	bl	8009c78 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004bbe:	2001      	movs	r0, #1
 8004bc0:	f000 fa4a 	bl	8005058 <SM_GetOutputChannel>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	f103 0208 	add.w	r2, r3, #8
 8004bca:	2300      	movs	r3, #0
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	2378      	movs	r3, #120	; 0x78
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	4808      	ldr	r0, [pc, #32]	; (8004bf4 <FuncO_ApplyPresetToSignal+0xb0>)
 8004bd4:	f004 ff8e 	bl	8009af4 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	HAL_TIM_Base_Start(&htim8);
 8004bd8:	4804      	ldr	r0, [pc, #16]	; (8004bec <FuncO_ApplyPresetToSignal+0xa8>)
 8004bda:	f007 f87d 	bl	800bcd8 <HAL_TIM_Base_Start>
	//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
}
 8004bde:	bf00      	nop
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd90      	pop	{r4, r7, pc}
 8004be6:	bf00      	nop
 8004be8:	200001a0 	.word	0x200001a0
 8004bec:	2000274c 	.word	0x2000274c
 8004bf0:	20002614 	.word	0x20002614
 8004bf4:	20002600 	.word	0x20002600

08004bf8 <FuncO_ApplyPresetToSync>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSync(eOutput_mode pPresetEnum)
{
 8004bf8:	b590      	push	{r4, r7, lr}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	4603      	mov	r3, r0
 8004c00:	71fb      	strb	r3, [r7, #7]
	// copy the lookup table for the next output function in to SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8004c02:	79fc      	ldrb	r4, [r7, #7]
 8004c04:	2001      	movs	r0, #1
 8004c06:	f000 fa27 	bl	8005058 <SM_GetOutputChannel>
 8004c0a:	4601      	mov	r1, r0
 8004c0c:	4a26      	ldr	r2, [pc, #152]	; (8004ca8 <FuncO_ApplyPresetToSync+0xb0>)
 8004c0e:	00e3      	lsls	r3, r4, #3
 8004c10:	4413      	add	r3, r2
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	604b      	str	r3, [r1, #4]

	// set preset PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 8004c16:	2001      	movs	r0, #1
 8004c18:	f000 fa1e 	bl	8005058 <SM_GetOutputChannel>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyPresetToSync(eTmpVppPreset);
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 fab9 	bl	80051a0 <VPP_ApplyPresetToSync>

	// set the next output function
	SM_GetOutputChannel(SYNC_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8004c2e:	79fc      	ldrb	r4, [r7, #7]
 8004c30:	2001      	movs	r0, #1
 8004c32:	f000 fa11 	bl	8005058 <SM_GetOutputChannel>
 8004c36:	4601      	mov	r1, r0
 8004c38:	00e3      	lsls	r3, r4, #3
 8004c3a:	4a1b      	ldr	r2, [pc, #108]	; (8004ca8 <FuncO_ApplyPresetToSync+0xb0>)
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// pause timer to resync both outputs
	//HAL_TIM_Base_Stop(&htim8);
	OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8004c42:	4b1a      	ldr	r3, [pc, #104]	; (8004cac <FuncO_ApplyPresetToSync+0xb4>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a19      	ldr	r2, [pc, #100]	; (8004cac <FuncO_ApplyPresetToSync+0xb4>)
 8004c48:	f023 0301 	bic.w	r3, r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8004c4e:	2100      	movs	r1, #0
 8004c50:	4817      	ldr	r0, [pc, #92]	; (8004cb0 <FuncO_ApplyPresetToSync+0xb8>)
 8004c52:	f005 f811 	bl	8009c78 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004c56:	2001      	movs	r0, #1
 8004c58:	f000 f9fe 	bl	8005058 <SM_GetOutputChannel>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	f103 0208 	add.w	r2, r3, #8
 8004c62:	2300      	movs	r3, #0
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	2378      	movs	r3, #120	; 0x78
 8004c68:	2100      	movs	r1, #0
 8004c6a:	4811      	ldr	r0, [pc, #68]	; (8004cb0 <FuncO_ApplyPresetToSync+0xb8>)
 8004c6c:	f004 ff42 	bl	8009af4 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8004c70:	2100      	movs	r1, #0
 8004c72:	4810      	ldr	r0, [pc, #64]	; (8004cb4 <FuncO_ApplyPresetToSync+0xbc>)
 8004c74:	f005 f800 	bl	8009c78 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004c78:	2000      	movs	r0, #0
 8004c7a:	f000 f9ed 	bl	8005058 <SM_GetOutputChannel>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	f103 0208 	add.w	r2, r3, #8
 8004c84:	2300      	movs	r3, #0
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	2378      	movs	r3, #120	; 0x78
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	4809      	ldr	r0, [pc, #36]	; (8004cb4 <FuncO_ApplyPresetToSync+0xbc>)
 8004c8e:	f004 ff31 	bl	8009af4 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	//HAL_TIM_Base_Start(&htim8);
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8004c92:	4b06      	ldr	r3, [pc, #24]	; (8004cac <FuncO_ApplyPresetToSync+0xb4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a05      	ldr	r2, [pc, #20]	; (8004cac <FuncO_ApplyPresetToSync+0xb4>)
 8004c98:	f043 0301 	orr.w	r3, r3, #1
 8004c9c:	6013      	str	r3, [r2, #0]
}
 8004c9e:	bf00      	nop
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd90      	pop	{r4, r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	200001a0 	.word	0x200001a0
 8004cac:	40013400 	.word	0x40013400
 8004cb0:	20002600 	.word	0x20002600
 8004cb4:	20002614 	.word	0x20002614

08004cb8 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8004cbc:	4b03      	ldr	r3, [pc, #12]	; (8004ccc <FuncO_GetFuncPresetEncoderRange+0x14>)
 8004cbe:	781b      	ldrb	r3, [r3, #0]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	2000019c 	.word	0x2000019c

08004cd0 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8004cd0:	b590      	push	{r4, r7, lr}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8004cda:	79fc      	ldrb	r4, [r7, #7]
 8004cdc:	2000      	movs	r0, #0
 8004cde:	f000 f9bb 	bl	8005058 <SM_GetOutputChannel>
 8004ce2:	4601      	mov	r1, r0
 8004ce4:	4623      	mov	r3, r4
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	4423      	add	r3, r4
 8004cea:	4a4f      	ldr	r2, [pc, #316]	; (8004e28 <GO_ApplyPresetToSignal+0x158>)
 8004cec:	4413      	add	r3, r2
 8004cee:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8004cf2:	79fb      	ldrb	r3, [r7, #7]
 8004cf4:	2b07      	cmp	r3, #7
 8004cf6:	f200 8093 	bhi.w	8004e20 <GO_ApplyPresetToSignal+0x150>
 8004cfa:	a201      	add	r2, pc, #4	; (adr r2, 8004d00 <GO_ApplyPresetToSignal+0x30>)
 8004cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d00:	08004d21 	.word	0x08004d21
 8004d04:	08004d41 	.word	0x08004d41
 8004d08:	08004d61 	.word	0x08004d61
 8004d0c:	08004d81 	.word	0x08004d81
 8004d10:	08004da1 	.word	0x08004da1
 8004d14:	08004dc1 	.word	0x08004dc1
 8004d18:	08004de1 	.word	0x08004de1
 8004d1c:	08004e01 	.word	0x08004e01
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004d20:	2200      	movs	r2, #0
 8004d22:	2101      	movs	r1, #1
 8004d24:	4841      	ldr	r0, [pc, #260]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004d26:	f005 fedd 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	2120      	movs	r1, #32
 8004d2e:	4840      	ldr	r0, [pc, #256]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d30:	f005 fed8 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004d34:	2200      	movs	r2, #0
 8004d36:	2110      	movs	r1, #16
 8004d38:	483d      	ldr	r0, [pc, #244]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d3a:	f005 fed3 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004d3e:	e06f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004d40:	2201      	movs	r2, #1
 8004d42:	2101      	movs	r1, #1
 8004d44:	4839      	ldr	r0, [pc, #228]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004d46:	f005 fecd 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	2120      	movs	r1, #32
 8004d4e:	4838      	ldr	r0, [pc, #224]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d50:	f005 fec8 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004d54:	2200      	movs	r2, #0
 8004d56:	2110      	movs	r1, #16
 8004d58:	4835      	ldr	r0, [pc, #212]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d5a:	f005 fec3 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004d5e:	e05f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004d60:	2200      	movs	r2, #0
 8004d62:	2101      	movs	r1, #1
 8004d64:	4831      	ldr	r0, [pc, #196]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004d66:	f005 febd 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	2120      	movs	r1, #32
 8004d6e:	4830      	ldr	r0, [pc, #192]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d70:	f005 feb8 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004d74:	2200      	movs	r2, #0
 8004d76:	2110      	movs	r1, #16
 8004d78:	482d      	ldr	r0, [pc, #180]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d7a:	f005 feb3 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004d7e:	e04f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004d80:	2201      	movs	r2, #1
 8004d82:	2101      	movs	r1, #1
 8004d84:	4829      	ldr	r0, [pc, #164]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004d86:	f005 fead 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	2120      	movs	r1, #32
 8004d8e:	4828      	ldr	r0, [pc, #160]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d90:	f005 fea8 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004d94:	2200      	movs	r2, #0
 8004d96:	2110      	movs	r1, #16
 8004d98:	4825      	ldr	r0, [pc, #148]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004d9a:	f005 fea3 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004d9e:	e03f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004da0:	2200      	movs	r2, #0
 8004da2:	2101      	movs	r1, #1
 8004da4:	4821      	ldr	r0, [pc, #132]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004da6:	f005 fe9d 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004daa:	2200      	movs	r2, #0
 8004dac:	2120      	movs	r1, #32
 8004dae:	4820      	ldr	r0, [pc, #128]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004db0:	f005 fe98 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004db4:	2201      	movs	r2, #1
 8004db6:	2110      	movs	r1, #16
 8004db8:	481d      	ldr	r0, [pc, #116]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004dba:	f005 fe93 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004dbe:	e02f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	4819      	ldr	r0, [pc, #100]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004dc6:	f005 fe8d 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004dca:	2200      	movs	r2, #0
 8004dcc:	2120      	movs	r1, #32
 8004dce:	4818      	ldr	r0, [pc, #96]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004dd0:	f005 fe88 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	2110      	movs	r1, #16
 8004dd8:	4815      	ldr	r0, [pc, #84]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004dda:	f005 fe83 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004dde:	e01f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004de0:	2200      	movs	r2, #0
 8004de2:	2101      	movs	r1, #1
 8004de4:	4811      	ldr	r0, [pc, #68]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004de6:	f005 fe7d 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004dea:	2201      	movs	r2, #1
 8004dec:	2120      	movs	r1, #32
 8004dee:	4810      	ldr	r0, [pc, #64]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004df0:	f005 fe78 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004df4:	2201      	movs	r2, #1
 8004df6:	2110      	movs	r1, #16
 8004df8:	480d      	ldr	r0, [pc, #52]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004dfa:	f005 fe73 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004dfe:	e00f      	b.n	8004e20 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004e00:	2201      	movs	r2, #1
 8004e02:	2101      	movs	r1, #1
 8004e04:	4809      	ldr	r0, [pc, #36]	; (8004e2c <GO_ApplyPresetToSignal+0x15c>)
 8004e06:	f005 fe6d 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	2120      	movs	r1, #32
 8004e0e:	4808      	ldr	r0, [pc, #32]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004e10:	f005 fe68 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004e14:	2201      	movs	r2, #1
 8004e16:	2110      	movs	r1, #16
 8004e18:	4805      	ldr	r0, [pc, #20]	; (8004e30 <GO_ApplyPresetToSignal+0x160>)
 8004e1a:	f005 fe63 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004e1e:	bf00      	nop
	}
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd90      	pop	{r4, r7, pc}
 8004e28:	200001d0 	.word	0x200001d0
 8004e2c:	48000400 	.word	0x48000400
 8004e30:	48000800 	.word	0x48000800

08004e34 <GO_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSync(eGainSettings_t pPresetEnum)
{
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SYNC_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8004e3e:	79fc      	ldrb	r4, [r7, #7]
 8004e40:	2001      	movs	r0, #1
 8004e42:	f000 f909 	bl	8005058 <SM_GetOutputChannel>
 8004e46:	4601      	mov	r1, r0
 8004e48:	4623      	mov	r3, r4
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	4423      	add	r3, r4
 8004e4e:	4a4f      	ldr	r2, [pc, #316]	; (8004f8c <GO_ApplyPresetToSync+0x158>)
 8004e50:	4413      	add	r3, r2
 8004e52:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8004e56:	79fb      	ldrb	r3, [r7, #7]
 8004e58:	2b07      	cmp	r3, #7
 8004e5a:	f200 8093 	bhi.w	8004f84 <GO_ApplyPresetToSync+0x150>
 8004e5e:	a201      	add	r2, pc, #4	; (adr r2, 8004e64 <GO_ApplyPresetToSync+0x30>)
 8004e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e64:	08004e85 	.word	0x08004e85
 8004e68:	08004ea5 	.word	0x08004ea5
 8004e6c:	08004ec5 	.word	0x08004ec5
 8004e70:	08004ee5 	.word	0x08004ee5
 8004e74:	08004f05 	.word	0x08004f05
 8004e78:	08004f25 	.word	0x08004f25
 8004e7c:	08004f45 	.word	0x08004f45
 8004e80:	08004f65 	.word	0x08004f65
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004e84:	2200      	movs	r2, #0
 8004e86:	2101      	movs	r1, #1
 8004e88:	4841      	ldr	r0, [pc, #260]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004e8a:	f005 fe2b 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004e8e:	2200      	movs	r2, #0
 8004e90:	2120      	movs	r1, #32
 8004e92:	4840      	ldr	r0, [pc, #256]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004e94:	f005 fe26 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004e98:	2200      	movs	r2, #0
 8004e9a:	2110      	movs	r1, #16
 8004e9c:	483d      	ldr	r0, [pc, #244]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004e9e:	f005 fe21 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004ea2:	e06f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	4839      	ldr	r0, [pc, #228]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004eaa:	f005 fe1b 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004eae:	2200      	movs	r2, #0
 8004eb0:	2120      	movs	r1, #32
 8004eb2:	4838      	ldr	r0, [pc, #224]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004eb4:	f005 fe16 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004eb8:	2200      	movs	r2, #0
 8004eba:	2110      	movs	r1, #16
 8004ebc:	4835      	ldr	r0, [pc, #212]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004ebe:	f005 fe11 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004ec2:	e05f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	4831      	ldr	r0, [pc, #196]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004eca:	f005 fe0b 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004ece:	2201      	movs	r2, #1
 8004ed0:	2120      	movs	r1, #32
 8004ed2:	4830      	ldr	r0, [pc, #192]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004ed4:	f005 fe06 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004ed8:	2200      	movs	r2, #0
 8004eda:	2110      	movs	r1, #16
 8004edc:	482d      	ldr	r0, [pc, #180]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004ede:	f005 fe01 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004ee2:	e04f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	4829      	ldr	r0, [pc, #164]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004eea:	f005 fdfb 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004eee:	2201      	movs	r2, #1
 8004ef0:	2120      	movs	r1, #32
 8004ef2:	4828      	ldr	r0, [pc, #160]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004ef4:	f005 fdf6 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2110      	movs	r1, #16
 8004efc:	4825      	ldr	r0, [pc, #148]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004efe:	f005 fdf1 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004f02:	e03f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004f04:	2200      	movs	r2, #0
 8004f06:	2101      	movs	r1, #1
 8004f08:	4821      	ldr	r0, [pc, #132]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004f0a:	f005 fdeb 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004f0e:	2200      	movs	r2, #0
 8004f10:	2120      	movs	r1, #32
 8004f12:	4820      	ldr	r0, [pc, #128]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f14:	f005 fde6 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004f18:	2201      	movs	r2, #1
 8004f1a:	2110      	movs	r1, #16
 8004f1c:	481d      	ldr	r0, [pc, #116]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f1e:	f005 fde1 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004f22:	e02f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004f24:	2201      	movs	r2, #1
 8004f26:	2101      	movs	r1, #1
 8004f28:	4819      	ldr	r0, [pc, #100]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004f2a:	f005 fddb 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2120      	movs	r1, #32
 8004f32:	4818      	ldr	r0, [pc, #96]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f34:	f005 fdd6 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004f38:	2201      	movs	r2, #1
 8004f3a:	2110      	movs	r1, #16
 8004f3c:	4815      	ldr	r0, [pc, #84]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f3e:	f005 fdd1 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004f42:	e01f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004f44:	2200      	movs	r2, #0
 8004f46:	2101      	movs	r1, #1
 8004f48:	4811      	ldr	r0, [pc, #68]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004f4a:	f005 fdcb 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004f4e:	2201      	movs	r2, #1
 8004f50:	2120      	movs	r1, #32
 8004f52:	4810      	ldr	r0, [pc, #64]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f54:	f005 fdc6 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004f58:	2201      	movs	r2, #1
 8004f5a:	2110      	movs	r1, #16
 8004f5c:	480d      	ldr	r0, [pc, #52]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f5e:	f005 fdc1 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004f62:	e00f      	b.n	8004f84 <GO_ApplyPresetToSync+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004f64:	2201      	movs	r2, #1
 8004f66:	2101      	movs	r1, #1
 8004f68:	4809      	ldr	r0, [pc, #36]	; (8004f90 <GO_ApplyPresetToSync+0x15c>)
 8004f6a:	f005 fdbb 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004f6e:	2201      	movs	r2, #1
 8004f70:	2120      	movs	r1, #32
 8004f72:	4808      	ldr	r0, [pc, #32]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f74:	f005 fdb6 	bl	800aae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004f78:	2201      	movs	r2, #1
 8004f7a:	2110      	movs	r1, #16
 8004f7c:	4805      	ldr	r0, [pc, #20]	; (8004f94 <GO_ApplyPresetToSync+0x160>)
 8004f7e:	f005 fdb1 	bl	800aae4 <HAL_GPIO_WritePin>
			break;
 8004f82:	bf00      	nop
	}
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd90      	pop	{r4, r7, pc}
 8004f8c:	200001d0 	.word	0x200001d0
 8004f90:	48000400 	.word	0x48000400
 8004f94:	48000800 	.word	0x48000800

08004f98 <SM_Init>:

uint32_t max_arr = 0xFFFF;


void SM_Init()
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0

	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8004f9e:	4b28      	ldr	r3, [pc, #160]	; (8005040 <SM_Init+0xa8>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8004fa4:	4b27      	ldr	r3, [pc, #156]	; (8005044 <SM_Init+0xac>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	4a25      	ldr	r2, [pc, #148]	; (8005040 <SM_Init+0xa8>)
 8004faa:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8004fac:	4b24      	ldr	r3, [pc, #144]	; (8005040 <SM_Init+0xa8>)
 8004fae:	4a25      	ldr	r2, [pc, #148]	; (8005044 <SM_Init+0xac>)
 8004fb0:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	607b      	str	r3, [r7, #4]
 8004fb8:	e00b      	b.n	8004fd2 <SM_Init+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8004fba:	4a23      	ldr	r2, [pc, #140]	; (8005048 <SM_Init+0xb0>)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004fc2:	491f      	ldr	r1, [pc, #124]	; (8005040 <SM_Init+0xa8>)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	3302      	adds	r3, #2
 8004fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	607b      	str	r3, [r7, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b77      	cmp	r3, #119	; 0x77
 8004fd6:	ddf0      	ble.n	8004fba <SM_Init+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8004fd8:	4b19      	ldr	r3, [pc, #100]	; (8005040 <SM_Init+0xa8>)
 8004fda:	4a1c      	ldr	r2, [pc, #112]	; (800504c <SM_Init+0xb4>)
 8004fdc:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8004fe0:	4b17      	ldr	r3, [pc, #92]	; (8005040 <SM_Init+0xa8>)
 8004fe2:	4a1b      	ldr	r2, [pc, #108]	; (8005050 <SM_Init+0xb8>)
 8004fe4:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the SYNC output channel
	SyncChannel.channel = SYNC_CHANNEL;
 8004fe8:	4b1a      	ldr	r3, [pc, #104]	; (8005054 <SM_Init+0xbc>)
 8004fea:	2201      	movs	r2, #1
 8004fec:	701a      	strb	r2, [r3, #0]
	SyncChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8004fee:	4b15      	ldr	r3, [pc, #84]	; (8005044 <SM_Init+0xac>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4a18      	ldr	r2, [pc, #96]	; (8005054 <SM_Init+0xbc>)
 8004ff4:	6053      	str	r3, [r2, #4]
	SyncChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8004ff6:	4b17      	ldr	r3, [pc, #92]	; (8005054 <SM_Init+0xbc>)
 8004ff8:	4a12      	ldr	r2, [pc, #72]	; (8005044 <SM_Init+0xac>)
 8004ffa:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004ffe:	2300      	movs	r3, #0
 8005000:	603b      	str	r3, [r7, #0]
 8005002:	e00b      	b.n	800501c <SM_Init+0x84>
		SyncChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005004:	4a10      	ldr	r2, [pc, #64]	; (8005048 <SM_Init+0xb0>)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800500c:	4911      	ldr	r1, [pc, #68]	; (8005054 <SM_Init+0xbc>)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	3302      	adds	r3, #2
 8005012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	3301      	adds	r3, #1
 800501a:	603b      	str	r3, [r7, #0]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	2b77      	cmp	r3, #119	; 0x77
 8005020:	ddf0      	ble.n	8005004 <SM_Init+0x6c>

	SyncChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005022:	4b0c      	ldr	r3, [pc, #48]	; (8005054 <SM_Init+0xbc>)
 8005024:	4a09      	ldr	r2, [pc, #36]	; (800504c <SM_Init+0xb4>)
 8005026:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SyncChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 800502a:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <SM_Init+0xbc>)
 800502c:	4a08      	ldr	r2, [pc, #32]	; (8005050 <SM_Init+0xb8>)
 800502e:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	2000213c 	.word	0x2000213c
 8005044:	200001a0 	.word	0x200001a0
 8005048:	2000157c 	.word	0x2000157c
 800504c:	20000bac 	.word	0x20000bac
 8005050:	200001d3 	.word	0x200001d3
 8005054:	20001f48 	.word	0x20001f48

08005058 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	4603      	mov	r3, r0
 8005060:	71fb      	strb	r3, [r7, #7]
	if(!pChannel)
 8005062:	79fb      	ldrb	r3, [r7, #7]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8005068:	4b04      	ldr	r3, [pc, #16]	; (800507c <SM_GetOutputChannel+0x24>)
 800506a:	e000      	b.n	800506e <SM_GetOutputChannel+0x16>
	else
		return &SyncChannel;
 800506c:	4b04      	ldr	r3, [pc, #16]	; (8005080 <SM_GetOutputChannel+0x28>)
}
 800506e:	4618      	mov	r0, r3
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	2000213c 	.word	0x2000213c
 8005080:	20001f48 	.word	0x20001f48

08005084 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d008      	beq.n	80050a6 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8005094:	4b08      	ldr	r3, [pc, #32]	; (80050b8 <SM_GetEncoderValue+0x34>)
 8005096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005098:	b29a      	uxth	r2, r3
 800509a:	4b07      	ldr	r3, [pc, #28]	; (80050b8 <SM_GetEncoderValue+0x34>)
 800509c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509e:	b29b      	uxth	r3, r3
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	e002      	b.n	80050ac <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 80050a6:	4b04      	ldr	r3, [pc, #16]	; (80050b8 <SM_GetEncoderValue+0x34>)
 80050a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050aa:	b29b      	uxth	r3, r3
	}
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr
 80050b8:	40012c00 	.word	0x40012c00

080050bc <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 80050c2:	4b1d      	ldr	r3, [pc, #116]	; (8005138 <SM_GetOutputInHertz+0x7c>)
 80050c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d103      	bne.n	80050d2 <SM_GetOutputInHertz+0x16>
 80050ca:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80050ce:	60bb      	str	r3, [r7, #8]
 80050d0:	e007      	b.n	80050e2 <SM_GetOutputInHertz+0x26>
 80050d2:	4b19      	ldr	r3, [pc, #100]	; (8005138 <SM_GetOutputInHertz+0x7c>)
 80050d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d6:	ee07 3a90 	vmov	s15, r3
 80050da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050de:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80050e2:	4b15      	ldr	r3, [pc, #84]	; (8005138 <SM_GetOutputInHertz+0x7c>)
 80050e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d103      	bne.n	80050f2 <SM_GetOutputInHertz+0x36>
 80050ea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80050ee:	607b      	str	r3, [r7, #4]
 80050f0:	e007      	b.n	8005102 <SM_GetOutputInHertz+0x46>
 80050f2:	4b11      	ldr	r3, [pc, #68]	; (8005138 <SM_GetOutputInHertz+0x7c>)
 80050f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f6:	ee07 3a90 	vmov	s15, r3
 80050fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050fe:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 8005102:	ed97 7a02 	vldr	s14, [r7, #8]
 8005106:	edd7 7a01 	vldr	s15, [r7, #4]
 800510a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800510e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800513c <SM_GetOutputInHertz+0x80>
 8005112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005116:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 800511a:	edd7 7a03 	vldr	s15, [r7, #12]
 800511e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005140 <SM_GetOutputInHertz+0x84>
 8005122:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005126:	eef0 7a66 	vmov.f32	s15, s13
}
 800512a:	eeb0 0a67 	vmov.f32	s0, s15
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr
 8005138:	40013400 	.word	0x40013400
 800513c:	4d2037a0 	.word	0x4d2037a0
 8005140:	42f00000 	.word	0x42f00000

08005144 <VPP_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSignal(eAmpSettings_t pPresetEnum)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	4603      	mov	r3, r0
 800514c:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 800514e:	79fa      	ldrb	r2, [r7, #7]
 8005150:	4613      	mov	r3, r2
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	1a9b      	subs	r3, r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4a10      	ldr	r2, [pc, #64]	; (800519c <VPP_ApplyPresetToSignal+0x58>)
 800515a:	4413      	add	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 800515e:	2000      	movs	r0, #0
 8005160:	f7ff ff7a 	bl	8005058 <SM_GetOutputChannel>
 8005164:	4602      	mov	r2, r0
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	7a1b      	ldrb	r3, [r3, #8]
 8005170:	4618      	mov	r0, r3
 8005172:	f7ff fdad 	bl	8004cd0 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	edd3 7a04 	vldr	s15, [r3, #16]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	ed93 7a05 	vldr	s14, [r3, #20]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8b1b      	ldrh	r3, [r3, #24]
 8005186:	4618      	mov	r0, r3
 8005188:	eef0 0a47 	vmov.f32	s1, s14
 800518c:	eeb0 0a67 	vmov.f32	s0, s15
 8005190:	f000 f834 	bl	80051fc <_ProcessSignalDataTable>


}
 8005194:	bf00      	nop
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	200001f0 	.word	0x200001f0

080051a0 <VPP_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSync(eAmpSettings_t pPresetEnum)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	4603      	mov	r3, r0
 80051a8:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 80051aa:	79fa      	ldrb	r2, [r7, #7]
 80051ac:	4613      	mov	r3, r2
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	1a9b      	subs	r3, r3, r2
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	4a10      	ldr	r2, [pc, #64]	; (80051f8 <VPP_ApplyPresetToSync+0x58>)
 80051b6:	4413      	add	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile = pNextEncPreset;
 80051ba:	2001      	movs	r0, #1
 80051bc:	f7ff ff4c 	bl	8005058 <SM_GetOutputChannel>
 80051c0:	4602      	mov	r2, r0
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	GO_ApplyPresetToSync(pNextEncPreset->gain_preset);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	7a1b      	ldrb	r3, [r3, #8]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff fe31 	bl	8004e34 <GO_ApplyPresetToSync>

	// Apply the next amplitude setting to the SyncChannel object
	_ProcessSyncDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	ed93 7a05 	vldr	s14, [r3, #20]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8b1b      	ldrh	r3, [r3, #24]
 80051e2:	4618      	mov	r0, r3
 80051e4:	eef0 0a47 	vmov.f32	s1, s14
 80051e8:	eeb0 0a67 	vmov.f32	s0, s15
 80051ec:	f000 f884 	bl	80052f8 <_ProcessSyncDataTable>



}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	200001f0 	.word	0x200001f0

080051fc <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b088      	sub	sp, #32
 8005200:	af00      	add	r7, sp, #0
 8005202:	ed87 0a03 	vstr	s0, [r7, #12]
 8005206:	edc7 0a02 	vstr	s1, [r7, #8]
 800520a:	4603      	mov	r3, r0
 800520c:	80fb      	strh	r3, [r7, #6]
	// copy refer lookup datat table from SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800520e:	2300      	movs	r3, #0
 8005210:	61fb      	str	r3, [r7, #28]
 8005212:	e00f      	b.n	8005234 <_ProcessSignalDataTable+0x38>
	{
		tmpDataTable[i] = SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data[i];
 8005214:	2000      	movs	r0, #0
 8005216:	f7ff ff1f 	bl	8005058 <SM_GetOutputChannel>
 800521a:	4603      	mov	r3, r0
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	4933      	ldr	r1, [pc, #204]	; (80052f4 <_ProcessSignalDataTable+0xf8>)
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	3301      	adds	r3, #1
 8005232:	61fb      	str	r3, [r7, #28]
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	2b77      	cmp	r3, #119	; 0x77
 8005238:	ddec      	ble.n	8005214 <_ProcessSignalDataTable+0x18>
	}

	// calculate positive offset coefficient from encoder position
	float pos_offset_coeff = 1;
 800523a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800523e:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 8005240:	88fb      	ldrh	r3, [r7, #6]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d008      	beq.n	8005258 <_ProcessSignalDataTable+0x5c>
	{
		pos_offset_coeff = (_encoder_value/4);
 8005246:	88fb      	ldrh	r3, [r7, #6]
 8005248:	089b      	lsrs	r3, r3, #2
 800524a:	b29b      	uxth	r3, r3
 800524c:	ee07 3a90 	vmov	s15, r3
 8005250:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005254:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// adjust amplitude and offset of lookup table copy
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005258:	2300      	movs	r3, #0
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	e02e      	b.n	80052bc <_ProcessSignalDataTable+0xc0>
	{
		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 800525e:	4a25      	ldr	r2, [pc, #148]	; (80052f4 <_ProcessSignalDataTable+0xf8>)
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005266:	ee07 3a90 	vmov	s15, r3
 800526a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800526e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800527a:	ee17 1a90 	vmov	r1, s15
 800527e:	4a1d      	ldr	r2, [pc, #116]	; (80052f4 <_ProcessSignalDataTable+0xf8>)
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8005286:	4a1b      	ldr	r2, [pc, #108]	; (80052f4 <_ProcessSignalDataTable+0xf8>)
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800528e:	ee07 3a90 	vmov	s15, r3
 8005292:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005296:	edd7 7a06 	vldr	s15, [r7, #24]
 800529a:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800529e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80052a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052aa:	ee17 1a90 	vmov	r1, s15
 80052ae:	4a11      	ldr	r2, [pc, #68]	; (80052f4 <_ProcessSignalDataTable+0xf8>)
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	3301      	adds	r3, #1
 80052ba:	617b      	str	r3, [r7, #20]
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	2b77      	cmp	r3, #119	; 0x77
 80052c0:	ddcd      	ble.n	800525e <_ProcessSignalDataTable+0x62>
	}

	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80052c2:	2300      	movs	r3, #0
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	e00e      	b.n	80052e6 <_ProcessSignalDataTable+0xea>
	{
		SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 80052c8:	2000      	movs	r0, #0
 80052ca:	f7ff fec5 	bl	8005058 <SM_GetOutputChannel>
 80052ce:	4601      	mov	r1, r0
 80052d0:	4a08      	ldr	r2, [pc, #32]	; (80052f4 <_ProcessSignalDataTable+0xf8>)
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	3302      	adds	r3, #2
 80052dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	3301      	adds	r3, #1
 80052e4:	613b      	str	r3, [r7, #16]
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b77      	cmp	r3, #119	; 0x77
 80052ea:	dded      	ble.n	80052c8 <_ProcessSignalDataTable+0xcc>
	}
}
 80052ec:	bf00      	nop
 80052ee:	3720      	adds	r7, #32
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	20002330 	.word	0x20002330

080052f8 <_ProcessSyncDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSyncDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b088      	sub	sp, #32
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8005302:	edc7 0a02 	vstr	s1, [r7, #8]
 8005306:	4603      	mov	r3, r0
 8005308:	80fb      	strh	r3, [r7, #6]
	// copy refer lookup datat table from SyncChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800530a:	2300      	movs	r3, #0
 800530c:	61fb      	str	r3, [r7, #28]
 800530e:	e00f      	b.n	8005330 <_ProcessSyncDataTable+0x38>
	{
		tmpDataTable[i] = SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data[i];
 8005310:	2001      	movs	r0, #1
 8005312:	f7ff fea1 	bl	8005058 <SM_GetOutputChannel>
 8005316:	4603      	mov	r3, r0
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	4933      	ldr	r1, [pc, #204]	; (80053f0 <_ProcessSyncDataTable+0xf8>)
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	3301      	adds	r3, #1
 800532e:	61fb      	str	r3, [r7, #28]
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	2b77      	cmp	r3, #119	; 0x77
 8005334:	ddec      	ble.n	8005310 <_ProcessSyncDataTable+0x18>
	}

	// calculate positive offset coefficient from encoder position
	float pos_offset_coeff = 1;
 8005336:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800533a:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 800533c:	88fb      	ldrh	r3, [r7, #6]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <_ProcessSyncDataTable+0x5c>
	{
		pos_offset_coeff = (_encoder_value/4);
 8005342:	88fb      	ldrh	r3, [r7, #6]
 8005344:	089b      	lsrs	r3, r3, #2
 8005346:	b29b      	uxth	r3, r3
 8005348:	ee07 3a90 	vmov	s15, r3
 800534c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005350:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// adjust amplitude and offset of lookup table copy
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005354:	2300      	movs	r3, #0
 8005356:	617b      	str	r3, [r7, #20]
 8005358:	e02e      	b.n	80053b8 <_ProcessSyncDataTable+0xc0>
	{

		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 800535a:	4a25      	ldr	r2, [pc, #148]	; (80053f0 <_ProcessSyncDataTable+0xf8>)
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005362:	ee07 3a90 	vmov	s15, r3
 8005366:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800536a:	edd7 7a03 	vldr	s15, [r7, #12]
 800536e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005376:	ee17 1a90 	vmov	r1, s15
 800537a:	4a1d      	ldr	r2, [pc, #116]	; (80053f0 <_ProcessSyncDataTable+0xf8>)
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8005382:	4a1b      	ldr	r2, [pc, #108]	; (80053f0 <_ProcessSyncDataTable+0xf8>)
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800538a:	ee07 3a90 	vmov	s15, r3
 800538e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005392:	edd7 7a06 	vldr	s15, [r7, #24]
 8005396:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800539a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800539e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053a6:	ee17 1a90 	vmov	r1, s15
 80053aa:	4a11      	ldr	r2, [pc, #68]	; (80053f0 <_ProcessSyncDataTable+0xf8>)
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	3301      	adds	r3, #1
 80053b6:	617b      	str	r3, [r7, #20]
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2b77      	cmp	r3, #119	; 0x77
 80053bc:	ddcd      	ble.n	800535a <_ProcessSyncDataTable+0x62>
	}

	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80053be:	2300      	movs	r3, #0
 80053c0:	613b      	str	r3, [r7, #16]
 80053c2:	e00e      	b.n	80053e2 <_ProcessSyncDataTable+0xea>
	{
		SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 80053c4:	2001      	movs	r0, #1
 80053c6:	f7ff fe47 	bl	8005058 <SM_GetOutputChannel>
 80053ca:	4601      	mov	r1, r0
 80053cc:	4a08      	ldr	r2, [pc, #32]	; (80053f0 <_ProcessSyncDataTable+0xf8>)
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	3302      	adds	r3, #2
 80053d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	3301      	adds	r3, #1
 80053e0:	613b      	str	r3, [r7, #16]
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	2b77      	cmp	r3, #119	; 0x77
 80053e6:	dded      	ble.n	80053c4 <_ProcessSyncDataTable+0xcc>
	}
}
 80053e8:	bf00      	nop
 80053ea:	3720      	adds	r7, #32
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	20002330 	.word	0x20002330

080053f4 <VPP_ModifySignalOutput>:

 *	@retval None
 *
 */
void VPP_ModifySignalOutput(uint16_t pEncoderValue)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 80053fe:	88fb      	ldrh	r3, [r7, #6]
 8005400:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8005404:	f200 849a 	bhi.w	8005d3c <VPP_ModifySignalOutput+0x948>
 8005408:	a201      	add	r2, pc, #4	; (adr r2, 8005410 <VPP_ModifySignalOutput+0x1c>)
 800540a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540e:	bf00      	nop
 8005410:	08005a2d 	.word	0x08005a2d
 8005414:	08005a2d 	.word	0x08005a2d
 8005418:	08005a2d 	.word	0x08005a2d
 800541c:	08005a35 	.word	0x08005a35
 8005420:	08005a35 	.word	0x08005a35
 8005424:	08005a35 	.word	0x08005a35
 8005428:	08005a35 	.word	0x08005a35
 800542c:	08005a3d 	.word	0x08005a3d
 8005430:	08005a3d 	.word	0x08005a3d
 8005434:	08005a3d 	.word	0x08005a3d
 8005438:	08005a3d 	.word	0x08005a3d
 800543c:	08005a45 	.word	0x08005a45
 8005440:	08005a45 	.word	0x08005a45
 8005444:	08005a45 	.word	0x08005a45
 8005448:	08005a45 	.word	0x08005a45
 800544c:	08005a4d 	.word	0x08005a4d
 8005450:	08005a4d 	.word	0x08005a4d
 8005454:	08005a4d 	.word	0x08005a4d
 8005458:	08005a4d 	.word	0x08005a4d
 800545c:	08005a55 	.word	0x08005a55
 8005460:	08005a55 	.word	0x08005a55
 8005464:	08005a55 	.word	0x08005a55
 8005468:	08005a55 	.word	0x08005a55
 800546c:	08005a5d 	.word	0x08005a5d
 8005470:	08005a5d 	.word	0x08005a5d
 8005474:	08005a5d 	.word	0x08005a5d
 8005478:	08005a5d 	.word	0x08005a5d
 800547c:	08005a65 	.word	0x08005a65
 8005480:	08005a65 	.word	0x08005a65
 8005484:	08005a65 	.word	0x08005a65
 8005488:	08005a65 	.word	0x08005a65
 800548c:	08005a6d 	.word	0x08005a6d
 8005490:	08005a6d 	.word	0x08005a6d
 8005494:	08005a6d 	.word	0x08005a6d
 8005498:	08005a6d 	.word	0x08005a6d
 800549c:	08005a75 	.word	0x08005a75
 80054a0:	08005a75 	.word	0x08005a75
 80054a4:	08005a75 	.word	0x08005a75
 80054a8:	08005a75 	.word	0x08005a75
 80054ac:	08005a7d 	.word	0x08005a7d
 80054b0:	08005a7d 	.word	0x08005a7d
 80054b4:	08005a7d 	.word	0x08005a7d
 80054b8:	08005a7d 	.word	0x08005a7d
 80054bc:	08005a85 	.word	0x08005a85
 80054c0:	08005a85 	.word	0x08005a85
 80054c4:	08005a85 	.word	0x08005a85
 80054c8:	08005a85 	.word	0x08005a85
 80054cc:	08005a8d 	.word	0x08005a8d
 80054d0:	08005a8d 	.word	0x08005a8d
 80054d4:	08005a8d 	.word	0x08005a8d
 80054d8:	08005a8d 	.word	0x08005a8d
 80054dc:	08005a95 	.word	0x08005a95
 80054e0:	08005a95 	.word	0x08005a95
 80054e4:	08005a95 	.word	0x08005a95
 80054e8:	08005a95 	.word	0x08005a95
 80054ec:	08005a9d 	.word	0x08005a9d
 80054f0:	08005a9d 	.word	0x08005a9d
 80054f4:	08005a9d 	.word	0x08005a9d
 80054f8:	08005a9d 	.word	0x08005a9d
 80054fc:	08005aa5 	.word	0x08005aa5
 8005500:	08005aa5 	.word	0x08005aa5
 8005504:	08005aa5 	.word	0x08005aa5
 8005508:	08005aa5 	.word	0x08005aa5
 800550c:	08005aad 	.word	0x08005aad
 8005510:	08005aad 	.word	0x08005aad
 8005514:	08005aad 	.word	0x08005aad
 8005518:	08005aad 	.word	0x08005aad
 800551c:	08005ab5 	.word	0x08005ab5
 8005520:	08005ab5 	.word	0x08005ab5
 8005524:	08005ab5 	.word	0x08005ab5
 8005528:	08005ab5 	.word	0x08005ab5
 800552c:	08005abd 	.word	0x08005abd
 8005530:	08005abd 	.word	0x08005abd
 8005534:	08005abd 	.word	0x08005abd
 8005538:	08005abd 	.word	0x08005abd
 800553c:	08005ac5 	.word	0x08005ac5
 8005540:	08005ac5 	.word	0x08005ac5
 8005544:	08005ac5 	.word	0x08005ac5
 8005548:	08005ac5 	.word	0x08005ac5
 800554c:	08005acd 	.word	0x08005acd
 8005550:	08005acd 	.word	0x08005acd
 8005554:	08005acd 	.word	0x08005acd
 8005558:	08005acd 	.word	0x08005acd
 800555c:	08005ad5 	.word	0x08005ad5
 8005560:	08005ad5 	.word	0x08005ad5
 8005564:	08005ad5 	.word	0x08005ad5
 8005568:	08005ad5 	.word	0x08005ad5
 800556c:	08005add 	.word	0x08005add
 8005570:	08005add 	.word	0x08005add
 8005574:	08005add 	.word	0x08005add
 8005578:	08005add 	.word	0x08005add
 800557c:	08005ae5 	.word	0x08005ae5
 8005580:	08005ae5 	.word	0x08005ae5
 8005584:	08005ae5 	.word	0x08005ae5
 8005588:	08005ae5 	.word	0x08005ae5
 800558c:	08005aed 	.word	0x08005aed
 8005590:	08005aed 	.word	0x08005aed
 8005594:	08005aed 	.word	0x08005aed
 8005598:	08005aed 	.word	0x08005aed
 800559c:	08005af5 	.word	0x08005af5
 80055a0:	08005af5 	.word	0x08005af5
 80055a4:	08005af5 	.word	0x08005af5
 80055a8:	08005af5 	.word	0x08005af5
 80055ac:	08005afd 	.word	0x08005afd
 80055b0:	08005afd 	.word	0x08005afd
 80055b4:	08005afd 	.word	0x08005afd
 80055b8:	08005afd 	.word	0x08005afd
 80055bc:	08005b05 	.word	0x08005b05
 80055c0:	08005b05 	.word	0x08005b05
 80055c4:	08005b05 	.word	0x08005b05
 80055c8:	08005b05 	.word	0x08005b05
 80055cc:	08005b0d 	.word	0x08005b0d
 80055d0:	08005b0d 	.word	0x08005b0d
 80055d4:	08005b0d 	.word	0x08005b0d
 80055d8:	08005b0d 	.word	0x08005b0d
 80055dc:	08005b15 	.word	0x08005b15
 80055e0:	08005b15 	.word	0x08005b15
 80055e4:	08005b15 	.word	0x08005b15
 80055e8:	08005b15 	.word	0x08005b15
 80055ec:	08005b1d 	.word	0x08005b1d
 80055f0:	08005b1d 	.word	0x08005b1d
 80055f4:	08005b1d 	.word	0x08005b1d
 80055f8:	08005b1d 	.word	0x08005b1d
 80055fc:	08005b25 	.word	0x08005b25
 8005600:	08005b25 	.word	0x08005b25
 8005604:	08005b25 	.word	0x08005b25
 8005608:	08005b25 	.word	0x08005b25
 800560c:	08005b2d 	.word	0x08005b2d
 8005610:	08005b2d 	.word	0x08005b2d
 8005614:	08005b2d 	.word	0x08005b2d
 8005618:	08005b2d 	.word	0x08005b2d
 800561c:	08005b35 	.word	0x08005b35
 8005620:	08005b35 	.word	0x08005b35
 8005624:	08005b35 	.word	0x08005b35
 8005628:	08005b35 	.word	0x08005b35
 800562c:	08005b3d 	.word	0x08005b3d
 8005630:	08005b3d 	.word	0x08005b3d
 8005634:	08005b3d 	.word	0x08005b3d
 8005638:	08005b3d 	.word	0x08005b3d
 800563c:	08005b45 	.word	0x08005b45
 8005640:	08005b45 	.word	0x08005b45
 8005644:	08005b45 	.word	0x08005b45
 8005648:	08005b45 	.word	0x08005b45
 800564c:	08005b4d 	.word	0x08005b4d
 8005650:	08005b4d 	.word	0x08005b4d
 8005654:	08005b4d 	.word	0x08005b4d
 8005658:	08005b4d 	.word	0x08005b4d
 800565c:	08005b55 	.word	0x08005b55
 8005660:	08005b55 	.word	0x08005b55
 8005664:	08005b55 	.word	0x08005b55
 8005668:	08005b55 	.word	0x08005b55
 800566c:	08005b5d 	.word	0x08005b5d
 8005670:	08005b5d 	.word	0x08005b5d
 8005674:	08005b5d 	.word	0x08005b5d
 8005678:	08005b5d 	.word	0x08005b5d
 800567c:	08005b65 	.word	0x08005b65
 8005680:	08005b65 	.word	0x08005b65
 8005684:	08005b65 	.word	0x08005b65
 8005688:	08005b65 	.word	0x08005b65
 800568c:	08005b6d 	.word	0x08005b6d
 8005690:	08005b6d 	.word	0x08005b6d
 8005694:	08005b6d 	.word	0x08005b6d
 8005698:	08005b6d 	.word	0x08005b6d
 800569c:	08005b75 	.word	0x08005b75
 80056a0:	08005b75 	.word	0x08005b75
 80056a4:	08005b75 	.word	0x08005b75
 80056a8:	08005b75 	.word	0x08005b75
 80056ac:	08005b7d 	.word	0x08005b7d
 80056b0:	08005b7d 	.word	0x08005b7d
 80056b4:	08005b7d 	.word	0x08005b7d
 80056b8:	08005b7d 	.word	0x08005b7d
 80056bc:	08005b85 	.word	0x08005b85
 80056c0:	08005b85 	.word	0x08005b85
 80056c4:	08005b85 	.word	0x08005b85
 80056c8:	08005b85 	.word	0x08005b85
 80056cc:	08005b8d 	.word	0x08005b8d
 80056d0:	08005b8d 	.word	0x08005b8d
 80056d4:	08005b8d 	.word	0x08005b8d
 80056d8:	08005b8d 	.word	0x08005b8d
 80056dc:	08005b95 	.word	0x08005b95
 80056e0:	08005b95 	.word	0x08005b95
 80056e4:	08005b95 	.word	0x08005b95
 80056e8:	08005b95 	.word	0x08005b95
 80056ec:	08005b9d 	.word	0x08005b9d
 80056f0:	08005b9d 	.word	0x08005b9d
 80056f4:	08005b9d 	.word	0x08005b9d
 80056f8:	08005b9d 	.word	0x08005b9d
 80056fc:	08005ba5 	.word	0x08005ba5
 8005700:	08005ba5 	.word	0x08005ba5
 8005704:	08005ba5 	.word	0x08005ba5
 8005708:	08005ba5 	.word	0x08005ba5
 800570c:	08005bad 	.word	0x08005bad
 8005710:	08005bad 	.word	0x08005bad
 8005714:	08005bad 	.word	0x08005bad
 8005718:	08005bad 	.word	0x08005bad
 800571c:	08005bb5 	.word	0x08005bb5
 8005720:	08005bb5 	.word	0x08005bb5
 8005724:	08005bb5 	.word	0x08005bb5
 8005728:	08005bb5 	.word	0x08005bb5
 800572c:	08005bbd 	.word	0x08005bbd
 8005730:	08005bbd 	.word	0x08005bbd
 8005734:	08005bbd 	.word	0x08005bbd
 8005738:	08005bbd 	.word	0x08005bbd
 800573c:	08005bc5 	.word	0x08005bc5
 8005740:	08005bc5 	.word	0x08005bc5
 8005744:	08005bc5 	.word	0x08005bc5
 8005748:	08005bc5 	.word	0x08005bc5
 800574c:	08005bcd 	.word	0x08005bcd
 8005750:	08005bcd 	.word	0x08005bcd
 8005754:	08005bcd 	.word	0x08005bcd
 8005758:	08005bcd 	.word	0x08005bcd
 800575c:	08005bd5 	.word	0x08005bd5
 8005760:	08005bd5 	.word	0x08005bd5
 8005764:	08005bd5 	.word	0x08005bd5
 8005768:	08005bd5 	.word	0x08005bd5
 800576c:	08005bdd 	.word	0x08005bdd
 8005770:	08005bdd 	.word	0x08005bdd
 8005774:	08005bdd 	.word	0x08005bdd
 8005778:	08005bdd 	.word	0x08005bdd
 800577c:	08005be5 	.word	0x08005be5
 8005780:	08005be5 	.word	0x08005be5
 8005784:	08005be5 	.word	0x08005be5
 8005788:	08005be5 	.word	0x08005be5
 800578c:	08005bed 	.word	0x08005bed
 8005790:	08005bed 	.word	0x08005bed
 8005794:	08005bed 	.word	0x08005bed
 8005798:	08005bed 	.word	0x08005bed
 800579c:	08005bf5 	.word	0x08005bf5
 80057a0:	08005bf5 	.word	0x08005bf5
 80057a4:	08005bf5 	.word	0x08005bf5
 80057a8:	08005bf5 	.word	0x08005bf5
 80057ac:	08005bfd 	.word	0x08005bfd
 80057b0:	08005bfd 	.word	0x08005bfd
 80057b4:	08005bfd 	.word	0x08005bfd
 80057b8:	08005bfd 	.word	0x08005bfd
 80057bc:	08005c05 	.word	0x08005c05
 80057c0:	08005c05 	.word	0x08005c05
 80057c4:	08005c05 	.word	0x08005c05
 80057c8:	08005c05 	.word	0x08005c05
 80057cc:	08005c0d 	.word	0x08005c0d
 80057d0:	08005c0d 	.word	0x08005c0d
 80057d4:	08005c0d 	.word	0x08005c0d
 80057d8:	08005c0d 	.word	0x08005c0d
 80057dc:	08005c15 	.word	0x08005c15
 80057e0:	08005c15 	.word	0x08005c15
 80057e4:	08005c15 	.word	0x08005c15
 80057e8:	08005c15 	.word	0x08005c15
 80057ec:	08005c1d 	.word	0x08005c1d
 80057f0:	08005c1d 	.word	0x08005c1d
 80057f4:	08005c1d 	.word	0x08005c1d
 80057f8:	08005c1d 	.word	0x08005c1d
 80057fc:	08005c25 	.word	0x08005c25
 8005800:	08005c25 	.word	0x08005c25
 8005804:	08005c25 	.word	0x08005c25
 8005808:	08005c25 	.word	0x08005c25
 800580c:	08005c2d 	.word	0x08005c2d
 8005810:	08005c2d 	.word	0x08005c2d
 8005814:	08005c2d 	.word	0x08005c2d
 8005818:	08005c2d 	.word	0x08005c2d
 800581c:	08005c35 	.word	0x08005c35
 8005820:	08005c35 	.word	0x08005c35
 8005824:	08005c35 	.word	0x08005c35
 8005828:	08005c35 	.word	0x08005c35
 800582c:	08005c3d 	.word	0x08005c3d
 8005830:	08005c3d 	.word	0x08005c3d
 8005834:	08005c3d 	.word	0x08005c3d
 8005838:	08005c3d 	.word	0x08005c3d
 800583c:	08005c45 	.word	0x08005c45
 8005840:	08005c45 	.word	0x08005c45
 8005844:	08005c45 	.word	0x08005c45
 8005848:	08005c45 	.word	0x08005c45
 800584c:	08005c4d 	.word	0x08005c4d
 8005850:	08005c4d 	.word	0x08005c4d
 8005854:	08005c4d 	.word	0x08005c4d
 8005858:	08005c4d 	.word	0x08005c4d
 800585c:	08005c55 	.word	0x08005c55
 8005860:	08005c55 	.word	0x08005c55
 8005864:	08005c55 	.word	0x08005c55
 8005868:	08005c55 	.word	0x08005c55
 800586c:	08005c5d 	.word	0x08005c5d
 8005870:	08005c5d 	.word	0x08005c5d
 8005874:	08005c5d 	.word	0x08005c5d
 8005878:	08005c5d 	.word	0x08005c5d
 800587c:	08005c65 	.word	0x08005c65
 8005880:	08005c65 	.word	0x08005c65
 8005884:	08005c65 	.word	0x08005c65
 8005888:	08005c65 	.word	0x08005c65
 800588c:	08005c6d 	.word	0x08005c6d
 8005890:	08005c6d 	.word	0x08005c6d
 8005894:	08005c6d 	.word	0x08005c6d
 8005898:	08005c6d 	.word	0x08005c6d
 800589c:	08005c75 	.word	0x08005c75
 80058a0:	08005c75 	.word	0x08005c75
 80058a4:	08005c75 	.word	0x08005c75
 80058a8:	08005c75 	.word	0x08005c75
 80058ac:	08005c7d 	.word	0x08005c7d
 80058b0:	08005c7d 	.word	0x08005c7d
 80058b4:	08005c7d 	.word	0x08005c7d
 80058b8:	08005c7d 	.word	0x08005c7d
 80058bc:	08005c85 	.word	0x08005c85
 80058c0:	08005c85 	.word	0x08005c85
 80058c4:	08005c85 	.word	0x08005c85
 80058c8:	08005c85 	.word	0x08005c85
 80058cc:	08005c8d 	.word	0x08005c8d
 80058d0:	08005c8d 	.word	0x08005c8d
 80058d4:	08005c8d 	.word	0x08005c8d
 80058d8:	08005c8d 	.word	0x08005c8d
 80058dc:	08005c95 	.word	0x08005c95
 80058e0:	08005c95 	.word	0x08005c95
 80058e4:	08005c95 	.word	0x08005c95
 80058e8:	08005c95 	.word	0x08005c95
 80058ec:	08005c9d 	.word	0x08005c9d
 80058f0:	08005c9d 	.word	0x08005c9d
 80058f4:	08005c9d 	.word	0x08005c9d
 80058f8:	08005c9d 	.word	0x08005c9d
 80058fc:	08005ca5 	.word	0x08005ca5
 8005900:	08005ca5 	.word	0x08005ca5
 8005904:	08005ca5 	.word	0x08005ca5
 8005908:	08005ca5 	.word	0x08005ca5
 800590c:	08005cad 	.word	0x08005cad
 8005910:	08005cad 	.word	0x08005cad
 8005914:	08005cad 	.word	0x08005cad
 8005918:	08005cad 	.word	0x08005cad
 800591c:	08005cb5 	.word	0x08005cb5
 8005920:	08005cb5 	.word	0x08005cb5
 8005924:	08005cb5 	.word	0x08005cb5
 8005928:	08005cb5 	.word	0x08005cb5
 800592c:	08005cbd 	.word	0x08005cbd
 8005930:	08005cbd 	.word	0x08005cbd
 8005934:	08005cbd 	.word	0x08005cbd
 8005938:	08005cbd 	.word	0x08005cbd
 800593c:	08005cc5 	.word	0x08005cc5
 8005940:	08005cc5 	.word	0x08005cc5
 8005944:	08005cc5 	.word	0x08005cc5
 8005948:	08005cc5 	.word	0x08005cc5
 800594c:	08005ccd 	.word	0x08005ccd
 8005950:	08005ccd 	.word	0x08005ccd
 8005954:	08005ccd 	.word	0x08005ccd
 8005958:	08005ccd 	.word	0x08005ccd
 800595c:	08005cd5 	.word	0x08005cd5
 8005960:	08005cd5 	.word	0x08005cd5
 8005964:	08005cd5 	.word	0x08005cd5
 8005968:	08005cd5 	.word	0x08005cd5
 800596c:	08005cdd 	.word	0x08005cdd
 8005970:	08005cdd 	.word	0x08005cdd
 8005974:	08005cdd 	.word	0x08005cdd
 8005978:	08005cdd 	.word	0x08005cdd
 800597c:	08005ce5 	.word	0x08005ce5
 8005980:	08005ce5 	.word	0x08005ce5
 8005984:	08005ce5 	.word	0x08005ce5
 8005988:	08005ce5 	.word	0x08005ce5
 800598c:	08005ced 	.word	0x08005ced
 8005990:	08005ced 	.word	0x08005ced
 8005994:	08005ced 	.word	0x08005ced
 8005998:	08005ced 	.word	0x08005ced
 800599c:	08005cf5 	.word	0x08005cf5
 80059a0:	08005cf5 	.word	0x08005cf5
 80059a4:	08005cf5 	.word	0x08005cf5
 80059a8:	08005cf5 	.word	0x08005cf5
 80059ac:	08005cfd 	.word	0x08005cfd
 80059b0:	08005cfd 	.word	0x08005cfd
 80059b4:	08005cfd 	.word	0x08005cfd
 80059b8:	08005cfd 	.word	0x08005cfd
 80059bc:	08005d05 	.word	0x08005d05
 80059c0:	08005d05 	.word	0x08005d05
 80059c4:	08005d05 	.word	0x08005d05
 80059c8:	08005d05 	.word	0x08005d05
 80059cc:	08005d0d 	.word	0x08005d0d
 80059d0:	08005d0d 	.word	0x08005d0d
 80059d4:	08005d0d 	.word	0x08005d0d
 80059d8:	08005d0d 	.word	0x08005d0d
 80059dc:	08005d15 	.word	0x08005d15
 80059e0:	08005d15 	.word	0x08005d15
 80059e4:	08005d15 	.word	0x08005d15
 80059e8:	08005d15 	.word	0x08005d15
 80059ec:	08005d1d 	.word	0x08005d1d
 80059f0:	08005d1d 	.word	0x08005d1d
 80059f4:	08005d1d 	.word	0x08005d1d
 80059f8:	08005d1d 	.word	0x08005d1d
 80059fc:	08005d25 	.word	0x08005d25
 8005a00:	08005d25 	.word	0x08005d25
 8005a04:	08005d25 	.word	0x08005d25
 8005a08:	08005d25 	.word	0x08005d25
 8005a0c:	08005d2d 	.word	0x08005d2d
 8005a10:	08005d2d 	.word	0x08005d2d
 8005a14:	08005d2d 	.word	0x08005d2d
 8005a18:	08005d2d 	.word	0x08005d2d
 8005a1c:	08005d35 	.word	0x08005d35
 8005a20:	08005d35 	.word	0x08005d35
 8005a24:	08005d35 	.word	0x08005d35
 8005a28:	08005d35 	.word	0x08005d35
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSignal( VPP01 );
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	f7ff fb89 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a32:	e184      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSignal( VPP02	);
 8005a34:	2001      	movs	r0, #1
 8005a36:	f7ff fb85 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a3a:	e180      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSignal( VPP03	);
 8005a3c:	2002      	movs	r0, #2
 8005a3e:	f7ff fb81 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a42:	e17c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSignal( VPP04	);
 8005a44:	2003      	movs	r0, #3
 8005a46:	f7ff fb7d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a4a:	e178      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSignal( VPP05	);
 8005a4c:	2004      	movs	r0, #4
 8005a4e:	f7ff fb79 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a52:	e174      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSignal( VPP06	);
 8005a54:	2005      	movs	r0, #5
 8005a56:	f7ff fb75 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a5a:	e170      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSignal( VPP07	);
 8005a5c:	2006      	movs	r0, #6
 8005a5e:	f7ff fb71 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a62:	e16c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSignal( VPP08	);
 8005a64:	2007      	movs	r0, #7
 8005a66:	f7ff fb6d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a6a:	e168      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSignal( VPP09	);
 8005a6c:	2008      	movs	r0, #8
 8005a6e:	f7ff fb69 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a72:	e164      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSignal( VPP10	);
 8005a74:	2009      	movs	r0, #9
 8005a76:	f7ff fb65 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a7a:	e160      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSignal( VPP11	);
 8005a7c:	200a      	movs	r0, #10
 8005a7e:	f7ff fb61 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a82:	e15c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSignal( VPP12	);
 8005a84:	200b      	movs	r0, #11
 8005a86:	f7ff fb5d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a8a:	e158      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSignal( VPP13	);
 8005a8c:	200c      	movs	r0, #12
 8005a8e:	f7ff fb59 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a92:	e154      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSignal( VPP14	);
 8005a94:	200d      	movs	r0, #13
 8005a96:	f7ff fb55 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005a9a:	e150      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSignal( VPP15	);
 8005a9c:	200e      	movs	r0, #14
 8005a9e:	f7ff fb51 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005aa2:	e14c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSignal( VPP16	);
 8005aa4:	200f      	movs	r0, #15
 8005aa6:	f7ff fb4d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005aaa:	e148      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSignal( VPP17	);
 8005aac:	2010      	movs	r0, #16
 8005aae:	f7ff fb49 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ab2:	e144      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSignal( VPP18	);
 8005ab4:	2011      	movs	r0, #17
 8005ab6:	f7ff fb45 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005aba:	e140      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSignal( VPP19	);
 8005abc:	2012      	movs	r0, #18
 8005abe:	f7ff fb41 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ac2:	e13c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSignal( VPP20	);
 8005ac4:	2013      	movs	r0, #19
 8005ac6:	f7ff fb3d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005aca:	e138      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSignal( VPP21	);
 8005acc:	2014      	movs	r0, #20
 8005ace:	f7ff fb39 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ad2:	e134      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSignal( VPP22	);
 8005ad4:	2015      	movs	r0, #21
 8005ad6:	f7ff fb35 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ada:	e130      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSignal( VPP23	);
 8005adc:	2016      	movs	r0, #22
 8005ade:	f7ff fb31 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ae2:	e12c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSignal( VPP24	);
 8005ae4:	2017      	movs	r0, #23
 8005ae6:	f7ff fb2d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005aea:	e128      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSignal( VPP25	);
 8005aec:	2018      	movs	r0, #24
 8005aee:	f7ff fb29 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005af2:	e124      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSignal( VPP26	);
 8005af4:	2019      	movs	r0, #25
 8005af6:	f7ff fb25 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005afa:	e120      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSignal( VPP27	);
 8005afc:	201a      	movs	r0, #26
 8005afe:	f7ff fb21 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b02:	e11c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSignal( VPP28	);
 8005b04:	201b      	movs	r0, #27
 8005b06:	f7ff fb1d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b0a:	e118      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSignal( VPP29	);
 8005b0c:	201c      	movs	r0, #28
 8005b0e:	f7ff fb19 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b12:	e114      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSignal( VPP30	);
 8005b14:	201d      	movs	r0, #29
 8005b16:	f7ff fb15 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b1a:	e110      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSignal( VPP31	);
 8005b1c:	201e      	movs	r0, #30
 8005b1e:	f7ff fb11 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b22:	e10c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSignal( VPP32	);
 8005b24:	201f      	movs	r0, #31
 8005b26:	f7ff fb0d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b2a:	e108      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSignal( VPP33	);
 8005b2c:	2020      	movs	r0, #32
 8005b2e:	f7ff fb09 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b32:	e104      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSignal( VPP34	);
 8005b34:	2021      	movs	r0, #33	; 0x21
 8005b36:	f7ff fb05 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b3a:	e100      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSignal( VPP35	);
 8005b3c:	2022      	movs	r0, #34	; 0x22
 8005b3e:	f7ff fb01 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b42:	e0fc      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSignal( VPP36	);
 8005b44:	2023      	movs	r0, #35	; 0x23
 8005b46:	f7ff fafd 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b4a:	e0f8      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSignal( VPP37	);
 8005b4c:	2024      	movs	r0, #36	; 0x24
 8005b4e:	f7ff faf9 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b52:	e0f4      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSignal( VPP38	);
 8005b54:	2025      	movs	r0, #37	; 0x25
 8005b56:	f7ff faf5 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b5a:	e0f0      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSignal( VPP39	);
 8005b5c:	2026      	movs	r0, #38	; 0x26
 8005b5e:	f7ff faf1 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b62:	e0ec      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSignal( VPP40	);
 8005b64:	2027      	movs	r0, #39	; 0x27
 8005b66:	f7ff faed 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b6a:	e0e8      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSignal( VPP41	);
 8005b6c:	2028      	movs	r0, #40	; 0x28
 8005b6e:	f7ff fae9 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b72:	e0e4      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSignal( VPP42	);
 8005b74:	2029      	movs	r0, #41	; 0x29
 8005b76:	f7ff fae5 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b7a:	e0e0      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSignal( VPP43	);
 8005b7c:	202a      	movs	r0, #42	; 0x2a
 8005b7e:	f7ff fae1 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b82:	e0dc      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSignal( VPP44	);
 8005b84:	202b      	movs	r0, #43	; 0x2b
 8005b86:	f7ff fadd 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b8a:	e0d8      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSignal( VPP45	);
 8005b8c:	202c      	movs	r0, #44	; 0x2c
 8005b8e:	f7ff fad9 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b92:	e0d4      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSignal( VPP46	);
 8005b94:	202d      	movs	r0, #45	; 0x2d
 8005b96:	f7ff fad5 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005b9a:	e0d0      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSignal( VPP47	);
 8005b9c:	202e      	movs	r0, #46	; 0x2e
 8005b9e:	f7ff fad1 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ba2:	e0cc      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSignal( VPP48	);
 8005ba4:	202f      	movs	r0, #47	; 0x2f
 8005ba6:	f7ff facd 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005baa:	e0c8      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSignal( VPP49	);
 8005bac:	2030      	movs	r0, #48	; 0x30
 8005bae:	f7ff fac9 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bb2:	e0c4      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSignal( VPP50	);
 8005bb4:	2031      	movs	r0, #49	; 0x31
 8005bb6:	f7ff fac5 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bba:	e0c0      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSignal( VPP51	);
 8005bbc:	2032      	movs	r0, #50	; 0x32
 8005bbe:	f7ff fac1 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bc2:	e0bc      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSignal( VPP52	);
 8005bc4:	2033      	movs	r0, #51	; 0x33
 8005bc6:	f7ff fabd 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bca:	e0b8      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSignal( VPP53	);
 8005bcc:	2034      	movs	r0, #52	; 0x34
 8005bce:	f7ff fab9 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bd2:	e0b4      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSignal( VPP54	);
 8005bd4:	2035      	movs	r0, #53	; 0x35
 8005bd6:	f7ff fab5 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bda:	e0b0      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSignal( VPP55	);
 8005bdc:	2036      	movs	r0, #54	; 0x36
 8005bde:	f7ff fab1 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005be2:	e0ac      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSignal( VPP56	);
 8005be4:	2037      	movs	r0, #55	; 0x37
 8005be6:	f7ff faad 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bea:	e0a8      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSignal( VPP57	);
 8005bec:	2038      	movs	r0, #56	; 0x38
 8005bee:	f7ff faa9 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bf2:	e0a4      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSignal( VPP58	);
 8005bf4:	2039      	movs	r0, #57	; 0x39
 8005bf6:	f7ff faa5 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005bfa:	e0a0      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSignal( VPP59	);
 8005bfc:	203a      	movs	r0, #58	; 0x3a
 8005bfe:	f7ff faa1 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c02:	e09c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSignal( VPP60	);
 8005c04:	203b      	movs	r0, #59	; 0x3b
 8005c06:	f7ff fa9d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c0a:	e098      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSignal( VPP61	);
 8005c0c:	203c      	movs	r0, #60	; 0x3c
 8005c0e:	f7ff fa99 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c12:	e094      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSignal( VPP62	);
 8005c14:	203d      	movs	r0, #61	; 0x3d
 8005c16:	f7ff fa95 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c1a:	e090      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSignal( VPP63	);
 8005c1c:	203e      	movs	r0, #62	; 0x3e
 8005c1e:	f7ff fa91 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c22:	e08c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSignal( VPP64	);
 8005c24:	203f      	movs	r0, #63	; 0x3f
 8005c26:	f7ff fa8d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c2a:	e088      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSignal( VPP65	);
 8005c2c:	2040      	movs	r0, #64	; 0x40
 8005c2e:	f7ff fa89 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c32:	e084      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSignal( VPP66	);
 8005c34:	2041      	movs	r0, #65	; 0x41
 8005c36:	f7ff fa85 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c3a:	e080      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSignal( VPP67	);
 8005c3c:	2042      	movs	r0, #66	; 0x42
 8005c3e:	f7ff fa81 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c42:	e07c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSignal( VPP68	);
 8005c44:	2043      	movs	r0, #67	; 0x43
 8005c46:	f7ff fa7d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c4a:	e078      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSignal( VPP69	);
 8005c4c:	2044      	movs	r0, #68	; 0x44
 8005c4e:	f7ff fa79 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c52:	e074      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSignal( VPP70	);
 8005c54:	2045      	movs	r0, #69	; 0x45
 8005c56:	f7ff fa75 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c5a:	e070      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSignal( VPP71	);
 8005c5c:	2046      	movs	r0, #70	; 0x46
 8005c5e:	f7ff fa71 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c62:	e06c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSignal( VPP72	);
 8005c64:	2047      	movs	r0, #71	; 0x47
 8005c66:	f7ff fa6d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c6a:	e068      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSignal( VPP73	);
 8005c6c:	2048      	movs	r0, #72	; 0x48
 8005c6e:	f7ff fa69 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c72:	e064      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSignal( VPP74	);
 8005c74:	2049      	movs	r0, #73	; 0x49
 8005c76:	f7ff fa65 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c7a:	e060      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSignal( VPP75	);
 8005c7c:	204a      	movs	r0, #74	; 0x4a
 8005c7e:	f7ff fa61 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c82:	e05c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSignal( VPP76	);
 8005c84:	204b      	movs	r0, #75	; 0x4b
 8005c86:	f7ff fa5d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c8a:	e058      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSignal( VPP77	);
 8005c8c:	204c      	movs	r0, #76	; 0x4c
 8005c8e:	f7ff fa59 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c92:	e054      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSignal( VPP78	);
 8005c94:	204d      	movs	r0, #77	; 0x4d
 8005c96:	f7ff fa55 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005c9a:	e050      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSignal( VPP79	);
 8005c9c:	204e      	movs	r0, #78	; 0x4e
 8005c9e:	f7ff fa51 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ca2:	e04c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSignal( VPP80	);
 8005ca4:	204f      	movs	r0, #79	; 0x4f
 8005ca6:	f7ff fa4d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005caa:	e048      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSignal( VPP81	);
 8005cac:	2050      	movs	r0, #80	; 0x50
 8005cae:	f7ff fa49 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cb2:	e044      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSignal( VPP82	);
 8005cb4:	2051      	movs	r0, #81	; 0x51
 8005cb6:	f7ff fa45 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cba:	e040      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSignal( VPP83	);
 8005cbc:	2052      	movs	r0, #82	; 0x52
 8005cbe:	f7ff fa41 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cc2:	e03c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSignal( VPP84	);
 8005cc4:	2053      	movs	r0, #83	; 0x53
 8005cc6:	f7ff fa3d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cca:	e038      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSignal( VPP85	);
 8005ccc:	2054      	movs	r0, #84	; 0x54
 8005cce:	f7ff fa39 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cd2:	e034      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSignal( VPP86	);
 8005cd4:	2055      	movs	r0, #85	; 0x55
 8005cd6:	f7ff fa35 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cda:	e030      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSignal( VPP87	);
 8005cdc:	2056      	movs	r0, #86	; 0x56
 8005cde:	f7ff fa31 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005ce2:	e02c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSignal( VPP88	);
 8005ce4:	2057      	movs	r0, #87	; 0x57
 8005ce6:	f7ff fa2d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cea:	e028      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSignal( VPP89	);
 8005cec:	2058      	movs	r0, #88	; 0x58
 8005cee:	f7ff fa29 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cf2:	e024      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSignal( VPP90	);
 8005cf4:	2059      	movs	r0, #89	; 0x59
 8005cf6:	f7ff fa25 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005cfa:	e020      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSignal( VPP91	);
 8005cfc:	205a      	movs	r0, #90	; 0x5a
 8005cfe:	f7ff fa21 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d02:	e01c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSignal( VPP92	);
 8005d04:	205b      	movs	r0, #91	; 0x5b
 8005d06:	f7ff fa1d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d0a:	e018      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSignal( VPP93	);
 8005d0c:	205c      	movs	r0, #92	; 0x5c
 8005d0e:	f7ff fa19 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d12:	e014      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSignal( VPP94	);
 8005d14:	205d      	movs	r0, #93	; 0x5d
 8005d16:	f7ff fa15 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d1a:	e010      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSignal( VPP95	);
 8005d1c:	205e      	movs	r0, #94	; 0x5e
 8005d1e:	f7ff fa11 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d22:	e00c      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSignal( VPP96	);
 8005d24:	205f      	movs	r0, #95	; 0x5f
 8005d26:	f7ff fa0d 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d2a:	e008      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSignal( VPP97	);
 8005d2c:	2060      	movs	r0, #96	; 0x60
 8005d2e:	f7ff fa09 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d32:	e004      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSignal( VPP98	);
 8005d34:	2061      	movs	r0, #97	; 0x61
 8005d36:	f7ff fa05 	bl	8005144 <VPP_ApplyPresetToSignal>
			break;
 8005d3a:	e000      	b.n	8005d3e <VPP_ModifySignalOutput+0x94a>

		default:
			break;
 8005d3c:	bf00      	nop
	}
}
 8005d3e:	bf00      	nop
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop

08005d48 <VPP_ModifySyncOutput>:

 *	@retval None
 *
 */
void VPP_ModifySyncOutput(uint16_t pEncoderValue)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	4603      	mov	r3, r0
 8005d50:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 8005d52:	88fb      	ldrh	r3, [r7, #6]
 8005d54:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8005d58:	f200 849a 	bhi.w	8006690 <VPP_ModifySyncOutput+0x948>
 8005d5c:	a201      	add	r2, pc, #4	; (adr r2, 8005d64 <VPP_ModifySyncOutput+0x1c>)
 8005d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d62:	bf00      	nop
 8005d64:	08006381 	.word	0x08006381
 8005d68:	08006381 	.word	0x08006381
 8005d6c:	08006381 	.word	0x08006381
 8005d70:	08006389 	.word	0x08006389
 8005d74:	08006389 	.word	0x08006389
 8005d78:	08006389 	.word	0x08006389
 8005d7c:	08006389 	.word	0x08006389
 8005d80:	08006391 	.word	0x08006391
 8005d84:	08006391 	.word	0x08006391
 8005d88:	08006391 	.word	0x08006391
 8005d8c:	08006391 	.word	0x08006391
 8005d90:	08006399 	.word	0x08006399
 8005d94:	08006399 	.word	0x08006399
 8005d98:	08006399 	.word	0x08006399
 8005d9c:	08006399 	.word	0x08006399
 8005da0:	080063a1 	.word	0x080063a1
 8005da4:	080063a1 	.word	0x080063a1
 8005da8:	080063a1 	.word	0x080063a1
 8005dac:	080063a1 	.word	0x080063a1
 8005db0:	080063a9 	.word	0x080063a9
 8005db4:	080063a9 	.word	0x080063a9
 8005db8:	080063a9 	.word	0x080063a9
 8005dbc:	080063a9 	.word	0x080063a9
 8005dc0:	080063b1 	.word	0x080063b1
 8005dc4:	080063b1 	.word	0x080063b1
 8005dc8:	080063b1 	.word	0x080063b1
 8005dcc:	080063b1 	.word	0x080063b1
 8005dd0:	080063b9 	.word	0x080063b9
 8005dd4:	080063b9 	.word	0x080063b9
 8005dd8:	080063b9 	.word	0x080063b9
 8005ddc:	080063b9 	.word	0x080063b9
 8005de0:	080063c1 	.word	0x080063c1
 8005de4:	080063c1 	.word	0x080063c1
 8005de8:	080063c1 	.word	0x080063c1
 8005dec:	080063c1 	.word	0x080063c1
 8005df0:	080063c9 	.word	0x080063c9
 8005df4:	080063c9 	.word	0x080063c9
 8005df8:	080063c9 	.word	0x080063c9
 8005dfc:	080063c9 	.word	0x080063c9
 8005e00:	080063d1 	.word	0x080063d1
 8005e04:	080063d1 	.word	0x080063d1
 8005e08:	080063d1 	.word	0x080063d1
 8005e0c:	080063d1 	.word	0x080063d1
 8005e10:	080063d9 	.word	0x080063d9
 8005e14:	080063d9 	.word	0x080063d9
 8005e18:	080063d9 	.word	0x080063d9
 8005e1c:	080063d9 	.word	0x080063d9
 8005e20:	080063e1 	.word	0x080063e1
 8005e24:	080063e1 	.word	0x080063e1
 8005e28:	080063e1 	.word	0x080063e1
 8005e2c:	080063e1 	.word	0x080063e1
 8005e30:	080063e9 	.word	0x080063e9
 8005e34:	080063e9 	.word	0x080063e9
 8005e38:	080063e9 	.word	0x080063e9
 8005e3c:	080063e9 	.word	0x080063e9
 8005e40:	080063f1 	.word	0x080063f1
 8005e44:	080063f1 	.word	0x080063f1
 8005e48:	080063f1 	.word	0x080063f1
 8005e4c:	080063f1 	.word	0x080063f1
 8005e50:	080063f9 	.word	0x080063f9
 8005e54:	080063f9 	.word	0x080063f9
 8005e58:	080063f9 	.word	0x080063f9
 8005e5c:	080063f9 	.word	0x080063f9
 8005e60:	08006401 	.word	0x08006401
 8005e64:	08006401 	.word	0x08006401
 8005e68:	08006401 	.word	0x08006401
 8005e6c:	08006401 	.word	0x08006401
 8005e70:	08006409 	.word	0x08006409
 8005e74:	08006409 	.word	0x08006409
 8005e78:	08006409 	.word	0x08006409
 8005e7c:	08006409 	.word	0x08006409
 8005e80:	08006411 	.word	0x08006411
 8005e84:	08006411 	.word	0x08006411
 8005e88:	08006411 	.word	0x08006411
 8005e8c:	08006411 	.word	0x08006411
 8005e90:	08006419 	.word	0x08006419
 8005e94:	08006419 	.word	0x08006419
 8005e98:	08006419 	.word	0x08006419
 8005e9c:	08006419 	.word	0x08006419
 8005ea0:	08006421 	.word	0x08006421
 8005ea4:	08006421 	.word	0x08006421
 8005ea8:	08006421 	.word	0x08006421
 8005eac:	08006421 	.word	0x08006421
 8005eb0:	08006429 	.word	0x08006429
 8005eb4:	08006429 	.word	0x08006429
 8005eb8:	08006429 	.word	0x08006429
 8005ebc:	08006429 	.word	0x08006429
 8005ec0:	08006431 	.word	0x08006431
 8005ec4:	08006431 	.word	0x08006431
 8005ec8:	08006431 	.word	0x08006431
 8005ecc:	08006431 	.word	0x08006431
 8005ed0:	08006439 	.word	0x08006439
 8005ed4:	08006439 	.word	0x08006439
 8005ed8:	08006439 	.word	0x08006439
 8005edc:	08006439 	.word	0x08006439
 8005ee0:	08006441 	.word	0x08006441
 8005ee4:	08006441 	.word	0x08006441
 8005ee8:	08006441 	.word	0x08006441
 8005eec:	08006441 	.word	0x08006441
 8005ef0:	08006449 	.word	0x08006449
 8005ef4:	08006449 	.word	0x08006449
 8005ef8:	08006449 	.word	0x08006449
 8005efc:	08006449 	.word	0x08006449
 8005f00:	08006451 	.word	0x08006451
 8005f04:	08006451 	.word	0x08006451
 8005f08:	08006451 	.word	0x08006451
 8005f0c:	08006451 	.word	0x08006451
 8005f10:	08006459 	.word	0x08006459
 8005f14:	08006459 	.word	0x08006459
 8005f18:	08006459 	.word	0x08006459
 8005f1c:	08006459 	.word	0x08006459
 8005f20:	08006461 	.word	0x08006461
 8005f24:	08006461 	.word	0x08006461
 8005f28:	08006461 	.word	0x08006461
 8005f2c:	08006461 	.word	0x08006461
 8005f30:	08006469 	.word	0x08006469
 8005f34:	08006469 	.word	0x08006469
 8005f38:	08006469 	.word	0x08006469
 8005f3c:	08006469 	.word	0x08006469
 8005f40:	08006471 	.word	0x08006471
 8005f44:	08006471 	.word	0x08006471
 8005f48:	08006471 	.word	0x08006471
 8005f4c:	08006471 	.word	0x08006471
 8005f50:	08006479 	.word	0x08006479
 8005f54:	08006479 	.word	0x08006479
 8005f58:	08006479 	.word	0x08006479
 8005f5c:	08006479 	.word	0x08006479
 8005f60:	08006481 	.word	0x08006481
 8005f64:	08006481 	.word	0x08006481
 8005f68:	08006481 	.word	0x08006481
 8005f6c:	08006481 	.word	0x08006481
 8005f70:	08006489 	.word	0x08006489
 8005f74:	08006489 	.word	0x08006489
 8005f78:	08006489 	.word	0x08006489
 8005f7c:	08006489 	.word	0x08006489
 8005f80:	08006491 	.word	0x08006491
 8005f84:	08006491 	.word	0x08006491
 8005f88:	08006491 	.word	0x08006491
 8005f8c:	08006491 	.word	0x08006491
 8005f90:	08006499 	.word	0x08006499
 8005f94:	08006499 	.word	0x08006499
 8005f98:	08006499 	.word	0x08006499
 8005f9c:	08006499 	.word	0x08006499
 8005fa0:	080064a1 	.word	0x080064a1
 8005fa4:	080064a1 	.word	0x080064a1
 8005fa8:	080064a1 	.word	0x080064a1
 8005fac:	080064a1 	.word	0x080064a1
 8005fb0:	080064a9 	.word	0x080064a9
 8005fb4:	080064a9 	.word	0x080064a9
 8005fb8:	080064a9 	.word	0x080064a9
 8005fbc:	080064a9 	.word	0x080064a9
 8005fc0:	080064b1 	.word	0x080064b1
 8005fc4:	080064b1 	.word	0x080064b1
 8005fc8:	080064b1 	.word	0x080064b1
 8005fcc:	080064b1 	.word	0x080064b1
 8005fd0:	080064b9 	.word	0x080064b9
 8005fd4:	080064b9 	.word	0x080064b9
 8005fd8:	080064b9 	.word	0x080064b9
 8005fdc:	080064b9 	.word	0x080064b9
 8005fe0:	080064c1 	.word	0x080064c1
 8005fe4:	080064c1 	.word	0x080064c1
 8005fe8:	080064c1 	.word	0x080064c1
 8005fec:	080064c1 	.word	0x080064c1
 8005ff0:	080064c9 	.word	0x080064c9
 8005ff4:	080064c9 	.word	0x080064c9
 8005ff8:	080064c9 	.word	0x080064c9
 8005ffc:	080064c9 	.word	0x080064c9
 8006000:	080064d1 	.word	0x080064d1
 8006004:	080064d1 	.word	0x080064d1
 8006008:	080064d1 	.word	0x080064d1
 800600c:	080064d1 	.word	0x080064d1
 8006010:	080064d9 	.word	0x080064d9
 8006014:	080064d9 	.word	0x080064d9
 8006018:	080064d9 	.word	0x080064d9
 800601c:	080064d9 	.word	0x080064d9
 8006020:	080064e1 	.word	0x080064e1
 8006024:	080064e1 	.word	0x080064e1
 8006028:	080064e1 	.word	0x080064e1
 800602c:	080064e1 	.word	0x080064e1
 8006030:	080064e9 	.word	0x080064e9
 8006034:	080064e9 	.word	0x080064e9
 8006038:	080064e9 	.word	0x080064e9
 800603c:	080064e9 	.word	0x080064e9
 8006040:	080064f1 	.word	0x080064f1
 8006044:	080064f1 	.word	0x080064f1
 8006048:	080064f1 	.word	0x080064f1
 800604c:	080064f1 	.word	0x080064f1
 8006050:	080064f9 	.word	0x080064f9
 8006054:	080064f9 	.word	0x080064f9
 8006058:	080064f9 	.word	0x080064f9
 800605c:	080064f9 	.word	0x080064f9
 8006060:	08006501 	.word	0x08006501
 8006064:	08006501 	.word	0x08006501
 8006068:	08006501 	.word	0x08006501
 800606c:	08006501 	.word	0x08006501
 8006070:	08006509 	.word	0x08006509
 8006074:	08006509 	.word	0x08006509
 8006078:	08006509 	.word	0x08006509
 800607c:	08006509 	.word	0x08006509
 8006080:	08006511 	.word	0x08006511
 8006084:	08006511 	.word	0x08006511
 8006088:	08006511 	.word	0x08006511
 800608c:	08006511 	.word	0x08006511
 8006090:	08006519 	.word	0x08006519
 8006094:	08006519 	.word	0x08006519
 8006098:	08006519 	.word	0x08006519
 800609c:	08006519 	.word	0x08006519
 80060a0:	08006521 	.word	0x08006521
 80060a4:	08006521 	.word	0x08006521
 80060a8:	08006521 	.word	0x08006521
 80060ac:	08006521 	.word	0x08006521
 80060b0:	08006529 	.word	0x08006529
 80060b4:	08006529 	.word	0x08006529
 80060b8:	08006529 	.word	0x08006529
 80060bc:	08006529 	.word	0x08006529
 80060c0:	08006531 	.word	0x08006531
 80060c4:	08006531 	.word	0x08006531
 80060c8:	08006531 	.word	0x08006531
 80060cc:	08006531 	.word	0x08006531
 80060d0:	08006539 	.word	0x08006539
 80060d4:	08006539 	.word	0x08006539
 80060d8:	08006539 	.word	0x08006539
 80060dc:	08006539 	.word	0x08006539
 80060e0:	08006541 	.word	0x08006541
 80060e4:	08006541 	.word	0x08006541
 80060e8:	08006541 	.word	0x08006541
 80060ec:	08006541 	.word	0x08006541
 80060f0:	08006549 	.word	0x08006549
 80060f4:	08006549 	.word	0x08006549
 80060f8:	08006549 	.word	0x08006549
 80060fc:	08006549 	.word	0x08006549
 8006100:	08006551 	.word	0x08006551
 8006104:	08006551 	.word	0x08006551
 8006108:	08006551 	.word	0x08006551
 800610c:	08006551 	.word	0x08006551
 8006110:	08006559 	.word	0x08006559
 8006114:	08006559 	.word	0x08006559
 8006118:	08006559 	.word	0x08006559
 800611c:	08006559 	.word	0x08006559
 8006120:	08006561 	.word	0x08006561
 8006124:	08006561 	.word	0x08006561
 8006128:	08006561 	.word	0x08006561
 800612c:	08006561 	.word	0x08006561
 8006130:	08006569 	.word	0x08006569
 8006134:	08006569 	.word	0x08006569
 8006138:	08006569 	.word	0x08006569
 800613c:	08006569 	.word	0x08006569
 8006140:	08006571 	.word	0x08006571
 8006144:	08006571 	.word	0x08006571
 8006148:	08006571 	.word	0x08006571
 800614c:	08006571 	.word	0x08006571
 8006150:	08006579 	.word	0x08006579
 8006154:	08006579 	.word	0x08006579
 8006158:	08006579 	.word	0x08006579
 800615c:	08006579 	.word	0x08006579
 8006160:	08006581 	.word	0x08006581
 8006164:	08006581 	.word	0x08006581
 8006168:	08006581 	.word	0x08006581
 800616c:	08006581 	.word	0x08006581
 8006170:	08006589 	.word	0x08006589
 8006174:	08006589 	.word	0x08006589
 8006178:	08006589 	.word	0x08006589
 800617c:	08006589 	.word	0x08006589
 8006180:	08006591 	.word	0x08006591
 8006184:	08006591 	.word	0x08006591
 8006188:	08006591 	.word	0x08006591
 800618c:	08006591 	.word	0x08006591
 8006190:	08006599 	.word	0x08006599
 8006194:	08006599 	.word	0x08006599
 8006198:	08006599 	.word	0x08006599
 800619c:	08006599 	.word	0x08006599
 80061a0:	080065a1 	.word	0x080065a1
 80061a4:	080065a1 	.word	0x080065a1
 80061a8:	080065a1 	.word	0x080065a1
 80061ac:	080065a1 	.word	0x080065a1
 80061b0:	080065a9 	.word	0x080065a9
 80061b4:	080065a9 	.word	0x080065a9
 80061b8:	080065a9 	.word	0x080065a9
 80061bc:	080065a9 	.word	0x080065a9
 80061c0:	080065b1 	.word	0x080065b1
 80061c4:	080065b1 	.word	0x080065b1
 80061c8:	080065b1 	.word	0x080065b1
 80061cc:	080065b1 	.word	0x080065b1
 80061d0:	080065b9 	.word	0x080065b9
 80061d4:	080065b9 	.word	0x080065b9
 80061d8:	080065b9 	.word	0x080065b9
 80061dc:	080065b9 	.word	0x080065b9
 80061e0:	080065c1 	.word	0x080065c1
 80061e4:	080065c1 	.word	0x080065c1
 80061e8:	080065c1 	.word	0x080065c1
 80061ec:	080065c1 	.word	0x080065c1
 80061f0:	080065c9 	.word	0x080065c9
 80061f4:	080065c9 	.word	0x080065c9
 80061f8:	080065c9 	.word	0x080065c9
 80061fc:	080065c9 	.word	0x080065c9
 8006200:	080065d1 	.word	0x080065d1
 8006204:	080065d1 	.word	0x080065d1
 8006208:	080065d1 	.word	0x080065d1
 800620c:	080065d1 	.word	0x080065d1
 8006210:	080065d9 	.word	0x080065d9
 8006214:	080065d9 	.word	0x080065d9
 8006218:	080065d9 	.word	0x080065d9
 800621c:	080065d9 	.word	0x080065d9
 8006220:	080065e1 	.word	0x080065e1
 8006224:	080065e1 	.word	0x080065e1
 8006228:	080065e1 	.word	0x080065e1
 800622c:	080065e1 	.word	0x080065e1
 8006230:	080065e9 	.word	0x080065e9
 8006234:	080065e9 	.word	0x080065e9
 8006238:	080065e9 	.word	0x080065e9
 800623c:	080065e9 	.word	0x080065e9
 8006240:	080065f1 	.word	0x080065f1
 8006244:	080065f1 	.word	0x080065f1
 8006248:	080065f1 	.word	0x080065f1
 800624c:	080065f1 	.word	0x080065f1
 8006250:	080065f9 	.word	0x080065f9
 8006254:	080065f9 	.word	0x080065f9
 8006258:	080065f9 	.word	0x080065f9
 800625c:	080065f9 	.word	0x080065f9
 8006260:	08006601 	.word	0x08006601
 8006264:	08006601 	.word	0x08006601
 8006268:	08006601 	.word	0x08006601
 800626c:	08006601 	.word	0x08006601
 8006270:	08006609 	.word	0x08006609
 8006274:	08006609 	.word	0x08006609
 8006278:	08006609 	.word	0x08006609
 800627c:	08006609 	.word	0x08006609
 8006280:	08006611 	.word	0x08006611
 8006284:	08006611 	.word	0x08006611
 8006288:	08006611 	.word	0x08006611
 800628c:	08006611 	.word	0x08006611
 8006290:	08006619 	.word	0x08006619
 8006294:	08006619 	.word	0x08006619
 8006298:	08006619 	.word	0x08006619
 800629c:	08006619 	.word	0x08006619
 80062a0:	08006621 	.word	0x08006621
 80062a4:	08006621 	.word	0x08006621
 80062a8:	08006621 	.word	0x08006621
 80062ac:	08006621 	.word	0x08006621
 80062b0:	08006629 	.word	0x08006629
 80062b4:	08006629 	.word	0x08006629
 80062b8:	08006629 	.word	0x08006629
 80062bc:	08006629 	.word	0x08006629
 80062c0:	08006631 	.word	0x08006631
 80062c4:	08006631 	.word	0x08006631
 80062c8:	08006631 	.word	0x08006631
 80062cc:	08006631 	.word	0x08006631
 80062d0:	08006639 	.word	0x08006639
 80062d4:	08006639 	.word	0x08006639
 80062d8:	08006639 	.word	0x08006639
 80062dc:	08006639 	.word	0x08006639
 80062e0:	08006641 	.word	0x08006641
 80062e4:	08006641 	.word	0x08006641
 80062e8:	08006641 	.word	0x08006641
 80062ec:	08006641 	.word	0x08006641
 80062f0:	08006649 	.word	0x08006649
 80062f4:	08006649 	.word	0x08006649
 80062f8:	08006649 	.word	0x08006649
 80062fc:	08006649 	.word	0x08006649
 8006300:	08006651 	.word	0x08006651
 8006304:	08006651 	.word	0x08006651
 8006308:	08006651 	.word	0x08006651
 800630c:	08006651 	.word	0x08006651
 8006310:	08006659 	.word	0x08006659
 8006314:	08006659 	.word	0x08006659
 8006318:	08006659 	.word	0x08006659
 800631c:	08006659 	.word	0x08006659
 8006320:	08006661 	.word	0x08006661
 8006324:	08006661 	.word	0x08006661
 8006328:	08006661 	.word	0x08006661
 800632c:	08006661 	.word	0x08006661
 8006330:	08006669 	.word	0x08006669
 8006334:	08006669 	.word	0x08006669
 8006338:	08006669 	.word	0x08006669
 800633c:	08006669 	.word	0x08006669
 8006340:	08006671 	.word	0x08006671
 8006344:	08006671 	.word	0x08006671
 8006348:	08006671 	.word	0x08006671
 800634c:	08006671 	.word	0x08006671
 8006350:	08006679 	.word	0x08006679
 8006354:	08006679 	.word	0x08006679
 8006358:	08006679 	.word	0x08006679
 800635c:	08006679 	.word	0x08006679
 8006360:	08006681 	.word	0x08006681
 8006364:	08006681 	.word	0x08006681
 8006368:	08006681 	.word	0x08006681
 800636c:	08006681 	.word	0x08006681
 8006370:	08006689 	.word	0x08006689
 8006374:	08006689 	.word	0x08006689
 8006378:	08006689 	.word	0x08006689
 800637c:	08006689 	.word	0x08006689
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSync( VPP01 );
 8006380:	2000      	movs	r0, #0
 8006382:	f7fe ff0d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006386:	e184      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSync( VPP02	);
 8006388:	2001      	movs	r0, #1
 800638a:	f7fe ff09 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800638e:	e180      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSync( VPP03	);
 8006390:	2002      	movs	r0, #2
 8006392:	f7fe ff05 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006396:	e17c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSync( VPP04	);
 8006398:	2003      	movs	r0, #3
 800639a:	f7fe ff01 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800639e:	e178      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSync( VPP05	);
 80063a0:	2004      	movs	r0, #4
 80063a2:	f7fe fefd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063a6:	e174      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSync( VPP06	);
 80063a8:	2005      	movs	r0, #5
 80063aa:	f7fe fef9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063ae:	e170      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSync( VPP07	);
 80063b0:	2006      	movs	r0, #6
 80063b2:	f7fe fef5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063b6:	e16c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSync( VPP08	);
 80063b8:	2007      	movs	r0, #7
 80063ba:	f7fe fef1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063be:	e168      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSync( VPP09	);
 80063c0:	2008      	movs	r0, #8
 80063c2:	f7fe feed 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063c6:	e164      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSync( VPP10	);
 80063c8:	2009      	movs	r0, #9
 80063ca:	f7fe fee9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063ce:	e160      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSync( VPP11	);
 80063d0:	200a      	movs	r0, #10
 80063d2:	f7fe fee5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063d6:	e15c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSync( VPP12	);
 80063d8:	200b      	movs	r0, #11
 80063da:	f7fe fee1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063de:	e158      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSync( VPP13	);
 80063e0:	200c      	movs	r0, #12
 80063e2:	f7fe fedd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063e6:	e154      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSync( VPP14	);
 80063e8:	200d      	movs	r0, #13
 80063ea:	f7fe fed9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063ee:	e150      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSync( VPP15	);
 80063f0:	200e      	movs	r0, #14
 80063f2:	f7fe fed5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063f6:	e14c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSync( VPP16	);
 80063f8:	200f      	movs	r0, #15
 80063fa:	f7fe fed1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80063fe:	e148      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSync( VPP17	);
 8006400:	2010      	movs	r0, #16
 8006402:	f7fe fecd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006406:	e144      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSync( VPP18	);
 8006408:	2011      	movs	r0, #17
 800640a:	f7fe fec9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800640e:	e140      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSync( VPP19	);
 8006410:	2012      	movs	r0, #18
 8006412:	f7fe fec5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006416:	e13c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSync( VPP20	);
 8006418:	2013      	movs	r0, #19
 800641a:	f7fe fec1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800641e:	e138      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSync( VPP21	);
 8006420:	2014      	movs	r0, #20
 8006422:	f7fe febd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006426:	e134      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSync( VPP22	);
 8006428:	2015      	movs	r0, #21
 800642a:	f7fe feb9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800642e:	e130      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSync( VPP23	);
 8006430:	2016      	movs	r0, #22
 8006432:	f7fe feb5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006436:	e12c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSync( VPP24	);
 8006438:	2017      	movs	r0, #23
 800643a:	f7fe feb1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800643e:	e128      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSync( VPP25	);
 8006440:	2018      	movs	r0, #24
 8006442:	f7fe fead 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006446:	e124      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSync( VPP26	);
 8006448:	2019      	movs	r0, #25
 800644a:	f7fe fea9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800644e:	e120      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSync( VPP27	);
 8006450:	201a      	movs	r0, #26
 8006452:	f7fe fea5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006456:	e11c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSync( VPP28	);
 8006458:	201b      	movs	r0, #27
 800645a:	f7fe fea1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800645e:	e118      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSync( VPP29	);
 8006460:	201c      	movs	r0, #28
 8006462:	f7fe fe9d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006466:	e114      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSync( VPP30	);
 8006468:	201d      	movs	r0, #29
 800646a:	f7fe fe99 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800646e:	e110      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSync( VPP31	);
 8006470:	201e      	movs	r0, #30
 8006472:	f7fe fe95 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006476:	e10c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSync( VPP32	);
 8006478:	201f      	movs	r0, #31
 800647a:	f7fe fe91 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800647e:	e108      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSync( VPP33	);
 8006480:	2020      	movs	r0, #32
 8006482:	f7fe fe8d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006486:	e104      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSync( VPP34	);
 8006488:	2021      	movs	r0, #33	; 0x21
 800648a:	f7fe fe89 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800648e:	e100      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSync( VPP35	);
 8006490:	2022      	movs	r0, #34	; 0x22
 8006492:	f7fe fe85 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006496:	e0fc      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSync( VPP36	);
 8006498:	2023      	movs	r0, #35	; 0x23
 800649a:	f7fe fe81 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800649e:	e0f8      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSync( VPP37	);
 80064a0:	2024      	movs	r0, #36	; 0x24
 80064a2:	f7fe fe7d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064a6:	e0f4      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSync( VPP38	);
 80064a8:	2025      	movs	r0, #37	; 0x25
 80064aa:	f7fe fe79 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064ae:	e0f0      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSync( VPP39	);
 80064b0:	2026      	movs	r0, #38	; 0x26
 80064b2:	f7fe fe75 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064b6:	e0ec      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSync( VPP40	);
 80064b8:	2027      	movs	r0, #39	; 0x27
 80064ba:	f7fe fe71 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064be:	e0e8      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSync( VPP41	);
 80064c0:	2028      	movs	r0, #40	; 0x28
 80064c2:	f7fe fe6d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064c6:	e0e4      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSync( VPP42	);
 80064c8:	2029      	movs	r0, #41	; 0x29
 80064ca:	f7fe fe69 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064ce:	e0e0      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSync( VPP43	);
 80064d0:	202a      	movs	r0, #42	; 0x2a
 80064d2:	f7fe fe65 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064d6:	e0dc      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSync( VPP44	);
 80064d8:	202b      	movs	r0, #43	; 0x2b
 80064da:	f7fe fe61 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064de:	e0d8      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSync( VPP45	);
 80064e0:	202c      	movs	r0, #44	; 0x2c
 80064e2:	f7fe fe5d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064e6:	e0d4      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSync( VPP46	);
 80064e8:	202d      	movs	r0, #45	; 0x2d
 80064ea:	f7fe fe59 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064ee:	e0d0      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSync( VPP47	);
 80064f0:	202e      	movs	r0, #46	; 0x2e
 80064f2:	f7fe fe55 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064f6:	e0cc      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSync( VPP48	);
 80064f8:	202f      	movs	r0, #47	; 0x2f
 80064fa:	f7fe fe51 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80064fe:	e0c8      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSync( VPP49	);
 8006500:	2030      	movs	r0, #48	; 0x30
 8006502:	f7fe fe4d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006506:	e0c4      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSync( VPP50	);
 8006508:	2031      	movs	r0, #49	; 0x31
 800650a:	f7fe fe49 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800650e:	e0c0      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSync( VPP51	);
 8006510:	2032      	movs	r0, #50	; 0x32
 8006512:	f7fe fe45 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006516:	e0bc      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSync( VPP52	);
 8006518:	2033      	movs	r0, #51	; 0x33
 800651a:	f7fe fe41 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800651e:	e0b8      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSync( VPP53	);
 8006520:	2034      	movs	r0, #52	; 0x34
 8006522:	f7fe fe3d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006526:	e0b4      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSync( VPP54	);
 8006528:	2035      	movs	r0, #53	; 0x35
 800652a:	f7fe fe39 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800652e:	e0b0      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSync( VPP55	);
 8006530:	2036      	movs	r0, #54	; 0x36
 8006532:	f7fe fe35 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006536:	e0ac      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSync( VPP56	);
 8006538:	2037      	movs	r0, #55	; 0x37
 800653a:	f7fe fe31 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800653e:	e0a8      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSync( VPP57	);
 8006540:	2038      	movs	r0, #56	; 0x38
 8006542:	f7fe fe2d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006546:	e0a4      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSync( VPP58	);
 8006548:	2039      	movs	r0, #57	; 0x39
 800654a:	f7fe fe29 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800654e:	e0a0      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSync( VPP59	);
 8006550:	203a      	movs	r0, #58	; 0x3a
 8006552:	f7fe fe25 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006556:	e09c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSync( VPP60	);
 8006558:	203b      	movs	r0, #59	; 0x3b
 800655a:	f7fe fe21 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800655e:	e098      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSync( VPP61	);
 8006560:	203c      	movs	r0, #60	; 0x3c
 8006562:	f7fe fe1d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006566:	e094      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSync( VPP62	);
 8006568:	203d      	movs	r0, #61	; 0x3d
 800656a:	f7fe fe19 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800656e:	e090      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSync( VPP63	);
 8006570:	203e      	movs	r0, #62	; 0x3e
 8006572:	f7fe fe15 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006576:	e08c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSync( VPP64	);
 8006578:	203f      	movs	r0, #63	; 0x3f
 800657a:	f7fe fe11 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800657e:	e088      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSync( VPP65	);
 8006580:	2040      	movs	r0, #64	; 0x40
 8006582:	f7fe fe0d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006586:	e084      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSync( VPP66	);
 8006588:	2041      	movs	r0, #65	; 0x41
 800658a:	f7fe fe09 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800658e:	e080      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSync( VPP67	);
 8006590:	2042      	movs	r0, #66	; 0x42
 8006592:	f7fe fe05 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006596:	e07c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSync( VPP68	);
 8006598:	2043      	movs	r0, #67	; 0x43
 800659a:	f7fe fe01 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800659e:	e078      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSync( VPP69	);
 80065a0:	2044      	movs	r0, #68	; 0x44
 80065a2:	f7fe fdfd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065a6:	e074      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSync( VPP70	);
 80065a8:	2045      	movs	r0, #69	; 0x45
 80065aa:	f7fe fdf9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065ae:	e070      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSync( VPP71	);
 80065b0:	2046      	movs	r0, #70	; 0x46
 80065b2:	f7fe fdf5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065b6:	e06c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSync( VPP72	);
 80065b8:	2047      	movs	r0, #71	; 0x47
 80065ba:	f7fe fdf1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065be:	e068      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSync( VPP73	);
 80065c0:	2048      	movs	r0, #72	; 0x48
 80065c2:	f7fe fded 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065c6:	e064      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSync( VPP74	);
 80065c8:	2049      	movs	r0, #73	; 0x49
 80065ca:	f7fe fde9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065ce:	e060      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSync( VPP75	);
 80065d0:	204a      	movs	r0, #74	; 0x4a
 80065d2:	f7fe fde5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065d6:	e05c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSync( VPP76	);
 80065d8:	204b      	movs	r0, #75	; 0x4b
 80065da:	f7fe fde1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065de:	e058      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSync( VPP77	);
 80065e0:	204c      	movs	r0, #76	; 0x4c
 80065e2:	f7fe fddd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065e6:	e054      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSync( VPP78	);
 80065e8:	204d      	movs	r0, #77	; 0x4d
 80065ea:	f7fe fdd9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065ee:	e050      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSync( VPP79	);
 80065f0:	204e      	movs	r0, #78	; 0x4e
 80065f2:	f7fe fdd5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065f6:	e04c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSync( VPP80	);
 80065f8:	204f      	movs	r0, #79	; 0x4f
 80065fa:	f7fe fdd1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 80065fe:	e048      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSync( VPP81	);
 8006600:	2050      	movs	r0, #80	; 0x50
 8006602:	f7fe fdcd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006606:	e044      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSync( VPP82	);
 8006608:	2051      	movs	r0, #81	; 0x51
 800660a:	f7fe fdc9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800660e:	e040      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSync( VPP83	);
 8006610:	2052      	movs	r0, #82	; 0x52
 8006612:	f7fe fdc5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006616:	e03c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSync( VPP84	);
 8006618:	2053      	movs	r0, #83	; 0x53
 800661a:	f7fe fdc1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800661e:	e038      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSync( VPP85	);
 8006620:	2054      	movs	r0, #84	; 0x54
 8006622:	f7fe fdbd 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006626:	e034      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSync( VPP86	);
 8006628:	2055      	movs	r0, #85	; 0x55
 800662a:	f7fe fdb9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800662e:	e030      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSync( VPP87	);
 8006630:	2056      	movs	r0, #86	; 0x56
 8006632:	f7fe fdb5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006636:	e02c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSync( VPP88	);
 8006638:	2057      	movs	r0, #87	; 0x57
 800663a:	f7fe fdb1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800663e:	e028      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSync( VPP89	);
 8006640:	2058      	movs	r0, #88	; 0x58
 8006642:	f7fe fdad 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006646:	e024      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSync( VPP90	);
 8006648:	2059      	movs	r0, #89	; 0x59
 800664a:	f7fe fda9 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800664e:	e020      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSync( VPP91	);
 8006650:	205a      	movs	r0, #90	; 0x5a
 8006652:	f7fe fda5 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006656:	e01c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSync( VPP92	);
 8006658:	205b      	movs	r0, #91	; 0x5b
 800665a:	f7fe fda1 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800665e:	e018      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSync( VPP93	);
 8006660:	205c      	movs	r0, #92	; 0x5c
 8006662:	f7fe fd9d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006666:	e014      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSync( VPP94	);
 8006668:	205d      	movs	r0, #93	; 0x5d
 800666a:	f7fe fd99 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800666e:	e010      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSync( VPP95	);
 8006670:	205e      	movs	r0, #94	; 0x5e
 8006672:	f7fe fd95 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006676:	e00c      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSync( VPP96	);
 8006678:	205f      	movs	r0, #95	; 0x5f
 800667a:	f7fe fd91 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800667e:	e008      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSync( VPP97	);
 8006680:	2060      	movs	r0, #96	; 0x60
 8006682:	f7fe fd8d 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 8006686:	e004      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSync( VPP98	);
 8006688:	2061      	movs	r0, #97	; 0x61
 800668a:	f7fe fd89 	bl	80051a0 <VPP_ApplyPresetToSync>
			break;
 800668e:	e000      	b.n	8006692 <VPP_ModifySyncOutput+0x94a>

		default:
			break;
 8006690:	bf00      	nop
	}
}
 8006692:	bf00      	nop
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop

0800669c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b08c      	sub	sp, #48	; 0x30
 80066a0:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80066a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066a6:	2200      	movs	r2, #0
 80066a8:	601a      	str	r2, [r3, #0]
 80066aa:	605a      	str	r2, [r3, #4]
 80066ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80066ae:	1d3b      	adds	r3, r7, #4
 80066b0:	2220      	movs	r2, #32
 80066b2:	2100      	movs	r1, #0
 80066b4:	4618      	mov	r0, r3
 80066b6:	f007 fd63 	bl	800e180 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80066ba:	4b32      	ldr	r3, [pc, #200]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80066c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80066c2:	4b30      	ldr	r3, [pc, #192]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80066c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80066ca:	4b2e      	ldr	r3, [pc, #184]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80066d0:	4b2c      	ldr	r3, [pc, #176]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80066d6:	4b2b      	ldr	r3, [pc, #172]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066d8:	2200      	movs	r2, #0
 80066da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80066dc:	4b29      	ldr	r3, [pc, #164]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066de:	2200      	movs	r2, #0
 80066e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80066e2:	4b28      	ldr	r3, [pc, #160]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066e4:	2204      	movs	r2, #4
 80066e6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80066e8:	4b26      	ldr	r3, [pc, #152]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80066ee:	4b25      	ldr	r3, [pc, #148]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066f0:	2201      	movs	r2, #1
 80066f2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80066f4:	4b23      	ldr	r3, [pc, #140]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066f6:	2201      	movs	r2, #1
 80066f8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80066fa:	4b22      	ldr	r3, [pc, #136]	; (8006784 <MX_ADC1_Init+0xe8>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006702:	4b20      	ldr	r3, [pc, #128]	; (8006784 <MX_ADC1_Init+0xe8>)
 8006704:	2200      	movs	r2, #0
 8006706:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006708:	4b1e      	ldr	r3, [pc, #120]	; (8006784 <MX_ADC1_Init+0xe8>)
 800670a:	2200      	movs	r2, #0
 800670c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800670e:	4b1d      	ldr	r3, [pc, #116]	; (8006784 <MX_ADC1_Init+0xe8>)
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006716:	4b1b      	ldr	r3, [pc, #108]	; (8006784 <MX_ADC1_Init+0xe8>)
 8006718:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800671c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800671e:	4b19      	ldr	r3, [pc, #100]	; (8006784 <MX_ADC1_Init+0xe8>)
 8006720:	2200      	movs	r2, #0
 8006722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006726:	4817      	ldr	r0, [pc, #92]	; (8006784 <MX_ADC1_Init+0xe8>)
 8006728:	f001 fee2 	bl	80084f0 <HAL_ADC_Init>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8006732:	f000 feaf 	bl	8007494 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006736:	2300      	movs	r3, #0
 8006738:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800673a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800673e:	4619      	mov	r1, r3
 8006740:	4810      	ldr	r0, [pc, #64]	; (8006784 <MX_ADC1_Init+0xe8>)
 8006742:	f002 fc6b 	bl	800901c <HAL_ADCEx_MultiModeConfigChannel>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d001      	beq.n	8006750 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800674c:	f000 fea2 	bl	8007494 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006750:	4b0d      	ldr	r3, [pc, #52]	; (8006788 <MX_ADC1_Init+0xec>)
 8006752:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006754:	2306      	movs	r3, #6
 8006756:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006758:	2300      	movs	r3, #0
 800675a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800675c:	237f      	movs	r3, #127	; 0x7f
 800675e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006760:	2304      	movs	r3, #4
 8006762:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006764:	2300      	movs	r3, #0
 8006766:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006768:	1d3b      	adds	r3, r7, #4
 800676a:	4619      	mov	r1, r3
 800676c:	4805      	ldr	r0, [pc, #20]	; (8006784 <MX_ADC1_Init+0xe8>)
 800676e:	f002 f87f 	bl	8008870 <HAL_ADC_ConfigChannel>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8006778:	f000 fe8c 	bl	8007494 <Error_Handler>
  }

}
 800677c:	bf00      	nop
 800677e:	3730      	adds	r7, #48	; 0x30
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	20002510 	.word	0x20002510
 8006788:	0c900008 	.word	0x0c900008

0800678c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08a      	sub	sp, #40	; 0x28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006794:	f107 0314 	add.w	r3, r7, #20
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	605a      	str	r2, [r3, #4]
 800679e:	609a      	str	r2, [r3, #8]
 80067a0:	60da      	str	r2, [r3, #12]
 80067a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067ac:	d14f      	bne.n	800684e <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80067ae:	4b2a      	ldr	r3, [pc, #168]	; (8006858 <HAL_ADC_MspInit+0xcc>)
 80067b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067b2:	4a29      	ldr	r2, [pc, #164]	; (8006858 <HAL_ADC_MspInit+0xcc>)
 80067b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80067b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80067ba:	4b27      	ldr	r3, [pc, #156]	; (8006858 <HAL_ADC_MspInit+0xcc>)
 80067bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067c2:	613b      	str	r3, [r7, #16]
 80067c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067c6:	4b24      	ldr	r3, [pc, #144]	; (8006858 <HAL_ADC_MspInit+0xcc>)
 80067c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ca:	4a23      	ldr	r2, [pc, #140]	; (8006858 <HAL_ADC_MspInit+0xcc>)
 80067cc:	f043 0301 	orr.w	r3, r3, #1
 80067d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80067d2:	4b21      	ldr	r3, [pc, #132]	; (8006858 <HAL_ADC_MspInit+0xcc>)
 80067d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80067de:	2304      	movs	r3, #4
 80067e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067e2:	2303      	movs	r3, #3
 80067e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067e6:	2300      	movs	r3, #0
 80067e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067ea:	f107 0314 	add.w	r3, r7, #20
 80067ee:	4619      	mov	r1, r3
 80067f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80067f4:	f003 fff4 	bl	800a7e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80067f8:	4b18      	ldr	r3, [pc, #96]	; (800685c <HAL_ADC_MspInit+0xd0>)
 80067fa:	4a19      	ldr	r2, [pc, #100]	; (8006860 <HAL_ADC_MspInit+0xd4>)
 80067fc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80067fe:	4b17      	ldr	r3, [pc, #92]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006800:	2205      	movs	r2, #5
 8006802:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006804:	4b15      	ldr	r3, [pc, #84]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006806:	2200      	movs	r2, #0
 8006808:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800680a:	4b14      	ldr	r3, [pc, #80]	; (800685c <HAL_ADC_MspInit+0xd0>)
 800680c:	2200      	movs	r2, #0
 800680e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006810:	4b12      	ldr	r3, [pc, #72]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006812:	2280      	movs	r2, #128	; 0x80
 8006814:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006816:	4b11      	ldr	r3, [pc, #68]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006818:	f44f 7200 	mov.w	r2, #512	; 0x200
 800681c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800681e:	4b0f      	ldr	r3, [pc, #60]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006820:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006824:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006826:	4b0d      	ldr	r3, [pc, #52]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006828:	2220      	movs	r2, #32
 800682a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800682c:	4b0b      	ldr	r3, [pc, #44]	; (800685c <HAL_ADC_MspInit+0xd0>)
 800682e:	2200      	movs	r2, #0
 8006830:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006832:	480a      	ldr	r0, [pc, #40]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006834:	f003 fd08 	bl	800a248 <HAL_DMA_Init>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d001      	beq.n	8006842 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 800683e:	f000 fe29 	bl	8007494 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a05      	ldr	r2, [pc, #20]	; (800685c <HAL_ADC_MspInit+0xd0>)
 8006846:	655a      	str	r2, [r3, #84]	; 0x54
 8006848:	4a04      	ldr	r2, [pc, #16]	; (800685c <HAL_ADC_MspInit+0xd0>)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800684e:	bf00      	nop
 8006850:	3728      	adds	r7, #40	; 0x28
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	40021000 	.word	0x40021000
 800685c:	2000257c 	.word	0x2000257c
 8006860:	40020008 	.word	0x40020008

08006864 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8006868:	4b0f      	ldr	r3, [pc, #60]	; (80068a8 <MX_COMP1_Init+0x44>)
 800686a:	4a10      	ldr	r2, [pc, #64]	; (80068ac <MX_COMP1_Init+0x48>)
 800686c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800686e:	4b0e      	ldr	r3, [pc, #56]	; (80068a8 <MX_COMP1_Init+0x44>)
 8006870:	2200      	movs	r2, #0
 8006872:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8006874:	4b0c      	ldr	r3, [pc, #48]	; (80068a8 <MX_COMP1_Init+0x44>)
 8006876:	4a0e      	ldr	r2, [pc, #56]	; (80068b0 <MX_COMP1_Init+0x4c>)
 8006878:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800687a:	4b0b      	ldr	r3, [pc, #44]	; (80068a8 <MX_COMP1_Init+0x44>)
 800687c:	2200      	movs	r2, #0
 800687e:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8006880:	4b09      	ldr	r3, [pc, #36]	; (80068a8 <MX_COMP1_Init+0x44>)
 8006882:	2200      	movs	r2, #0
 8006884:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8006886:	4b08      	ldr	r3, [pc, #32]	; (80068a8 <MX_COMP1_Init+0x44>)
 8006888:	2200      	movs	r2, #0
 800688a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <MX_COMP1_Init+0x44>)
 800688e:	2200      	movs	r2, #0
 8006890:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8006892:	4805      	ldr	r0, [pc, #20]	; (80068a8 <MX_COMP1_Init+0x44>)
 8006894:	f002 fe16 	bl	80094c4 <HAL_COMP_Init>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 800689e:	f000 fdf9 	bl	8007494 <Error_Handler>
  }

}
 80068a2:	bf00      	nop
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	200025dc 	.word	0x200025dc
 80068ac:	40010200 	.word	0x40010200
 80068b0:	00800030 	.word	0x00800030

080068b4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068bc:	f107 030c 	add.w	r3, r7, #12
 80068c0:	2200      	movs	r2, #0
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	605a      	str	r2, [r3, #4]
 80068c6:	609a      	str	r2, [r3, #8]
 80068c8:	60da      	str	r2, [r3, #12]
 80068ca:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a0f      	ldr	r2, [pc, #60]	; (8006910 <HAL_COMP_MspInit+0x5c>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d118      	bne.n	8006908 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068d6:	4b0f      	ldr	r3, [pc, #60]	; (8006914 <HAL_COMP_MspInit+0x60>)
 80068d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068da:	4a0e      	ldr	r2, [pc, #56]	; (8006914 <HAL_COMP_MspInit+0x60>)
 80068dc:	f043 0301 	orr.w	r3, r3, #1
 80068e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80068e2:	4b0c      	ldr	r3, [pc, #48]	; (8006914 <HAL_COMP_MspInit+0x60>)
 80068e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	60bb      	str	r3, [r7, #8]
 80068ec:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80068ee:	2302      	movs	r3, #2
 80068f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80068f2:	2303      	movs	r3, #3
 80068f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068fa:	f107 030c 	add.w	r3, r7, #12
 80068fe:	4619      	mov	r1, r3
 8006900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006904:	f003 ff6c 	bl	800a7e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8006908:	bf00      	nop
 800690a:	3720      	adds	r7, #32
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}
 8006910:	40010200 	.word	0x40010200
 8006914:	40021000 	.word	0x40021000

08006918 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b08c      	sub	sp, #48	; 0x30
 800691c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800691e:	463b      	mov	r3, r7
 8006920:	2230      	movs	r2, #48	; 0x30
 8006922:	2100      	movs	r1, #0
 8006924:	4618      	mov	r0, r3
 8006926:	f007 fc2b 	bl	800e180 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800692a:	4b1e      	ldr	r3, [pc, #120]	; (80069a4 <MX_DAC1_Init+0x8c>)
 800692c:	4a1e      	ldr	r2, [pc, #120]	; (80069a8 <MX_DAC1_Init+0x90>)
 800692e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006930:	481c      	ldr	r0, [pc, #112]	; (80069a4 <MX_DAC1_Init+0x8c>)
 8006932:	f003 f86a 	bl	8009a0a <HAL_DAC_Init>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d001      	beq.n	8006940 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800693c:	f000 fdaa 	bl	8007494 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006940:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006944:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006946:	2300      	movs	r3, #0
 8006948:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800694a:	2300      	movs	r3, #0
 800694c:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800694e:	2300      	movs	r3, #0
 8006950:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006952:	2306      	movs	r3, #6
 8006954:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006956:	2300      	movs	r3, #0
 8006958:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800695a:	2300      	movs	r3, #0
 800695c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800695e:	2301      	movs	r3, #1
 8006960:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006962:	2300      	movs	r3, #0
 8006964:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006966:	463b      	mov	r3, r7
 8006968:	2200      	movs	r2, #0
 800696a:	4619      	mov	r1, r3
 800696c:	480d      	ldr	r0, [pc, #52]	; (80069a4 <MX_DAC1_Init+0x8c>)
 800696e:	f003 fa35 	bl	8009ddc <HAL_DAC_ConfigChannel>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8006978:	f000 fd8c 	bl	8007494 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800697c:	2300      	movs	r3, #0
 800697e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006980:	2301      	movs	r3, #1
 8006982:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8006984:	463b      	mov	r3, r7
 8006986:	2210      	movs	r2, #16
 8006988:	4619      	mov	r1, r3
 800698a:	4806      	ldr	r0, [pc, #24]	; (80069a4 <MX_DAC1_Init+0x8c>)
 800698c:	f003 fa26 	bl	8009ddc <HAL_DAC_ConfigChannel>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d001      	beq.n	800699a <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8006996:	f000 fd7d 	bl	8007494 <Error_Handler>
  }

}
 800699a:	bf00      	nop
 800699c:	3730      	adds	r7, #48	; 0x30
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	20002614 	.word	0x20002614
 80069a8:	50000800 	.word	0x50000800

080069ac <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08c      	sub	sp, #48	; 0x30
 80069b0:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80069b2:	463b      	mov	r3, r7
 80069b4:	2230      	movs	r2, #48	; 0x30
 80069b6:	2100      	movs	r1, #0
 80069b8:	4618      	mov	r0, r3
 80069ba:	f007 fbe1 	bl	800e180 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80069be:	4b16      	ldr	r3, [pc, #88]	; (8006a18 <MX_DAC2_Init+0x6c>)
 80069c0:	4a16      	ldr	r2, [pc, #88]	; (8006a1c <MX_DAC2_Init+0x70>)
 80069c2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80069c4:	4814      	ldr	r0, [pc, #80]	; (8006a18 <MX_DAC2_Init+0x6c>)
 80069c6:	f003 f820 	bl	8009a0a <HAL_DAC_Init>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d001      	beq.n	80069d4 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80069d0:	f000 fd60 	bl	8007494 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80069d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80069d8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80069da:	2300      	movs	r3, #0
 80069dc:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80069de:	2300      	movs	r3, #0
 80069e0:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80069e2:	2300      	movs	r3, #0
 80069e4:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80069e6:	2306      	movs	r3, #6
 80069e8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80069ea:	2300      	movs	r3, #0
 80069ec:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80069ee:	2300      	movs	r3, #0
 80069f0:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80069f2:	2301      	movs	r3, #1
 80069f4:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80069f6:	2300      	movs	r3, #0
 80069f8:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80069fa:	463b      	mov	r3, r7
 80069fc:	2200      	movs	r2, #0
 80069fe:	4619      	mov	r1, r3
 8006a00:	4805      	ldr	r0, [pc, #20]	; (8006a18 <MX_DAC2_Init+0x6c>)
 8006a02:	f003 f9eb 	bl	8009ddc <HAL_DAC_ConfigChannel>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d001      	beq.n	8006a10 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8006a0c:	f000 fd42 	bl	8007494 <Error_Handler>
  }

}
 8006a10:	bf00      	nop
 8006a12:	3730      	adds	r7, #48	; 0x30
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	20002600 	.word	0x20002600
 8006a1c:	50000c00 	.word	0x50000c00

08006a20 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08c      	sub	sp, #48	; 0x30
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a28:	f107 031c 	add.w	r3, r7, #28
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	601a      	str	r2, [r3, #0]
 8006a30:	605a      	str	r2, [r3, #4]
 8006a32:	609a      	str	r2, [r3, #8]
 8006a34:	60da      	str	r2, [r3, #12]
 8006a36:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a56      	ldr	r2, [pc, #344]	; (8006b98 <HAL_DAC_MspInit+0x178>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d150      	bne.n	8006ae4 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8006a42:	4b56      	ldr	r3, [pc, #344]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a46:	4a55      	ldr	r2, [pc, #340]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a4e:	4b53      	ldr	r3, [pc, #332]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a56:	61bb      	str	r3, [r7, #24]
 8006a58:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a5a:	4b50      	ldr	r3, [pc, #320]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a5e:	4a4f      	ldr	r2, [pc, #316]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006a60:	f043 0301 	orr.w	r3, r3, #1
 8006a64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a66:	4b4d      	ldr	r3, [pc, #308]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	617b      	str	r3, [r7, #20]
 8006a70:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006a72:	2330      	movs	r3, #48	; 0x30
 8006a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a76:	2303      	movs	r3, #3
 8006a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a7e:	f107 031c 	add.w	r3, r7, #28
 8006a82:	4619      	mov	r1, r3
 8006a84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a88:	f003 feaa 	bl	800a7e0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8006a8c:	4b44      	ldr	r3, [pc, #272]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006a8e:	4a45      	ldr	r2, [pc, #276]	; (8006ba4 <HAL_DAC_MspInit+0x184>)
 8006a90:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8006a92:	4b43      	ldr	r3, [pc, #268]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006a94:	2206      	movs	r2, #6
 8006a96:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a98:	4b41      	ldr	r3, [pc, #260]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006a9a:	2210      	movs	r2, #16
 8006a9c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a9e:	4b40      	ldr	r3, [pc, #256]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006aa4:	4b3e      	ldr	r3, [pc, #248]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006aa6:	2280      	movs	r2, #128	; 0x80
 8006aa8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006aaa:	4b3d      	ldr	r3, [pc, #244]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ab0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006ab2:	4b3b      	ldr	r3, [pc, #236]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ab8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8006aba:	4b39      	ldr	r3, [pc, #228]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006abc:	2220      	movs	r2, #32
 8006abe:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006ac0:	4b37      	ldr	r3, [pc, #220]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006ac6:	4836      	ldr	r0, [pc, #216]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006ac8:	f003 fbbe 	bl	800a248 <HAL_DMA_Init>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d001      	beq.n	8006ad6 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8006ad2:	f000 fcdf 	bl	8007494 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a31      	ldr	r2, [pc, #196]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006ada:	609a      	str	r2, [r3, #8]
 8006adc:	4a30      	ldr	r2, [pc, #192]	; (8006ba0 <HAL_DAC_MspInit+0x180>)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8006ae2:	e054      	b.n	8006b8e <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a2f      	ldr	r2, [pc, #188]	; (8006ba8 <HAL_DAC_MspInit+0x188>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d14f      	bne.n	8006b8e <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8006aee:	4b2b      	ldr	r3, [pc, #172]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006af2:	4a2a      	ldr	r2, [pc, #168]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006afa:	4b28      	ldr	r3, [pc, #160]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b02:	613b      	str	r3, [r7, #16]
 8006b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b06:	4b25      	ldr	r3, [pc, #148]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b0a:	4a24      	ldr	r2, [pc, #144]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006b0c:	f043 0301 	orr.w	r3, r3, #1
 8006b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006b12:	4b22      	ldr	r3, [pc, #136]	; (8006b9c <HAL_DAC_MspInit+0x17c>)
 8006b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	60fb      	str	r3, [r7, #12]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006b1e:	2340      	movs	r3, #64	; 0x40
 8006b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b22:	2303      	movs	r3, #3
 8006b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b26:	2300      	movs	r3, #0
 8006b28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b2a:	f107 031c 	add.w	r3, r7, #28
 8006b2e:	4619      	mov	r1, r3
 8006b30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b34:	f003 fe54 	bl	800a7e0 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006b38:	4b1c      	ldr	r3, [pc, #112]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b3a:	4a1d      	ldr	r2, [pc, #116]	; (8006bb0 <HAL_DAC_MspInit+0x190>)
 8006b3c:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8006b3e:	4b1b      	ldr	r3, [pc, #108]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b40:	2229      	movs	r2, #41	; 0x29
 8006b42:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006b44:	4b19      	ldr	r3, [pc, #100]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b46:	2210      	movs	r2, #16
 8006b48:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006b4a:	4b18      	ldr	r3, [pc, #96]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006b50:	4b16      	ldr	r3, [pc, #88]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b52:	2280      	movs	r2, #128	; 0x80
 8006b54:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006b56:	4b15      	ldr	r3, [pc, #84]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b5c:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006b5e:	4b13      	ldr	r3, [pc, #76]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b64:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006b66:	4b11      	ldr	r3, [pc, #68]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b68:	2220      	movs	r2, #32
 8006b6a:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006b6c:	4b0f      	ldr	r3, [pc, #60]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b6e:	2200      	movs	r2, #0
 8006b70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8006b72:	480e      	ldr	r0, [pc, #56]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b74:	f003 fb68 	bl	800a248 <HAL_DMA_Init>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d001      	beq.n	8006b82 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8006b7e:	f000 fc89 	bl	8007494 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a09      	ldr	r2, [pc, #36]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b86:	609a      	str	r2, [r3, #8]
 8006b88:	4a08      	ldr	r2, [pc, #32]	; (8006bac <HAL_DAC_MspInit+0x18c>)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6293      	str	r3, [r2, #40]	; 0x28
}
 8006b8e:	bf00      	nop
 8006b90:	3730      	adds	r7, #48	; 0x30
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	50000800 	.word	0x50000800
 8006b9c:	40021000 	.word	0x40021000
 8006ba0:	20002628 	.word	0x20002628
 8006ba4:	4002001c 	.word	0x4002001c
 8006ba8:	50000c00 	.word	0x50000c00
 8006bac:	20002688 	.word	0x20002688
 8006bb0:	40020030 	.word	0x40020030

08006bb4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b082      	sub	sp, #8
 8006bb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006bba:	4b1a      	ldr	r3, [pc, #104]	; (8006c24 <MX_DMA_Init+0x70>)
 8006bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bbe:	4a19      	ldr	r2, [pc, #100]	; (8006c24 <MX_DMA_Init+0x70>)
 8006bc0:	f043 0304 	orr.w	r3, r3, #4
 8006bc4:	6493      	str	r3, [r2, #72]	; 0x48
 8006bc6:	4b17      	ldr	r3, [pc, #92]	; (8006c24 <MX_DMA_Init+0x70>)
 8006bc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bca:	f003 0304 	and.w	r3, r3, #4
 8006bce:	607b      	str	r3, [r7, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006bd2:	4b14      	ldr	r3, [pc, #80]	; (8006c24 <MX_DMA_Init+0x70>)
 8006bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bd6:	4a13      	ldr	r2, [pc, #76]	; (8006c24 <MX_DMA_Init+0x70>)
 8006bd8:	f043 0301 	orr.w	r3, r3, #1
 8006bdc:	6493      	str	r3, [r2, #72]	; 0x48
 8006bde:	4b11      	ldr	r3, [pc, #68]	; (8006c24 <MX_DMA_Init+0x70>)
 8006be0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	603b      	str	r3, [r7, #0]
 8006be8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006bea:	2200      	movs	r2, #0
 8006bec:	2101      	movs	r1, #1
 8006bee:	200b      	movs	r0, #11
 8006bf0:	f002 fed7 	bl	80099a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006bf4:	200b      	movs	r0, #11
 8006bf6:	f002 feee 	bl	80099d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	2100      	movs	r1, #0
 8006bfe:	200c      	movs	r0, #12
 8006c00:	f002 fecf 	bl	80099a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006c04:	200c      	movs	r0, #12
 8006c06:	f002 fee6 	bl	80099d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	2100      	movs	r1, #0
 8006c0e:	200d      	movs	r0, #13
 8006c10:	f002 fec7 	bl	80099a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006c14:	200d      	movs	r0, #13
 8006c16:	f002 fede 	bl	80099d6 <HAL_NVIC_EnableIRQ>

}
 8006c1a:	bf00      	nop
 8006c1c:	3708      	adds	r7, #8
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	40021000 	.word	0x40021000

08006c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006c2c:	4b04      	ldr	r3, [pc, #16]	; (8006c40 <__NVIC_GetPriorityGrouping+0x18>)
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	0a1b      	lsrs	r3, r3, #8
 8006c32:	f003 0307 	and.w	r3, r3, #7
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr
 8006c40:	e000ed00 	.word	0xe000ed00

08006c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	db0b      	blt.n	8006c6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c56:	79fb      	ldrb	r3, [r7, #7]
 8006c58:	f003 021f 	and.w	r2, r3, #31
 8006c5c:	4907      	ldr	r1, [pc, #28]	; (8006c7c <__NVIC_EnableIRQ+0x38>)
 8006c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c62:	095b      	lsrs	r3, r3, #5
 8006c64:	2001      	movs	r0, #1
 8006c66:	fa00 f202 	lsl.w	r2, r0, r2
 8006c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	e000e100 	.word	0xe000e100

08006c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	4603      	mov	r3, r0
 8006c88:	6039      	str	r1, [r7, #0]
 8006c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	db0a      	blt.n	8006caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	490c      	ldr	r1, [pc, #48]	; (8006ccc <__NVIC_SetPriority+0x4c>)
 8006c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c9e:	0112      	lsls	r2, r2, #4
 8006ca0:	b2d2      	uxtb	r2, r2
 8006ca2:	440b      	add	r3, r1
 8006ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ca8:	e00a      	b.n	8006cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	b2da      	uxtb	r2, r3
 8006cae:	4908      	ldr	r1, [pc, #32]	; (8006cd0 <__NVIC_SetPriority+0x50>)
 8006cb0:	79fb      	ldrb	r3, [r7, #7]
 8006cb2:	f003 030f 	and.w	r3, r3, #15
 8006cb6:	3b04      	subs	r3, #4
 8006cb8:	0112      	lsls	r2, r2, #4
 8006cba:	b2d2      	uxtb	r2, r2
 8006cbc:	440b      	add	r3, r1
 8006cbe:	761a      	strb	r2, [r3, #24]
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	e000e100 	.word	0xe000e100
 8006cd0:	e000ed00 	.word	0xe000ed00

08006cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b089      	sub	sp, #36	; 0x24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f003 0307 	and.w	r3, r3, #7
 8006ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	f1c3 0307 	rsb	r3, r3, #7
 8006cee:	2b04      	cmp	r3, #4
 8006cf0:	bf28      	it	cs
 8006cf2:	2304      	movcs	r3, #4
 8006cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	3304      	adds	r3, #4
 8006cfa:	2b06      	cmp	r3, #6
 8006cfc:	d902      	bls.n	8006d04 <NVIC_EncodePriority+0x30>
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	3b03      	subs	r3, #3
 8006d02:	e000      	b.n	8006d06 <NVIC_EncodePriority+0x32>
 8006d04:	2300      	movs	r3, #0
 8006d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d12:	43da      	mvns	r2, r3
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	401a      	ands	r2, r3
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006d1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	fa01 f303 	lsl.w	r3, r1, r3
 8006d26:	43d9      	mvns	r1, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d2c:	4313      	orrs	r3, r2
         );
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3724      	adds	r7, #36	; 0x24
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
	...

08006d3c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b085      	sub	sp, #20
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8006d46:	4a14      	ldr	r2, [pc, #80]	; (8006d98 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	f003 0303 	and.w	r3, r3, #3
 8006d4e:	3302      	adds	r3, #2
 8006d50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	0c1b      	lsrs	r3, r3, #16
 8006d58:	43db      	mvns	r3, r3
 8006d5a:	ea02 0103 	and.w	r1, r2, r3
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	0c1b      	lsrs	r3, r3, #16
 8006d62:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	fa93 f3a3 	rbit	r3, r3
 8006d6a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	fab3 f383 	clz	r3, r3
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	f003 031f 	and.w	r3, r3, #31
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	409a      	lsls	r2, r3
 8006d7c:	4806      	ldr	r0, [pc, #24]	; (8006d98 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	f003 0303 	and.w	r3, r3, #3
 8006d84:	430a      	orrs	r2, r1
 8006d86:	3302      	adds	r3, #2
 8006d88:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006d8c:	bf00      	nop
 8006d8e:	3714      	adds	r7, #20
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr
 8006d98:	40010000 	.word	0x40010000

08006d9c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b089      	sub	sp, #36	; 0x24
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	fa93 f3a3 	rbit	r3, r3
 8006db6:	613b      	str	r3, [r7, #16]
  return result;
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	fab3 f383 	clz	r3, r3
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	005b      	lsls	r3, r3, #1
 8006dc2:	2103      	movs	r1, #3
 8006dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc8:	43db      	mvns	r3, r3
 8006dca:	401a      	ands	r2, r3
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	fa93 f3a3 	rbit	r3, r3
 8006dd6:	61bb      	str	r3, [r7, #24]
  return result;
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	fab3 f383 	clz	r3, r3
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	005b      	lsls	r3, r3, #1
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	fa01 f303 	lsl.w	r3, r1, r3
 8006de8:	431a      	orrs	r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	601a      	str	r2, [r3, #0]
}
 8006dee:	bf00      	nop
 8006df0:	3724      	adds	r7, #36	; 0x24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b089      	sub	sp, #36	; 0x24
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	60f8      	str	r0, [r7, #12]
 8006e02:	60b9      	str	r1, [r7, #8]
 8006e04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	fa93 f3a3 	rbit	r3, r3
 8006e14:	613b      	str	r3, [r7, #16]
  return result;
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	fab3 f383 	clz	r3, r3
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	005b      	lsls	r3, r3, #1
 8006e20:	2103      	movs	r1, #3
 8006e22:	fa01 f303 	lsl.w	r3, r1, r3
 8006e26:	43db      	mvns	r3, r3
 8006e28:	401a      	ands	r2, r3
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	fa93 f3a3 	rbit	r3, r3
 8006e34:	61bb      	str	r3, [r7, #24]
  return result;
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	fab3 f383 	clz	r3, r3
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	005b      	lsls	r3, r3, #1
 8006e40:	6879      	ldr	r1, [r7, #4]
 8006e42:	fa01 f303 	lsl.w	r3, r1, r3
 8006e46:	431a      	orrs	r2, r3
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	60da      	str	r2, [r3, #12]
}
 8006e4c:	bf00      	nop
 8006e4e:	3724      	adds	r7, #36	; 0x24
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b083      	sub	sp, #12
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	683a      	ldr	r2, [r7, #0]
 8006e66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006e7c:	4b08      	ldr	r3, [pc, #32]	; (8006ea0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e80:	4907      	ldr	r1, [pc, #28]	; (8006ea0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006e88:	4b05      	ldr	r3, [pc, #20]	; (8006ea0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006e8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e92:	68fb      	ldr	r3, [r7, #12]
}
 8006e94:	bf00      	nop
 8006e96:	3714      	adds	r7, #20
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	40021000 	.word	0x40021000

08006ea4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08a      	sub	sp, #40	; 0x28
 8006ea8:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8006eaa:	f107 031c 	add.w	r3, r7, #28
 8006eae:	2200      	movs	r2, #0
 8006eb0:	601a      	str	r2, [r3, #0]
 8006eb2:	605a      	str	r2, [r3, #4]
 8006eb4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006eb6:	1d3b      	adds	r3, r7, #4
 8006eb8:	2200      	movs	r2, #0
 8006eba:	601a      	str	r2, [r3, #0]
 8006ebc:	605a      	str	r2, [r3, #4]
 8006ebe:	609a      	str	r2, [r3, #8]
 8006ec0:	60da      	str	r2, [r3, #12]
 8006ec2:	611a      	str	r2, [r3, #16]
 8006ec4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006ec6:	2004      	movs	r0, #4
 8006ec8:	f7ff ffd4 	bl	8006e74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006ecc:	2020      	movs	r0, #32
 8006ece:	f7ff ffd1 	bl	8006e74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006ed2:	2001      	movs	r0, #1
 8006ed4:	f7ff ffce 	bl	8006e74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006ed8:	2002      	movs	r0, #2
 8006eda:	f7ff ffcb 	bl	8006e74 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8006ede:	2108      	movs	r1, #8
 8006ee0:	48d3      	ldr	r0, [pc, #844]	; (8007230 <MX_GPIO_Init+0x38c>)
 8006ee2:	f7ff ffb9 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8006ee6:	2108      	movs	r1, #8
 8006ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006eec:	f7ff ffb4 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8006ef0:	2110      	movs	r1, #16
 8006ef2:	48cf      	ldr	r0, [pc, #828]	; (8007230 <MX_GPIO_Init+0x38c>)
 8006ef4:	f7ff ffb0 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8006ef8:	2120      	movs	r1, #32
 8006efa:	48cd      	ldr	r0, [pc, #820]	; (8007230 <MX_GPIO_Init+0x38c>)
 8006efc:	f7ff ffac 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8006f00:	2101      	movs	r1, #1
 8006f02:	48cc      	ldr	r0, [pc, #816]	; (8007234 <MX_GPIO_Init+0x390>)
 8006f04:	f7ff ffa8 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8006f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f0c:	48c8      	ldr	r0, [pc, #800]	; (8007230 <MX_GPIO_Init+0x38c>)
 8006f0e:	f7ff ffa3 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8006f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f16:	48c6      	ldr	r0, [pc, #792]	; (8007230 <MX_GPIO_Init+0x38c>)
 8006f18:	f7ff ff9e 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8006f1c:	2140      	movs	r1, #64	; 0x40
 8006f1e:	48c5      	ldr	r0, [pc, #788]	; (8007234 <MX_GPIO_Init+0x390>)
 8006f20:	f7ff ff9a 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8006f24:	2180      	movs	r1, #128	; 0x80
 8006f26:	48c3      	ldr	r0, [pc, #780]	; (8007234 <MX_GPIO_Init+0x390>)
 8006f28:	f7ff ff96 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8006f2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f30:	48c0      	ldr	r0, [pc, #768]	; (8007234 <MX_GPIO_Init+0x390>)
 8006f32:	f7ff ff91 	bl	8006e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8006f36:	49c0      	ldr	r1, [pc, #768]	; (8007238 <MX_GPIO_Init+0x394>)
 8006f38:	2002      	movs	r0, #2
 8006f3a:	f7ff feff 	bl	8006d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8006f3e:	49bf      	ldr	r1, [pc, #764]	; (800723c <MX_GPIO_Init+0x398>)
 8006f40:	2002      	movs	r0, #2
 8006f42:	f7ff fefb 	bl	8006d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8006f46:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8006f4a:	2005      	movs	r0, #5
 8006f4c:	f7ff fef6 	bl	8006d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8006f50:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8006f54:	2005      	movs	r0, #5
 8006f56:	f7ff fef1 	bl	8006d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8006f5a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8006f5e:	2002      	movs	r0, #2
 8006f60:	f7ff feec 	bl	8006d3c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8006f64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f68:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006f70:	2300      	movs	r3, #0
 8006f72:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006f76:	2302      	movs	r3, #2
 8006f78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006f7c:	f107 031c 	add.w	r3, r7, #28
 8006f80:	4618      	mov	r0, r3
 8006f82:	f005 fead 	bl	800cce0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8006f86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f8a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006f92:	2300      	movs	r3, #0
 8006f94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006f98:	2302      	movs	r3, #2
 8006f9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006f9e:	f107 031c 	add.w	r3, r7, #28
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f005 fe9c 	bl	800cce0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006fac:	2301      	movs	r3, #1
 8006fae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006fbe:	f107 031c 	add.w	r3, r7, #28
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f005 fe8c 	bl	800cce0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8006fc8:	2302      	movs	r3, #2
 8006fca:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006fd8:	2302      	movs	r3, #2
 8006fda:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006fde:	f107 031c 	add.w	r3, r7, #28
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f005 fe7c 	bl	800cce0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8006fe8:	2304      	movs	r3, #4
 8006fea:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006fec:	2301      	movs	r3, #1
 8006fee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006ffe:	f107 031c 	add.w	r3, r7, #28
 8007002:	4618      	mov	r0, r3
 8007004:	f005 fe6c 	bl	800cce0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8007008:	2201      	movs	r2, #1
 800700a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800700e:	4888      	ldr	r0, [pc, #544]	; (8007230 <MX_GPIO_Init+0x38c>)
 8007010:	f7ff fef3 	bl	8006dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8007014:	2201      	movs	r2, #1
 8007016:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800701a:	4885      	ldr	r0, [pc, #532]	; (8007230 <MX_GPIO_Init+0x38c>)
 800701c:	f7ff feed 	bl	8006dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8007020:	2201      	movs	r2, #1
 8007022:	2101      	movs	r1, #1
 8007024:	4886      	ldr	r0, [pc, #536]	; (8007240 <MX_GPIO_Init+0x39c>)
 8007026:	f7ff fee8 	bl	8006dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800702a:	2201      	movs	r2, #1
 800702c:	2102      	movs	r1, #2
 800702e:	4884      	ldr	r0, [pc, #528]	; (8007240 <MX_GPIO_Init+0x39c>)
 8007030:	f7ff fee3 	bl	8006dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8007034:	2201      	movs	r2, #1
 8007036:	2104      	movs	r1, #4
 8007038:	487d      	ldr	r0, [pc, #500]	; (8007230 <MX_GPIO_Init+0x38c>)
 800703a:	f7ff fede 	bl	8006dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 800703e:	2200      	movs	r2, #0
 8007040:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007044:	487a      	ldr	r0, [pc, #488]	; (8007230 <MX_GPIO_Init+0x38c>)
 8007046:	f7ff fea9 	bl	8006d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 800704a:	2200      	movs	r2, #0
 800704c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007050:	4877      	ldr	r0, [pc, #476]	; (8007230 <MX_GPIO_Init+0x38c>)
 8007052:	f7ff fea3 	bl	8006d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8007056:	2200      	movs	r2, #0
 8007058:	2101      	movs	r1, #1
 800705a:	4879      	ldr	r0, [pc, #484]	; (8007240 <MX_GPIO_Init+0x39c>)
 800705c:	f7ff fe9e 	bl	8006d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8007060:	2200      	movs	r2, #0
 8007062:	2102      	movs	r1, #2
 8007064:	4876      	ldr	r0, [pc, #472]	; (8007240 <MX_GPIO_Init+0x39c>)
 8007066:	f7ff fe99 	bl	8006d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 800706a:	2200      	movs	r2, #0
 800706c:	2104      	movs	r1, #4
 800706e:	4870      	ldr	r0, [pc, #448]	; (8007230 <MX_GPIO_Init+0x38c>)
 8007070:	f7ff fe94 	bl	8006d9c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8007074:	2308      	movs	r3, #8
 8007076:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007078:	2301      	movs	r3, #1
 800707a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800707c:	2300      	movs	r3, #0
 800707e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007080:	2300      	movs	r3, #0
 8007082:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8007084:	2302      	movs	r3, #2
 8007086:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8007088:	1d3b      	adds	r3, r7, #4
 800708a:	4619      	mov	r1, r3
 800708c:	4868      	ldr	r0, [pc, #416]	; (8007230 <MX_GPIO_Init+0x38c>)
 800708e:	f006 f81a 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8007092:	2308      	movs	r3, #8
 8007094:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007096:	2301      	movs	r3, #1
 8007098:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800709a:	2300      	movs	r3, #0
 800709c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800709e:	2300      	movs	r3, #0
 80070a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80070a2:	2300      	movs	r3, #0
 80070a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 80070a6:	1d3b      	adds	r3, r7, #4
 80070a8:	4619      	mov	r1, r3
 80070aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80070ae:	f006 f80a 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 80070b2:	2310      	movs	r3, #16
 80070b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80070b6:	2301      	movs	r3, #1
 80070b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80070ba:	2300      	movs	r3, #0
 80070bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80070c2:	2300      	movs	r3, #0
 80070c4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 80070c6:	1d3b      	adds	r3, r7, #4
 80070c8:	4619      	mov	r1, r3
 80070ca:	4859      	ldr	r0, [pc, #356]	; (8007230 <MX_GPIO_Init+0x38c>)
 80070cc:	f005 fffb 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 80070d0:	2320      	movs	r3, #32
 80070d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80070d4:	2301      	movs	r3, #1
 80070d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80070d8:	2300      	movs	r3, #0
 80070da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80070dc:	2300      	movs	r3, #0
 80070de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80070e0:	2300      	movs	r3, #0
 80070e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 80070e4:	1d3b      	adds	r3, r7, #4
 80070e6:	4619      	mov	r1, r3
 80070e8:	4851      	ldr	r0, [pc, #324]	; (8007230 <MX_GPIO_Init+0x38c>)
 80070ea:	f005 ffec 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 80070ee:	2301      	movs	r3, #1
 80070f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80070f2:	2301      	movs	r3, #1
 80070f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80070f6:	2300      	movs	r3, #0
 80070f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80070fa:	2300      	movs	r3, #0
 80070fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80070fe:	2300      	movs	r3, #0
 8007100:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8007102:	1d3b      	adds	r3, r7, #4
 8007104:	4619      	mov	r1, r3
 8007106:	484b      	ldr	r0, [pc, #300]	; (8007234 <MX_GPIO_Init+0x390>)
 8007108:	f005 ffdd 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 800710c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007110:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007112:	2301      	movs	r3, #1
 8007114:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007116:	2300      	movs	r3, #0
 8007118:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800711a:	2300      	movs	r3, #0
 800711c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800711e:	2300      	movs	r3, #0
 8007120:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8007122:	1d3b      	adds	r3, r7, #4
 8007124:	4619      	mov	r1, r3
 8007126:	4842      	ldr	r0, [pc, #264]	; (8007230 <MX_GPIO_Init+0x38c>)
 8007128:	f005 ffcd 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 800712c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007130:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007132:	2301      	movs	r3, #1
 8007134:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007136:	2300      	movs	r3, #0
 8007138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800713a:	2300      	movs	r3, #0
 800713c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800713e:	2300      	movs	r3, #0
 8007140:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8007142:	1d3b      	adds	r3, r7, #4
 8007144:	4619      	mov	r1, r3
 8007146:	483a      	ldr	r0, [pc, #232]	; (8007230 <MX_GPIO_Init+0x38c>)
 8007148:	f005 ffbd 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 800714c:	2340      	movs	r3, #64	; 0x40
 800714e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007150:	2301      	movs	r3, #1
 8007152:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007154:	2303      	movs	r3, #3
 8007156:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007158:	2300      	movs	r3, #0
 800715a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800715c:	2300      	movs	r3, #0
 800715e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007160:	1d3b      	adds	r3, r7, #4
 8007162:	4619      	mov	r1, r3
 8007164:	4833      	ldr	r0, [pc, #204]	; (8007234 <MX_GPIO_Init+0x390>)
 8007166:	f005 ffae 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800716a:	2380      	movs	r3, #128	; 0x80
 800716c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800716e:	2301      	movs	r3, #1
 8007170:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007172:	2303      	movs	r3, #3
 8007174:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007176:	2300      	movs	r3, #0
 8007178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800717a:	2300      	movs	r3, #0
 800717c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800717e:	1d3b      	adds	r3, r7, #4
 8007180:	4619      	mov	r1, r3
 8007182:	482c      	ldr	r0, [pc, #176]	; (8007234 <MX_GPIO_Init+0x390>)
 8007184:	f005 ff9f 	bl	800d0c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8007188:	f44f 7300 	mov.w	r3, #512	; 0x200
 800718c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800718e:	2301      	movs	r3, #1
 8007190:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007192:	2303      	movs	r3, #3
 8007194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007196:	2300      	movs	r3, #0
 8007198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800719a:	2300      	movs	r3, #0
 800719c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800719e:	1d3b      	adds	r3, r7, #4
 80071a0:	4619      	mov	r1, r3
 80071a2:	4824      	ldr	r0, [pc, #144]	; (8007234 <MX_GPIO_Init+0x390>)
 80071a4:	f005 ff8f 	bl	800d0c6 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80071a8:	f7ff fd3e 	bl	8006c28 <__NVIC_GetPriorityGrouping>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2200      	movs	r2, #0
 80071b0:	2100      	movs	r1, #0
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7ff fd8e 	bl	8006cd4 <NVIC_EncodePriority>
 80071b8:	4603      	mov	r3, r0
 80071ba:	4619      	mov	r1, r3
 80071bc:	2006      	movs	r0, #6
 80071be:	f7ff fd5f 	bl	8006c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80071c2:	2006      	movs	r0, #6
 80071c4:	f7ff fd3e 	bl	8006c44 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80071c8:	f7ff fd2e 	bl	8006c28 <__NVIC_GetPriorityGrouping>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2200      	movs	r2, #0
 80071d0:	2100      	movs	r1, #0
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7ff fd7e 	bl	8006cd4 <NVIC_EncodePriority>
 80071d8:	4603      	mov	r3, r0
 80071da:	4619      	mov	r1, r3
 80071dc:	2007      	movs	r0, #7
 80071de:	f7ff fd4f 	bl	8006c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80071e2:	2007      	movs	r0, #7
 80071e4:	f7ff fd2e 	bl	8006c44 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80071e8:	f7ff fd1e 	bl	8006c28 <__NVIC_GetPriorityGrouping>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2200      	movs	r2, #0
 80071f0:	2100      	movs	r1, #0
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7ff fd6e 	bl	8006cd4 <NVIC_EncodePriority>
 80071f8:	4603      	mov	r3, r0
 80071fa:	4619      	mov	r1, r3
 80071fc:	2008      	movs	r0, #8
 80071fe:	f7ff fd3f 	bl	8006c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8007202:	2008      	movs	r0, #8
 8007204:	f7ff fd1e 	bl	8006c44 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007208:	f7ff fd0e 	bl	8006c28 <__NVIC_GetPriorityGrouping>
 800720c:	4603      	mov	r3, r0
 800720e:	2200      	movs	r2, #0
 8007210:	2100      	movs	r1, #0
 8007212:	4618      	mov	r0, r3
 8007214:	f7ff fd5e 	bl	8006cd4 <NVIC_EncodePriority>
 8007218:	4603      	mov	r3, r0
 800721a:	4619      	mov	r1, r3
 800721c:	2028      	movs	r0, #40	; 0x28
 800721e:	f7ff fd2f 	bl	8006c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007222:	2028      	movs	r0, #40	; 0x28
 8007224:	f7ff fd0e 	bl	8006c44 <__NVIC_EnableIRQ>

}
 8007228:	bf00      	nop
 800722a:	3728      	adds	r7, #40	; 0x28
 800722c:	46bd      	mov	sp, r7
 800722e:	e009      	b.n	8007244 <MX_GPIO_Init+0x3a0>
 8007230:	48000800 	.word	0x48000800
 8007234:	48000400 	.word	0x48000400
 8007238:	0f000003 	.word	0x0f000003
 800723c:	f0000003 	.word	0xf0000003
 8007240:	48001400 	.word	0x48001400
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop

08007248 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007250:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007254:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007258:	f003 0301 	and.w	r3, r3, #1
 800725c:	2b00      	cmp	r3, #0
 800725e:	d013      	beq.n	8007288 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007260:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007264:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007268:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00b      	beq.n	8007288 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007270:	e000      	b.n	8007274 <ITM_SendChar+0x2c>
    {
      __NOP();
 8007272:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007274:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d0f9      	beq.n	8007272 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800727e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007282:	687a      	ldr	r2, [r7, #4]
 8007284:	b2d2      	uxtb	r2, r2
 8007286:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007288:	687b      	ldr	r3, [r7, #4]
}
 800728a:	4618      	mov	r0, r3
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b086      	sub	sp, #24
 800729a:	af00      	add	r7, sp, #0
 800729c:	60f8      	str	r0, [r7, #12]
 800729e:	60b9      	str	r1, [r7, #8]
 80072a0:	607a      	str	r2, [r7, #4]
  int i=0;
 80072a2:	2300      	movs	r3, #0
 80072a4:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80072a6:	2300      	movs	r3, #0
 80072a8:	617b      	str	r3, [r7, #20]
 80072aa:	e009      	b.n	80072c0 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	1c5a      	adds	r2, r3, #1
 80072b0:	60ba      	str	r2, [r7, #8]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff ffc7 	bl	8007248 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	3301      	adds	r3, #1
 80072be:	617b      	str	r3, [r7, #20]
 80072c0:	697a      	ldr	r2, [r7, #20]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	dbf1      	blt.n	80072ac <_write+0x16>
  return len;
 80072c8:	687b      	ldr	r3, [r7, #4]
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3718      	adds	r7, #24
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
	...

080072d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80072d8:	f000 feb5 	bl	8008046 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80072dc:	f000 f86c 	bl	80073b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80072e0:	f7ff fde0 	bl	8006ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 80072e4:	f7ff fc66 	bl	8006bb4 <MX_DMA_Init>
  MX_DAC1_Init();
 80072e8:	f7ff fb16 	bl	8006918 <MX_DAC1_Init>
  MX_DAC2_Init();
 80072ec:	f7ff fb5e 	bl	80069ac <MX_DAC2_Init>
  MX_ADC1_Init();
 80072f0:	f7ff f9d4 	bl	800669c <MX_ADC1_Init>
  MX_COMP1_Init();
 80072f4:	f7ff fab6 	bl	8006864 <MX_COMP1_Init>
  MX_TIM2_Init();
 80072f8:	f000 fbaa 	bl	8007a50 <MX_TIM2_Init>
  MX_SPI3_Init();
 80072fc:	f000 f908 	bl	8007510 <MX_SPI3_Init>
  MX_RNG_Init();
 8007300:	f000 f8f8 	bl	80074f4 <MX_RNG_Init>
  MX_TIM1_Init();
 8007304:	f000 fb34 	bl	8007970 <MX_TIM1_Init>
  MX_TIM8_Init();
 8007308:	f000 fc8a 	bl	8007c20 <MX_TIM8_Init>
  MX_TIM16_Init();
 800730c:	f000 fd42 	bl	8007d94 <MX_TIM16_Init>
  MX_TIM15_Init();
 8007310:	f000 fcee 	bl	8007cf0 <MX_TIM15_Init>
  MX_TIM5_Init();
 8007314:	f000 fc36 	bl	8007b84 <MX_TIM5_Init>
  MX_TIM3_Init();
 8007318:	f000 fbe6 	bl	8007ae8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 800731c:	f7fd f972 	bl	8004604 <DT_InitRegister>

  // main signal function output (external)
  //DAC_InitDevices()
  SM_Init();
 8007320:	f7fd fe3a 	bl	8004f98 <SM_Init>
  FuncO_Init();
 8007324:	f7fd fb56 	bl	80049d4 <FuncO_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 8007328:	2000      	movs	r0, #0
 800732a:	f7fd fc0b 	bl	8004b44 <FuncO_ApplyPresetToSignal>
  FuncO_ApplyPresetToSync(eDefaultFuncPreset);
 800732e:	2000      	movs	r0, #0
 8007330:	f7fd fc62 	bl	8004bf8 <FuncO_ApplyPresetToSync>

  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8007334:	2110      	movs	r1, #16
 8007336:	481b      	ldr	r0, [pc, #108]	; (80073a4 <main+0xd0>)
 8007338:	f002 fb89 	bl	8009a4e <HAL_DAC_Start>
  // single clock to run all DAC channels. TODO add independent clocks
  //HAL_TIM_Base_Start(&htim8);
  //HAL_TIM_Base_Start(&htim2);

  // TIM2 - DAC TIMER
  OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 800733c:	4b1a      	ldr	r3, [pc, #104]	; (80073a8 <main+0xd4>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a19      	ldr	r2, [pc, #100]	; (80073a8 <main+0xd4>)
 8007342:	f043 0301 	orr.w	r3, r3, #1
 8007346:	6013      	str	r3, [r2, #0]
  FreqO_ApplyPreset(eDefaultFreqPreset);
 8007348:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800734c:	f7fd fad8 	bl	8004900 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8007350:	2201      	movs	r2, #1
 8007352:	2108      	movs	r1, #8
 8007354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007358:	f003 fbc4 	bl	800aae4 <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyPresetToSignal(eDefaultVppPreset);
 800735c:	2059      	movs	r0, #89	; 0x59
 800735e:	f7fd fef1 	bl	8005144 <VPP_ApplyPresetToSignal>
  //HAL_TIM_Base_Start_IT(&htim3);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007362:	2200      	movs	r2, #0
 8007364:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007368:	4810      	ldr	r0, [pc, #64]	; (80073ac <main+0xd8>)
 800736a:	f003 fbbb 	bl	800aae4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 800736e:	2200      	movs	r2, #0
 8007370:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007374:	480d      	ldr	r0, [pc, #52]	; (80073ac <main+0xd8>)
 8007376:	f003 fbb5 	bl	800aae4 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800737a:	480d      	ldr	r0, [pc, #52]	; (80073b0 <main+0xdc>)
 800737c:	f004 fcac 	bl	800bcd8 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8007380:	4b0c      	ldr	r3, [pc, #48]	; (80073b4 <main+0xe0>)
 8007382:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007386:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8007388:	4b0a      	ldr	r3, [pc, #40]	; (80073b4 <main+0xe0>)
 800738a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800738e:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8007390:	f7f9 fc58 	bl	8000c44 <DM_Init>
  DM_PostInit();
 8007394:	f7f9 fc64 	bl	8000c60 <DM_PostInit>

  IM_Init();
 8007398:	f7fc ffb4 	bl	8004304 <IM_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 800739c:	f7fc f8fe 	bl	800359c <EM_ProcessEvent>
 80073a0:	e7fc      	b.n	800739c <main+0xc8>
 80073a2:	bf00      	nop
 80073a4:	20002614 	.word	0x20002614
 80073a8:	40013400 	.word	0x40013400
 80073ac:	48000800 	.word	0x48000800
 80073b0:	2000287c 	.word	0x2000287c
 80073b4:	40001000 	.word	0x40001000

080073b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b0a8      	sub	sp, #160	; 0xa0
 80073bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80073be:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80073c2:	2238      	movs	r2, #56	; 0x38
 80073c4:	2100      	movs	r1, #0
 80073c6:	4618      	mov	r0, r3
 80073c8:	f006 feda 	bl	800e180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80073cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80073d0:	2200      	movs	r2, #0
 80073d2:	601a      	str	r2, [r3, #0]
 80073d4:	605a      	str	r2, [r3, #4]
 80073d6:	609a      	str	r2, [r3, #8]
 80073d8:	60da      	str	r2, [r3, #12]
 80073da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80073dc:	463b      	mov	r3, r7
 80073de:	2254      	movs	r2, #84	; 0x54
 80073e0:	2100      	movs	r1, #0
 80073e2:	4618      	mov	r0, r3
 80073e4:	f006 fecc 	bl	800e180 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80073e8:	2000      	movs	r0, #0
 80073ea:	f003 fb93 	bl	800ab14 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80073ee:	2322      	movs	r3, #34	; 0x22
 80073f0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80073f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073f6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80073f8:	2340      	movs	r3, #64	; 0x40
 80073fa:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80073fc:	2301      	movs	r3, #1
 80073fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007402:	2302      	movs	r3, #2
 8007404:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007408:	2302      	movs	r3, #2
 800740a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800740e:	2302      	movs	r3, #2
 8007410:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8007414:	232a      	movs	r3, #42	; 0x2a
 8007416:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 800741a:	231e      	movs	r3, #30
 800741c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007420:	2304      	movs	r3, #4
 8007422:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007426:	2302      	movs	r3, #2
 8007428:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800742c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007430:	4618      	mov	r0, r3
 8007432:	f003 fc13 	bl	800ac5c <HAL_RCC_OscConfig>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d001      	beq.n	8007440 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800743c:	f000 f82a 	bl	8007494 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007440:	230f      	movs	r3, #15
 8007442:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007444:	2303      	movs	r3, #3
 8007446:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007448:	2300      	movs	r3, #0
 800744a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800744c:	2300      	movs	r3, #0
 800744e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007450:	2300      	movs	r3, #0
 8007452:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007454:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007458:	2108      	movs	r1, #8
 800745a:	4618      	mov	r0, r3
 800745c:	f003 ff16 	bl	800b28c <HAL_RCC_ClockConfig>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d001      	beq.n	800746a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8007466:	f000 f815 	bl	8007494 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 800746a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800746e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007470:	2300      	movs	r3, #0
 8007472:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007474:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007478:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800747a:	463b      	mov	r3, r7
 800747c:	4618      	mov	r0, r3
 800747e:	f004 f8f5 	bl	800b66c <HAL_RCCEx_PeriphCLKConfig>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8007488:	f000 f804 	bl	8007494 <Error_Handler>
  }
}
 800748c:	bf00      	nop
 800748e:	37a0      	adds	r7, #160	; 0xa0
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007494:	b480      	push	{r7}
 8007496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007498:	bf00      	nop
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b083      	sub	sp, #12
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f043 0204 	orr.w	r2, r3, #4
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	601a      	str	r2, [r3, #0]
}
 80074b6:	bf00      	nop
 80074b8:	370c      	adds	r7, #12
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
	...

080074c4 <LL_AHB2_GRP1_EnableClock>:
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80074cc:	4b08      	ldr	r3, [pc, #32]	; (80074f0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80074ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074d0:	4907      	ldr	r1, [pc, #28]	; (80074f0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80074d8:	4b05      	ldr	r3, [pc, #20]	; (80074f0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80074da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4013      	ands	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80074e2:	68fb      	ldr	r3, [r7, #12]
}
 80074e4:	bf00      	nop
 80074e6:	3714      	adds	r7, #20
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr
 80074f0:	40021000 	.word	0x40021000

080074f4 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80074f8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80074fc:	f7ff ffe2 	bl	80074c4 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8007500:	4802      	ldr	r0, [pc, #8]	; (800750c <MX_RNG_Init+0x18>)
 8007502:	f7ff ffce 	bl	80074a2 <LL_RNG_Enable>

}
 8007506:	bf00      	nop
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	50060800 	.word	0x50060800

08007510 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8007514:	4b1b      	ldr	r3, [pc, #108]	; (8007584 <MX_SPI3_Init+0x74>)
 8007516:	4a1c      	ldr	r2, [pc, #112]	; (8007588 <MX_SPI3_Init+0x78>)
 8007518:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800751a:	4b1a      	ldr	r3, [pc, #104]	; (8007584 <MX_SPI3_Init+0x74>)
 800751c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007520:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007522:	4b18      	ldr	r3, [pc, #96]	; (8007584 <MX_SPI3_Init+0x74>)
 8007524:	2200      	movs	r2, #0
 8007526:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007528:	4b16      	ldr	r3, [pc, #88]	; (8007584 <MX_SPI3_Init+0x74>)
 800752a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800752e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007530:	4b14      	ldr	r3, [pc, #80]	; (8007584 <MX_SPI3_Init+0x74>)
 8007532:	2200      	movs	r2, #0
 8007534:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007536:	4b13      	ldr	r3, [pc, #76]	; (8007584 <MX_SPI3_Init+0x74>)
 8007538:	2200      	movs	r2, #0
 800753a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800753c:	4b11      	ldr	r3, [pc, #68]	; (8007584 <MX_SPI3_Init+0x74>)
 800753e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007542:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007544:	4b0f      	ldr	r3, [pc, #60]	; (8007584 <MX_SPI3_Init+0x74>)
 8007546:	2210      	movs	r2, #16
 8007548:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800754a:	4b0e      	ldr	r3, [pc, #56]	; (8007584 <MX_SPI3_Init+0x74>)
 800754c:	2200      	movs	r2, #0
 800754e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007550:	4b0c      	ldr	r3, [pc, #48]	; (8007584 <MX_SPI3_Init+0x74>)
 8007552:	2200      	movs	r2, #0
 8007554:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007556:	4b0b      	ldr	r3, [pc, #44]	; (8007584 <MX_SPI3_Init+0x74>)
 8007558:	2200      	movs	r2, #0
 800755a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800755c:	4b09      	ldr	r3, [pc, #36]	; (8007584 <MX_SPI3_Init+0x74>)
 800755e:	2207      	movs	r2, #7
 8007560:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007562:	4b08      	ldr	r3, [pc, #32]	; (8007584 <MX_SPI3_Init+0x74>)
 8007564:	2200      	movs	r2, #0
 8007566:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007568:	4b06      	ldr	r3, [pc, #24]	; (8007584 <MX_SPI3_Init+0x74>)
 800756a:	2208      	movs	r2, #8
 800756c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800756e:	4805      	ldr	r0, [pc, #20]	; (8007584 <MX_SPI3_Init+0x74>)
 8007570:	f004 fac8 	bl	800bb04 <HAL_SPI_Init>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800757a:	f7ff ff8b 	bl	8007494 <Error_Handler>
  }

}
 800757e:	bf00      	nop
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	200026e8 	.word	0x200026e8
 8007588:	40003c00 	.word	0x40003c00

0800758c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b08a      	sub	sp, #40	; 0x28
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007594:	f107 0314 	add.w	r3, r7, #20
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	605a      	str	r2, [r3, #4]
 800759e:	609a      	str	r2, [r3, #8]
 80075a0:	60da      	str	r2, [r3, #12]
 80075a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a17      	ldr	r2, [pc, #92]	; (8007608 <HAL_SPI_MspInit+0x7c>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d128      	bne.n	8007600 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80075ae:	4b17      	ldr	r3, [pc, #92]	; (800760c <HAL_SPI_MspInit+0x80>)
 80075b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b2:	4a16      	ldr	r2, [pc, #88]	; (800760c <HAL_SPI_MspInit+0x80>)
 80075b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075b8:	6593      	str	r3, [r2, #88]	; 0x58
 80075ba:	4b14      	ldr	r3, [pc, #80]	; (800760c <HAL_SPI_MspInit+0x80>)
 80075bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075c2:	613b      	str	r3, [r7, #16]
 80075c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80075c6:	4b11      	ldr	r3, [pc, #68]	; (800760c <HAL_SPI_MspInit+0x80>)
 80075c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075ca:	4a10      	ldr	r2, [pc, #64]	; (800760c <HAL_SPI_MspInit+0x80>)
 80075cc:	f043 0304 	orr.w	r3, r3, #4
 80075d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80075d2:	4b0e      	ldr	r3, [pc, #56]	; (800760c <HAL_SPI_MspInit+0x80>)
 80075d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075d6:	f003 0304 	and.w	r3, r3, #4
 80075da:	60fb      	str	r3, [r7, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80075de:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80075e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075e4:	2302      	movs	r3, #2
 80075e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075ec:	2300      	movs	r3, #0
 80075ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80075f0:	2306      	movs	r3, #6
 80075f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80075f4:	f107 0314 	add.w	r3, r7, #20
 80075f8:	4619      	mov	r1, r3
 80075fa:	4805      	ldr	r0, [pc, #20]	; (8007610 <HAL_SPI_MspInit+0x84>)
 80075fc:	f003 f8f0 	bl	800a7e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8007600:	bf00      	nop
 8007602:	3728      	adds	r7, #40	; 0x28
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	40003c00 	.word	0x40003c00
 800760c:	40021000 	.word	0x40021000
 8007610:	48000800 	.word	0x48000800

08007614 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8007614:	b480      	push	{r7}
 8007616:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007618:	4b05      	ldr	r3, [pc, #20]	; (8007630 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	4a04      	ldr	r2, [pc, #16]	; (8007630 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800761e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007622:	6093      	str	r3, [r2, #8]
}
 8007624:	bf00      	nop
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	40007000 	.word	0x40007000

08007634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800763a:	4b0f      	ldr	r3, [pc, #60]	; (8007678 <HAL_MspInit+0x44>)
 800763c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800763e:	4a0e      	ldr	r2, [pc, #56]	; (8007678 <HAL_MspInit+0x44>)
 8007640:	f043 0301 	orr.w	r3, r3, #1
 8007644:	6613      	str	r3, [r2, #96]	; 0x60
 8007646:	4b0c      	ldr	r3, [pc, #48]	; (8007678 <HAL_MspInit+0x44>)
 8007648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	607b      	str	r3, [r7, #4]
 8007650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007652:	4b09      	ldr	r3, [pc, #36]	; (8007678 <HAL_MspInit+0x44>)
 8007654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007656:	4a08      	ldr	r2, [pc, #32]	; (8007678 <HAL_MspInit+0x44>)
 8007658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800765c:	6593      	str	r3, [r2, #88]	; 0x58
 800765e:	4b06      	ldr	r3, [pc, #24]	; (8007678 <HAL_MspInit+0x44>)
 8007660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007666:	603b      	str	r3, [r7, #0]
 8007668:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 800766a:	f7ff ffd3 	bl	8007614 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800766e:	bf00      	nop
 8007670:	3708      	adds	r7, #8
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	40021000 	.word	0x40021000

0800767c <LL_EXTI_IsActiveFlag_0_31>:
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007684:	4b07      	ldr	r3, [pc, #28]	; (80076a4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8007686:	695a      	ldr	r2, [r3, #20]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4013      	ands	r3, r2
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	429a      	cmp	r2, r3
 8007690:	d101      	bne.n	8007696 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007692:	2301      	movs	r3, #1
 8007694:	e000      	b.n	8007698 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	40010400 	.word	0x40010400

080076a8 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80076b0:	4a04      	ldr	r2, [pc, #16]	; (80076c4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6153      	str	r3, [r2, #20]
}
 80076b6:	bf00      	nop
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	40010400 	.word	0x40010400

080076c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80076c8:	b480      	push	{r7}
 80076ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80076cc:	bf00      	nop
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80076d6:	b480      	push	{r7}
 80076d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80076da:	e7fe      	b.n	80076da <HardFault_Handler+0x4>

080076dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80076dc:	b480      	push	{r7}
 80076de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80076e0:	e7fe      	b.n	80076e0 <MemManage_Handler+0x4>

080076e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80076e2:	b480      	push	{r7}
 80076e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80076e6:	e7fe      	b.n	80076e6 <BusFault_Handler+0x4>

080076e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80076ec:	e7fe      	b.n	80076ec <UsageFault_Handler+0x4>

080076ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80076ee:	b480      	push	{r7}
 80076f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80076f2:	bf00      	nop
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80076fc:	b480      	push	{r7}
 80076fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007700:	bf00      	nop
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800770a:	b480      	push	{r7}
 800770c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800770e:	bf00      	nop
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800771c:	f000 fce6 	bl	80080ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007720:	bf00      	nop
 8007722:	bd80      	pop	{r7, pc}

08007724 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8007728:	f7fc fe72 	bl	8004410 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800772c:	2001      	movs	r0, #1
 800772e:	f7ff ffa5 	bl	800767c <LL_EXTI_IsActiveFlag_0_31>
 8007732:	4603      	mov	r3, r0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d002      	beq.n	800773e <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8007738:	2001      	movs	r0, #1
 800773a:	f7ff ffb5 	bl	80076a8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800773e:	bf00      	nop
 8007740:	bd80      	pop	{r7, pc}

08007742 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8007746:	f7fc fe89 	bl	800445c <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 800774a:	2002      	movs	r0, #2
 800774c:	f7ff ff96 	bl	800767c <LL_EXTI_IsActiveFlag_0_31>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d002      	beq.n	800775c <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8007756:	2002      	movs	r0, #2
 8007758:	f7ff ffa6 	bl	80076a8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800775c:	bf00      	nop
 800775e:	bd80      	pop	{r7, pc}

08007760 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007764:	f7fc fea0 	bl	80044a8 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8007768:	2004      	movs	r0, #4
 800776a:	f7ff ff87 	bl	800767c <LL_EXTI_IsActiveFlag_0_31>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007774:	2004      	movs	r0, #4
 8007776:	f7ff ff97 	bl	80076a8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800777a:	bf00      	nop
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007784:	4802      	ldr	r0, [pc, #8]	; (8007790 <DMA1_Channel1_IRQHandler+0x10>)
 8007786:	f002 fedb 	bl	800a540 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800778a:	bf00      	nop
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	2000257c 	.word	0x2000257c

08007794 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8007798:	4802      	ldr	r0, [pc, #8]	; (80077a4 <DMA1_Channel2_IRQHandler+0x10>)
 800779a:	f002 fed1 	bl	800a540 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800779e:	bf00      	nop
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20002628 	.word	0x20002628

080077a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80077ac:	4802      	ldr	r0, [pc, #8]	; (80077b8 <DMA1_Channel3_IRQHandler+0x10>)
 80077ae:	f002 fec7 	bl	800a540 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80077b2:	bf00      	nop
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	20002688 	.word	0x20002688

080077bc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 80077c0:	f7f9 fa6c 	bl	8000c9c <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 80077c4:	f7fc fe96 	bl	80044f4 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80077c8:	4803      	ldr	r0, [pc, #12]	; (80077d8 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 80077ca:	f004 fbe6 	bl	800bf9a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80077ce:	4803      	ldr	r0, [pc, #12]	; (80077dc <TIM1_BRK_TIM15_IRQHandler+0x20>)
 80077d0:	f004 fbe3 	bl	800bf9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80077d4:	bf00      	nop
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	2000287c 	.word	0x2000287c
 80077dc:	20002798 	.word	0x20002798

080077e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80077e4:	4802      	ldr	r0, [pc, #8]	; (80077f0 <TIM3_IRQHandler+0x10>)
 80077e6:	f004 fbd8 	bl	800bf9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80077ea:	bf00      	nop
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	20002830 	.word	0x20002830

080077f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 80077f8:	f7fc fdba 	bl	8004370 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 80077fc:	f7fc fde0 	bl	80043c0 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8007800:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007804:	f7ff ff3a 	bl	800767c <LL_EXTI_IsActiveFlag_0_31>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d003      	beq.n	8007816 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 800780e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007812:	f7ff ff49 	bl	80076a8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007816:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800781a:	f7ff ff2f 	bl	800767c <LL_EXTI_IsActiveFlag_0_31>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d003      	beq.n	800782c <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007824:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007828:	f7ff ff3e 	bl	80076a8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800782c:	bf00      	nop
 800782e:	bd80      	pop	{r7, pc}

08007830 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEPINCREMENT_TIM_IRQHandler();
 8007834:	f7fc fd76 	bl	8004324 <IM_SWEEPINCREMENT_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007838:	4802      	ldr	r0, [pc, #8]	; (8007844 <TIM5_IRQHandler+0x14>)
 800783a:	f004 fbae 	bl	800bf9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800783e:	bf00      	nop
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	200027e4 	.word	0x200027e4

08007848 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b086      	sub	sp, #24
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007854:	2300      	movs	r3, #0
 8007856:	617b      	str	r3, [r7, #20]
 8007858:	e00a      	b.n	8007870 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800785a:	f3af 8000 	nop.w
 800785e:	4601      	mov	r1, r0
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	1c5a      	adds	r2, r3, #1
 8007864:	60ba      	str	r2, [r7, #8]
 8007866:	b2ca      	uxtb	r2, r1
 8007868:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	3301      	adds	r3, #1
 800786e:	617b      	str	r3, [r7, #20]
 8007870:	697a      	ldr	r2, [r7, #20]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	429a      	cmp	r2, r3
 8007876:	dbf0      	blt.n	800785a <_read+0x12>
	}

return len;
 8007878:	687b      	ldr	r3, [r7, #4]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3718      	adds	r7, #24
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <_close>:
	}
	return len;
}

int _close(int file)
{
 8007882:	b480      	push	{r7}
 8007884:	b083      	sub	sp, #12
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
	return -1;
 800788a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800788e:	4618      	mov	r0, r3
 8007890:	370c      	adds	r7, #12
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr

0800789a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800789a:	b480      	push	{r7}
 800789c:	b083      	sub	sp, #12
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
 80078a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80078aa:	605a      	str	r2, [r3, #4]
	return 0;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	370c      	adds	r7, #12
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr

080078ba <_isatty>:

int _isatty(int file)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b083      	sub	sp, #12
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
	return 1;
 80078c2:	2301      	movs	r3, #1
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
	return 0;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3714      	adds	r7, #20
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
	...

080078ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80078f4:	4b11      	ldr	r3, [pc, #68]	; (800793c <_sbrk+0x50>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d102      	bne.n	8007902 <_sbrk+0x16>
		heap_end = &end;
 80078fc:	4b0f      	ldr	r3, [pc, #60]	; (800793c <_sbrk+0x50>)
 80078fe:	4a10      	ldr	r2, [pc, #64]	; (8007940 <_sbrk+0x54>)
 8007900:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007902:	4b0e      	ldr	r3, [pc, #56]	; (800793c <_sbrk+0x50>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007908:	4b0c      	ldr	r3, [pc, #48]	; (800793c <_sbrk+0x50>)
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4413      	add	r3, r2
 8007910:	466a      	mov	r2, sp
 8007912:	4293      	cmp	r3, r2
 8007914:	d907      	bls.n	8007926 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007916:	f006 fc09 	bl	800e12c <__errno>
 800791a:	4602      	mov	r2, r0
 800791c:	230c      	movs	r3, #12
 800791e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007920:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007924:	e006      	b.n	8007934 <_sbrk+0x48>
	}

	heap_end += incr;
 8007926:	4b05      	ldr	r3, [pc, #20]	; (800793c <_sbrk+0x50>)
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4413      	add	r3, r2
 800792e:	4a03      	ldr	r2, [pc, #12]	; (800793c <_sbrk+0x50>)
 8007930:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007932:	68fb      	ldr	r3, [r7, #12]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	20001f28 	.word	0x20001f28
 8007940:	20002968 	.word	0x20002968

08007944 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007944:	b480      	push	{r7}
 8007946:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007948:	4b08      	ldr	r3, [pc, #32]	; (800796c <SystemInit+0x28>)
 800794a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800794e:	4a07      	ldr	r2, [pc, #28]	; (800796c <SystemInit+0x28>)
 8007950:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007954:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007958:	4b04      	ldr	r3, [pc, #16]	; (800796c <SystemInit+0x28>)
 800795a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800795e:	609a      	str	r2, [r3, #8]
#endif
}
 8007960:	bf00      	nop
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	e000ed00 	.word	0xe000ed00

08007970 <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b09a      	sub	sp, #104	; 0x68
 8007974:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8007976:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800797a:	2224      	movs	r2, #36	; 0x24
 800797c:	2100      	movs	r1, #0
 800797e:	4618      	mov	r0, r3
 8007980:	f006 fbfe 	bl	800e180 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007984:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007988:	2200      	movs	r2, #0
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	605a      	str	r2, [r3, #4]
 800798e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007990:	1d3b      	adds	r3, r7, #4
 8007992:	2234      	movs	r2, #52	; 0x34
 8007994:	2100      	movs	r1, #0
 8007996:	4618      	mov	r0, r3
 8007998:	f006 fbf2 	bl	800e180 <memset>

  htim1.Instance = TIM1;
 800799c:	4b2a      	ldr	r3, [pc, #168]	; (8007a48 <MX_TIM1_Init+0xd8>)
 800799e:	4a2b      	ldr	r2, [pc, #172]	; (8007a4c <MX_TIM1_Init+0xdc>)
 80079a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80079a2:	4b29      	ldr	r3, [pc, #164]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079a4:	2200      	movs	r2, #0
 80079a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80079a8:	4b27      	ldr	r3, [pc, #156]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079aa:	2240      	movs	r2, #64	; 0x40
 80079ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80079ae:	4b26      	ldr	r3, [pc, #152]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80079b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80079b6:	4b24      	ldr	r3, [pc, #144]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079b8:	2200      	movs	r2, #0
 80079ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80079bc:	4b22      	ldr	r3, [pc, #136]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079be:	2200      	movs	r2, #0
 80079c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80079c2:	4b21      	ldr	r3, [pc, #132]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079c4:	2280      	movs	r2, #128	; 0x80
 80079c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80079c8:	2303      	movs	r3, #3
 80079ca:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80079cc:	2300      	movs	r3, #0
 80079ce:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80079d0:	2301      	movs	r3, #1
 80079d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80079d4:	2300      	movs	r3, #0
 80079d6:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80079d8:	2300      	movs	r3, #0
 80079da:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80079dc:	2300      	movs	r3, #0
 80079de:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80079e0:	2301      	movs	r3, #1
 80079e2:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80079e4:	2300      	movs	r3, #0
 80079e6:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80079e8:	2300      	movs	r3, #0
 80079ea:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80079ec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80079f0:	4619      	mov	r1, r3
 80079f2:	4815      	ldr	r0, [pc, #84]	; (8007a48 <MX_TIM1_Init+0xd8>)
 80079f4:	f004 fa2b 	bl	800be4e <HAL_TIM_Encoder_Init>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d001      	beq.n	8007a02 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80079fe:	f7ff fd49 	bl	8007494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007a02:	2320      	movs	r3, #32
 8007a04:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007a06:	2300      	movs	r3, #0
 8007a08:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007a0e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007a12:	4619      	mov	r1, r3
 8007a14:	480c      	ldr	r0, [pc, #48]	; (8007a48 <MX_TIM1_Init+0xd8>)
 8007a16:	f004 fea5 	bl	800c764 <HAL_TIMEx_MasterConfigSynchronization>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d001      	beq.n	8007a24 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8007a20:	f7ff fd38 	bl	8007494 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007a24:	2300      	movs	r3, #0
 8007a26:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007a2c:	1d3b      	adds	r3, r7, #4
 8007a2e:	4619      	mov	r1, r3
 8007a30:	4805      	ldr	r0, [pc, #20]	; (8007a48 <MX_TIM1_Init+0xd8>)
 8007a32:	f004 ff2d 	bl	800c890 <HAL_TIMEx_ConfigBreakDeadTime>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d001      	beq.n	8007a40 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8007a3c:	f7ff fd2a 	bl	8007494 <Error_Handler>
  }

}
 8007a40:	bf00      	nop
 8007a42:	3768      	adds	r7, #104	; 0x68
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	2000287c 	.word	0x2000287c
 8007a4c:	40012c00 	.word	0x40012c00

08007a50 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b088      	sub	sp, #32
 8007a54:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007a56:	f107 0310 	add.w	r3, r7, #16
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	605a      	str	r2, [r3, #4]
 8007a60:	609a      	str	r2, [r3, #8]
 8007a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a64:	1d3b      	adds	r3, r7, #4
 8007a66:	2200      	movs	r2, #0
 8007a68:	601a      	str	r2, [r3, #0]
 8007a6a:	605a      	str	r2, [r3, #4]
 8007a6c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8007a6e:	4b1d      	ldr	r3, [pc, #116]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007a74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007a76:	4b1b      	ldr	r3, [pc, #108]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a7c:	4b19      	ldr	r3, [pc, #100]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 8007a82:	4b18      	ldr	r3, [pc, #96]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a84:	2201      	movs	r2, #1
 8007a86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a88:	4b16      	ldr	r3, [pc, #88]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007a8e:	4b15      	ldr	r3, [pc, #84]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a90:	2280      	movs	r2, #128	; 0x80
 8007a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007a94:	4813      	ldr	r0, [pc, #76]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007a96:	f004 f8c7 	bl	800bc28 <HAL_TIM_Base_Init>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8007aa0:	f7ff fcf8 	bl	8007494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007aa8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007aaa:	f107 0310 	add.w	r3, r7, #16
 8007aae:	4619      	mov	r1, r3
 8007ab0:	480c      	ldr	r0, [pc, #48]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007ab2:	f004 fbf1 	bl	800c298 <HAL_TIM_ConfigClockSource>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d001      	beq.n	8007ac0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8007abc:	f7ff fcea 	bl	8007494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007ac0:	2320      	movs	r3, #32
 8007ac2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007ac8:	1d3b      	adds	r3, r7, #4
 8007aca:	4619      	mov	r1, r3
 8007acc:	4805      	ldr	r0, [pc, #20]	; (8007ae4 <MX_TIM2_Init+0x94>)
 8007ace:	f004 fe49 	bl	800c764 <HAL_TIMEx_MasterConfigSynchronization>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d001      	beq.n	8007adc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8007ad8:	f7ff fcdc 	bl	8007494 <Error_Handler>
  }

}
 8007adc:	bf00      	nop
 8007ade:	3720      	adds	r7, #32
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	200028c8 	.word	0x200028c8

08007ae8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b088      	sub	sp, #32
 8007aec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007aee:	f107 0310 	add.w	r3, r7, #16
 8007af2:	2200      	movs	r2, #0
 8007af4:	601a      	str	r2, [r3, #0]
 8007af6:	605a      	str	r2, [r3, #4]
 8007af8:	609a      	str	r2, [r3, #8]
 8007afa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007afc:	1d3b      	adds	r3, r7, #4
 8007afe:	2200      	movs	r2, #0
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	605a      	str	r2, [r3, #4]
 8007b04:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8007b06:	4b1d      	ldr	r3, [pc, #116]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b08:	4a1d      	ldr	r2, [pc, #116]	; (8007b80 <MX_TIM3_Init+0x98>)
 8007b0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007b0c:	4b1b      	ldr	r3, [pc, #108]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8007b12:	4b1a      	ldr	r3, [pc, #104]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b14:	2210      	movs	r2, #16
 8007b16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8007b18:	4b18      	ldr	r3, [pc, #96]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8007b1e:	4b17      	ldr	r3, [pc, #92]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b26:	4b15      	ldr	r3, [pc, #84]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007b2c:	4813      	ldr	r0, [pc, #76]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b2e:	f004 f87b 	bl	800bc28 <HAL_TIM_Base_Init>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d001      	beq.n	8007b3c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007b38:	f7ff fcac 	bl	8007494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007b42:	f107 0310 	add.w	r3, r7, #16
 8007b46:	4619      	mov	r1, r3
 8007b48:	480c      	ldr	r0, [pc, #48]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b4a:	f004 fba5 	bl	800c298 <HAL_TIM_ConfigClockSource>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d001      	beq.n	8007b58 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007b54:	f7ff fc9e 	bl	8007494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007b60:	1d3b      	adds	r3, r7, #4
 8007b62:	4619      	mov	r1, r3
 8007b64:	4805      	ldr	r0, [pc, #20]	; (8007b7c <MX_TIM3_Init+0x94>)
 8007b66:	f004 fdfd 	bl	800c764 <HAL_TIMEx_MasterConfigSynchronization>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007b70:	f7ff fc90 	bl	8007494 <Error_Handler>
  }

}
 8007b74:	bf00      	nop
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	20002830 	.word	0x20002830
 8007b80:	40000400 	.word	0x40000400

08007b84 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b088      	sub	sp, #32
 8007b88:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007b8a:	f107 0310 	add.w	r3, r7, #16
 8007b8e:	2200      	movs	r2, #0
 8007b90:	601a      	str	r2, [r3, #0]
 8007b92:	605a      	str	r2, [r3, #4]
 8007b94:	609a      	str	r2, [r3, #8]
 8007b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b98:	1d3b      	adds	r3, r7, #4
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	601a      	str	r2, [r3, #0]
 8007b9e:	605a      	str	r2, [r3, #4]
 8007ba0:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8007ba2:	4b1d      	ldr	r3, [pc, #116]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007ba4:	4a1d      	ldr	r2, [pc, #116]	; (8007c1c <MX_TIM5_Init+0x98>)
 8007ba6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007ba8:	4b1b      	ldr	r3, [pc, #108]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bae:	4b1a      	ldr	r3, [pc, #104]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8007bb4:	4b18      	ldr	r3, [pc, #96]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007bb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bba:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007bbc:	4b16      	ldr	r3, [pc, #88]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007bc2:	4b15      	ldr	r3, [pc, #84]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007bc4:	2280      	movs	r2, #128	; 0x80
 8007bc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007bc8:	4813      	ldr	r0, [pc, #76]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007bca:	f004 f82d 	bl	800bc28 <HAL_TIM_Base_Init>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007bd4:	f7ff fc5e 	bl	8007494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bdc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007bde:	f107 0310 	add.w	r3, r7, #16
 8007be2:	4619      	mov	r1, r3
 8007be4:	480c      	ldr	r0, [pc, #48]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007be6:	f004 fb57 	bl	800c298 <HAL_TIM_ConfigClockSource>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d001      	beq.n	8007bf4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007bf0:	f7ff fc50 	bl	8007494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007bfc:	1d3b      	adds	r3, r7, #4
 8007bfe:	4619      	mov	r1, r3
 8007c00:	4805      	ldr	r0, [pc, #20]	; (8007c18 <MX_TIM5_Init+0x94>)
 8007c02:	f004 fdaf 	bl	800c764 <HAL_TIMEx_MasterConfigSynchronization>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007c0c:	f7ff fc42 	bl	8007494 <Error_Handler>
  }

}
 8007c10:	bf00      	nop
 8007c12:	3720      	adds	r7, #32
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	200027e4 	.word	0x200027e4
 8007c1c:	40000c00 	.word	0x40000c00

08007c20 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b094      	sub	sp, #80	; 0x50
 8007c24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007c26:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	601a      	str	r2, [r3, #0]
 8007c2e:	605a      	str	r2, [r3, #4]
 8007c30:	609a      	str	r2, [r3, #8]
 8007c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c34:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007c38:	2200      	movs	r2, #0
 8007c3a:	601a      	str	r2, [r3, #0]
 8007c3c:	605a      	str	r2, [r3, #4]
 8007c3e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007c40:	463b      	mov	r3, r7
 8007c42:	2234      	movs	r2, #52	; 0x34
 8007c44:	2100      	movs	r1, #0
 8007c46:	4618      	mov	r0, r3
 8007c48:	f006 fa9a 	bl	800e180 <memset>

  htim8.Instance = TIM8;
 8007c4c:	4b26      	ldr	r3, [pc, #152]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c4e:	4a27      	ldr	r2, [pc, #156]	; (8007cec <MX_TIM8_Init+0xcc>)
 8007c50:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007c52:	4b25      	ldr	r3, [pc, #148]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c54:	2200      	movs	r2, #0
 8007c56:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c58:	4b23      	ldr	r3, [pc, #140]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8007c5e:	4b22      	ldr	r3, [pc, #136]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c60:	2201      	movs	r2, #1
 8007c62:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c64:	4b20      	ldr	r3, [pc, #128]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007c6a:	4b1f      	ldr	r3, [pc, #124]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007c70:	4b1d      	ldr	r3, [pc, #116]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c72:	2280      	movs	r2, #128	; 0x80
 8007c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8007c76:	481c      	ldr	r0, [pc, #112]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c78:	f003 ffd6 	bl	800bc28 <HAL_TIM_Base_Init>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8007c82:	f7ff fc07 	bl	8007494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c8a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007c8c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007c90:	4619      	mov	r1, r3
 8007c92:	4815      	ldr	r0, [pc, #84]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007c94:	f004 fb00 	bl	800c298 <HAL_TIM_ConfigClockSource>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d001      	beq.n	8007ca2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8007c9e:	f7ff fbf9 	bl	8007494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007ca2:	2320      	movs	r3, #32
 8007ca4:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007caa:	2300      	movs	r3, #0
 8007cac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007cae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	480c      	ldr	r0, [pc, #48]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007cb6:	f004 fd55 	bl	800c764 <HAL_TIMEx_MasterConfigSynchronization>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d001      	beq.n	8007cc4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8007cc0:	f7ff fbe8 	bl	8007494 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007ccc:	463b      	mov	r3, r7
 8007cce:	4619      	mov	r1, r3
 8007cd0:	4805      	ldr	r0, [pc, #20]	; (8007ce8 <MX_TIM8_Init+0xc8>)
 8007cd2:	f004 fddd 	bl	800c890 <HAL_TIMEx_ConfigBreakDeadTime>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8007cdc:	f7ff fbda 	bl	8007494 <Error_Handler>
  }

}
 8007ce0:	bf00      	nop
 8007ce2:	3750      	adds	r7, #80	; 0x50
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	2000274c 	.word	0x2000274c
 8007cec:	40013400 	.word	0x40013400

08007cf0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b088      	sub	sp, #32
 8007cf4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007cf6:	f107 0310 	add.w	r3, r7, #16
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	605a      	str	r2, [r3, #4]
 8007d00:	609a      	str	r2, [r3, #8]
 8007d02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d04:	1d3b      	adds	r3, r7, #4
 8007d06:	2200      	movs	r2, #0
 8007d08:	601a      	str	r2, [r3, #0]
 8007d0a:	605a      	str	r2, [r3, #4]
 8007d0c:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8007d0e:	4b1f      	ldr	r3, [pc, #124]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d10:	4a1f      	ldr	r2, [pc, #124]	; (8007d90 <MX_TIM15_Init+0xa0>)
 8007d12:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8007d14:	4b1d      	ldr	r3, [pc, #116]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d1a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d1c:	4b1b      	ldr	r3, [pc, #108]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8007d22:	4b1a      	ldr	r3, [pc, #104]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d28:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d2a:	4b18      	ldr	r3, [pc, #96]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007d30:	4b16      	ldr	r3, [pc, #88]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d36:	4b15      	ldr	r3, [pc, #84]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d38:	2200      	movs	r2, #0
 8007d3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007d3c:	4813      	ldr	r0, [pc, #76]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d3e:	f003 ff73 	bl	800bc28 <HAL_TIM_Base_Init>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d001      	beq.n	8007d4c <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8007d48:	f7ff fba4 	bl	8007494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007d52:	f107 0310 	add.w	r3, r7, #16
 8007d56:	4619      	mov	r1, r3
 8007d58:	480c      	ldr	r0, [pc, #48]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d5a:	f004 fa9d 	bl	800c298 <HAL_TIM_ConfigClockSource>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d001      	beq.n	8007d68 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8007d64:	f7ff fb96 	bl	8007494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007d70:	1d3b      	adds	r3, r7, #4
 8007d72:	4619      	mov	r1, r3
 8007d74:	4805      	ldr	r0, [pc, #20]	; (8007d8c <MX_TIM15_Init+0x9c>)
 8007d76:	f004 fcf5 	bl	800c764 <HAL_TIMEx_MasterConfigSynchronization>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d001      	beq.n	8007d84 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8007d80:	f7ff fb88 	bl	8007494 <Error_Handler>
  }

}
 8007d84:	bf00      	nop
 8007d86:	3720      	adds	r7, #32
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	20002798 	.word	0x20002798
 8007d90:	40014000 	.word	0x40014000

08007d94 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8007d98:	4b10      	ldr	r3, [pc, #64]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007d9a:	4a11      	ldr	r2, [pc, #68]	; (8007de0 <MX_TIM16_Init+0x4c>)
 8007d9c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8007d9e:	4b0f      	ldr	r3, [pc, #60]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007da0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007da4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007da6:	4b0d      	ldr	r3, [pc, #52]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007da8:	2200      	movs	r2, #0
 8007daa:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8007dac:	4b0b      	ldr	r3, [pc, #44]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007dae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007db2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007db4:	4b09      	ldr	r3, [pc, #36]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007db6:	2200      	movs	r2, #0
 8007db8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8007dba:	4b08      	ldr	r3, [pc, #32]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007dc0:	4b06      	ldr	r3, [pc, #24]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007dc6:	4805      	ldr	r0, [pc, #20]	; (8007ddc <MX_TIM16_Init+0x48>)
 8007dc8:	f003 ff2e 	bl	800bc28 <HAL_TIM_Base_Init>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8007dd2:	f7ff fb5f 	bl	8007494 <Error_Handler>
  }

}
 8007dd6:	bf00      	nop
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	20002914 	.word	0x20002914
 8007de0:	40014400 	.word	0x40014400

08007de4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b08a      	sub	sp, #40	; 0x28
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007dec:	f107 0314 	add.w	r3, r7, #20
 8007df0:	2200      	movs	r2, #0
 8007df2:	601a      	str	r2, [r3, #0]
 8007df4:	605a      	str	r2, [r3, #4]
 8007df6:	609a      	str	r2, [r3, #8]
 8007df8:	60da      	str	r2, [r3, #12]
 8007dfa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a1b      	ldr	r2, [pc, #108]	; (8007e70 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d12f      	bne.n	8007e66 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007e06:	4b1b      	ldr	r3, [pc, #108]	; (8007e74 <HAL_TIM_Encoder_MspInit+0x90>)
 8007e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e0a:	4a1a      	ldr	r2, [pc, #104]	; (8007e74 <HAL_TIM_Encoder_MspInit+0x90>)
 8007e0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007e10:	6613      	str	r3, [r2, #96]	; 0x60
 8007e12:	4b18      	ldr	r3, [pc, #96]	; (8007e74 <HAL_TIM_Encoder_MspInit+0x90>)
 8007e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e1a:	613b      	str	r3, [r7, #16]
 8007e1c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e1e:	4b15      	ldr	r3, [pc, #84]	; (8007e74 <HAL_TIM_Encoder_MspInit+0x90>)
 8007e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e22:	4a14      	ldr	r2, [pc, #80]	; (8007e74 <HAL_TIM_Encoder_MspInit+0x90>)
 8007e24:	f043 0304 	orr.w	r3, r3, #4
 8007e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e2a:	4b12      	ldr	r3, [pc, #72]	; (8007e74 <HAL_TIM_Encoder_MspInit+0x90>)
 8007e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e2e:	f003 0304 	and.w	r3, r3, #4
 8007e32:	60fb      	str	r3, [r7, #12]
 8007e34:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007e36:	2303      	movs	r3, #3
 8007e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e3a:	2302      	movs	r3, #2
 8007e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e42:	2300      	movs	r3, #0
 8007e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007e46:	2302      	movs	r3, #2
 8007e48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007e4a:	f107 0314 	add.w	r3, r7, #20
 8007e4e:	4619      	mov	r1, r3
 8007e50:	4809      	ldr	r0, [pc, #36]	; (8007e78 <HAL_TIM_Encoder_MspInit+0x94>)
 8007e52:	f002 fcc5 	bl	800a7e0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007e56:	2200      	movs	r2, #0
 8007e58:	2100      	movs	r1, #0
 8007e5a:	2018      	movs	r0, #24
 8007e5c:	f001 fda1 	bl	80099a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007e60:	2018      	movs	r0, #24
 8007e62:	f001 fdb8 	bl	80099d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007e66:	bf00      	nop
 8007e68:	3728      	adds	r7, #40	; 0x28
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	40012c00 	.word	0x40012c00
 8007e74:	40021000 	.word	0x40021000
 8007e78:	48000800 	.word	0x48000800

08007e7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b08e      	sub	sp, #56	; 0x38
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007e88:	2200      	movs	r2, #0
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	605a      	str	r2, [r3, #4]
 8007e8e:	609a      	str	r2, [r3, #8]
 8007e90:	60da      	str	r2, [r3, #12]
 8007e92:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e9c:	d10c      	bne.n	8007eb8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e9e:	4b4f      	ldr	r3, [pc, #316]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ea2:	4a4e      	ldr	r2, [pc, #312]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007ea4:	f043 0301 	orr.w	r3, r3, #1
 8007ea8:	6593      	str	r3, [r2, #88]	; 0x58
 8007eaa:	4b4c      	ldr	r3, [pc, #304]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	623b      	str	r3, [r7, #32]
 8007eb4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8007eb6:	e08d      	b.n	8007fd4 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM3)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a48      	ldr	r2, [pc, #288]	; (8007fe0 <HAL_TIM_Base_MspInit+0x164>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d114      	bne.n	8007eec <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007ec2:	4b46      	ldr	r3, [pc, #280]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ec6:	4a45      	ldr	r2, [pc, #276]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007ec8:	f043 0302 	orr.w	r3, r3, #2
 8007ecc:	6593      	str	r3, [r2, #88]	; 0x58
 8007ece:	4b43      	ldr	r3, [pc, #268]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ed2:	f003 0302 	and.w	r3, r3, #2
 8007ed6:	61fb      	str	r3, [r7, #28]
 8007ed8:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007eda:	2200      	movs	r2, #0
 8007edc:	2100      	movs	r1, #0
 8007ede:	201d      	movs	r0, #29
 8007ee0:	f001 fd5f 	bl	80099a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007ee4:	201d      	movs	r0, #29
 8007ee6:	f001 fd76 	bl	80099d6 <HAL_NVIC_EnableIRQ>
}
 8007eea:	e073      	b.n	8007fd4 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM5)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a3c      	ldr	r2, [pc, #240]	; (8007fe4 <HAL_TIM_Base_MspInit+0x168>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d131      	bne.n	8007f5a <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007ef6:	4b39      	ldr	r3, [pc, #228]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007efa:	4a38      	ldr	r2, [pc, #224]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007efc:	f043 0308 	orr.w	r3, r3, #8
 8007f00:	6593      	str	r3, [r2, #88]	; 0x58
 8007f02:	4b36      	ldr	r3, [pc, #216]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f06:	f003 0308 	and.w	r3, r3, #8
 8007f0a:	61bb      	str	r3, [r7, #24]
 8007f0c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f0e:	4b33      	ldr	r3, [pc, #204]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f12:	4a32      	ldr	r2, [pc, #200]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f14:	f043 0301 	orr.w	r3, r3, #1
 8007f18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f1a:	4b30      	ldr	r3, [pc, #192]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	617b      	str	r3, [r7, #20]
 8007f24:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007f26:	2301      	movs	r3, #1
 8007f28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f32:	2300      	movs	r3, #0
 8007f34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007f36:	2302      	movs	r3, #2
 8007f38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f3e:	4619      	mov	r1, r3
 8007f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f44:	f002 fc4c 	bl	800a7e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8007f48:	2200      	movs	r2, #0
 8007f4a:	2102      	movs	r1, #2
 8007f4c:	2032      	movs	r0, #50	; 0x32
 8007f4e:	f001 fd28 	bl	80099a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8007f52:	2032      	movs	r0, #50	; 0x32
 8007f54:	f001 fd3f 	bl	80099d6 <HAL_NVIC_EnableIRQ>
}
 8007f58:	e03c      	b.n	8007fd4 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM8)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a22      	ldr	r2, [pc, #136]	; (8007fe8 <HAL_TIM_Base_MspInit+0x16c>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d10c      	bne.n	8007f7e <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007f64:	4b1d      	ldr	r3, [pc, #116]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f68:	4a1c      	ldr	r2, [pc, #112]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007f6e:	6613      	str	r3, [r2, #96]	; 0x60
 8007f70:	4b1a      	ldr	r3, [pc, #104]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f78:	613b      	str	r3, [r7, #16]
 8007f7a:	693b      	ldr	r3, [r7, #16]
}
 8007f7c:	e02a      	b.n	8007fd4 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM15)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a1a      	ldr	r2, [pc, #104]	; (8007fec <HAL_TIM_Base_MspInit+0x170>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d114      	bne.n	8007fb2 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007f88:	4b14      	ldr	r3, [pc, #80]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f8c:	4a13      	ldr	r2, [pc, #76]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f92:	6613      	str	r3, [r2, #96]	; 0x60
 8007f94:	4b11      	ldr	r3, [pc, #68]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007f96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f9c:	60fb      	str	r3, [r7, #12]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	2018      	movs	r0, #24
 8007fa6:	f001 fcfc 	bl	80099a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007faa:	2018      	movs	r0, #24
 8007fac:	f001 fd13 	bl	80099d6 <HAL_NVIC_EnableIRQ>
}
 8007fb0:	e010      	b.n	8007fd4 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM16)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a0e      	ldr	r2, [pc, #56]	; (8007ff0 <HAL_TIM_Base_MspInit+0x174>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d10b      	bne.n	8007fd4 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007fbc:	4b07      	ldr	r3, [pc, #28]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007fbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fc0:	4a06      	ldr	r2, [pc, #24]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007fc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fc6:	6613      	str	r3, [r2, #96]	; 0x60
 8007fc8:	4b04      	ldr	r3, [pc, #16]	; (8007fdc <HAL_TIM_Base_MspInit+0x160>)
 8007fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fd0:	60bb      	str	r3, [r7, #8]
 8007fd2:	68bb      	ldr	r3, [r7, #8]
}
 8007fd4:	bf00      	nop
 8007fd6:	3738      	adds	r7, #56	; 0x38
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	40021000 	.word	0x40021000
 8007fe0:	40000400 	.word	0x40000400
 8007fe4:	40000c00 	.word	0x40000c00
 8007fe8:	40013400 	.word	0x40013400
 8007fec:	40014000 	.word	0x40014000
 8007ff0:	40014400 	.word	0x40014400

08007ff4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007ff4:	480d      	ldr	r0, [pc, #52]	; (800802c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007ff6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007ff8:	480d      	ldr	r0, [pc, #52]	; (8008030 <LoopForever+0x6>)
  ldr r1, =_edata
 8007ffa:	490e      	ldr	r1, [pc, #56]	; (8008034 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007ffc:	4a0e      	ldr	r2, [pc, #56]	; (8008038 <LoopForever+0xe>)
  movs r3, #0
 8007ffe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008000:	e002      	b.n	8008008 <LoopCopyDataInit>

08008002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008006:	3304      	adds	r3, #4

08008008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800800a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800800c:	d3f9      	bcc.n	8008002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800800e:	4a0b      	ldr	r2, [pc, #44]	; (800803c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008010:	4c0b      	ldr	r4, [pc, #44]	; (8008040 <LoopForever+0x16>)
  movs r3, #0
 8008012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008014:	e001      	b.n	800801a <LoopFillZerobss>

08008016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008018:	3204      	adds	r2, #4

0800801a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800801a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800801c:	d3fb      	bcc.n	8008016 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800801e:	f7ff fc91 	bl	8007944 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008022:	f006 f889 	bl	800e138 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008026:	f7ff f955 	bl	80072d4 <main>

0800802a <LoopForever>:

LoopForever:
    b LoopForever
 800802a:	e7fe      	b.n	800802a <LoopForever>
  ldr   r0, =_estack
 800802c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008034:	20001ecc 	.word	0x20001ecc
  ldr r2, =_sidata
 8008038:	08012268 	.word	0x08012268
  ldr r2, =_sbss
 800803c:	20001ecc 	.word	0x20001ecc
  ldr r4, =_ebss
 8008040:	20002968 	.word	0x20002968

08008044 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008044:	e7fe      	b.n	8008044 <ADC1_2_IRQHandler>

08008046 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b082      	sub	sp, #8
 800804a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008050:	2003      	movs	r0, #3
 8008052:	f001 fc9b 	bl	800998c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008056:	2000      	movs	r0, #0
 8008058:	f000 f80e 	bl	8008078 <HAL_InitTick>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d002      	beq.n	8008068 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	71fb      	strb	r3, [r7, #7]
 8008066:	e001      	b.n	800806c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008068:	f7ff fae4 	bl	8007634 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800806c:	79fb      	ldrb	r3, [r7, #7]

}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008080:	2300      	movs	r3, #0
 8008082:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008084:	4b16      	ldr	r3, [pc, #88]	; (80080e0 <HAL_InitTick+0x68>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d022      	beq.n	80080d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800808c:	4b15      	ldr	r3, [pc, #84]	; (80080e4 <HAL_InitTick+0x6c>)
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	4b13      	ldr	r3, [pc, #76]	; (80080e0 <HAL_InitTick+0x68>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008098:	fbb1 f3f3 	udiv	r3, r1, r3
 800809c:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a0:	4618      	mov	r0, r3
 80080a2:	f001 fca6 	bl	80099f2 <HAL_SYSTICK_Config>
 80080a6:	4603      	mov	r3, r0
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10f      	bne.n	80080cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b0f      	cmp	r3, #15
 80080b0:	d809      	bhi.n	80080c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80080b2:	2200      	movs	r2, #0
 80080b4:	6879      	ldr	r1, [r7, #4]
 80080b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080ba:	f001 fc72 	bl	80099a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80080be:	4a0a      	ldr	r2, [pc, #40]	; (80080e8 <HAL_InitTick+0x70>)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6013      	str	r3, [r2, #0]
 80080c4:	e007      	b.n	80080d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	73fb      	strb	r3, [r7, #15]
 80080ca:	e004      	b.n	80080d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	73fb      	strb	r3, [r7, #15]
 80080d0:	e001      	b.n	80080d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80080d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3710      	adds	r7, #16
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}
 80080e0:	20000cb0 	.word	0x20000cb0
 80080e4:	20000ca8 	.word	0x20000ca8
 80080e8:	20000cac 	.word	0x20000cac

080080ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80080ec:	b480      	push	{r7}
 80080ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80080f0:	4b05      	ldr	r3, [pc, #20]	; (8008108 <HAL_IncTick+0x1c>)
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	4b05      	ldr	r3, [pc, #20]	; (800810c <HAL_IncTick+0x20>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4413      	add	r3, r2
 80080fa:	4a03      	ldr	r2, [pc, #12]	; (8008108 <HAL_IncTick+0x1c>)
 80080fc:	6013      	str	r3, [r2, #0]
}
 80080fe:	bf00      	nop
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr
 8008108:	20002960 	.word	0x20002960
 800810c:	20000cb0 	.word	0x20000cb0

08008110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008110:	b480      	push	{r7}
 8008112:	af00      	add	r7, sp, #0
  return uwTick;
 8008114:	4b03      	ldr	r3, [pc, #12]	; (8008124 <HAL_GetTick+0x14>)
 8008116:	681b      	ldr	r3, [r3, #0]
}
 8008118:	4618      	mov	r0, r3
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	20002960 	.word	0x20002960

08008128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008130:	f7ff ffee 	bl	8008110 <HAL_GetTick>
 8008134:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008140:	d004      	beq.n	800814c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008142:	4b09      	ldr	r3, [pc, #36]	; (8008168 <HAL_Delay+0x40>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	4413      	add	r3, r2
 800814a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800814c:	bf00      	nop
 800814e:	f7ff ffdf 	bl	8008110 <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	68fa      	ldr	r2, [r7, #12]
 800815a:	429a      	cmp	r2, r3
 800815c:	d8f7      	bhi.n	800814e <HAL_Delay+0x26>
  {
  }
}
 800815e:	bf00      	nop
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	20000cb0 	.word	0x20000cb0

0800816c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	431a      	orrs	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	609a      	str	r2, [r3, #8]
}
 8008186:	bf00      	nop
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr

08008192 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008192:	b480      	push	{r7}
 8008194:	b083      	sub	sp, #12
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
 800819a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	431a      	orrs	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	609a      	str	r2, [r3, #8]
}
 80081ac:	bf00      	nop
 80081ae:	370c      	adds	r7, #12
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80081d4:	b490      	push	{r4, r7}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
 80081e0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	3360      	adds	r3, #96	; 0x60
 80081e6:	461a      	mov	r2, r3
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4413      	add	r3, r2
 80081ee:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80081f0:	6822      	ldr	r2, [r4, #0]
 80081f2:	4b08      	ldr	r3, [pc, #32]	; (8008214 <LL_ADC_SetOffset+0x40>)
 80081f4:	4013      	ands	r3, r2
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	430a      	orrs	r2, r1
 8008200:	4313      	orrs	r3, r2
 8008202:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008206:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008208:	bf00      	nop
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bc90      	pop	{r4, r7}
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	03fff000 	.word	0x03fff000

08008218 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008218:	b490      	push	{r4, r7}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	3360      	adds	r3, #96	; 0x60
 8008226:	461a      	mov	r2, r3
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4413      	add	r3, r2
 800822e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008230:	6823      	ldr	r3, [r4, #0]
 8008232:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008236:	4618      	mov	r0, r3
 8008238:	3708      	adds	r7, #8
 800823a:	46bd      	mov	sp, r7
 800823c:	bc90      	pop	{r4, r7}
 800823e:	4770      	bx	lr

08008240 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008240:	b490      	push	{r4, r7}
 8008242:	b084      	sub	sp, #16
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	3360      	adds	r3, #96	; 0x60
 8008250:	461a      	mov	r2, r3
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4413      	add	r3, r2
 8008258:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800825a:	6823      	ldr	r3, [r4, #0]
 800825c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4313      	orrs	r3, r2
 8008264:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008266:	bf00      	nop
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bc90      	pop	{r4, r7}
 800826e:	4770      	bx	lr

08008270 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008270:	b490      	push	{r4, r7}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	3360      	adds	r3, #96	; 0x60
 8008280:	461a      	mov	r2, r3
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4313      	orrs	r3, r2
 8008294:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008296:	bf00      	nop
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bc90      	pop	{r4, r7}
 800829e:	4770      	bx	lr

080082a0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80082a0:	b490      	push	{r4, r7}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	3360      	adds	r3, #96	; 0x60
 80082b0:	461a      	mov	r2, r3
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	009b      	lsls	r3, r3, #2
 80082b6:	4413      	add	r3, r2
 80082b8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80082c6:	bf00      	nop
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bc90      	pop	{r4, r7}
 80082ce:	4770      	bx	lr

080082d0 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	431a      	orrs	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	615a      	str	r2, [r3, #20]
}
 80082ea:	bf00      	nop
 80082ec:	370c      	adds	r7, #12
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80082f6:	b490      	push	{r4, r7}
 80082f8:	b084      	sub	sp, #16
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	3330      	adds	r3, #48	; 0x30
 8008306:	461a      	mov	r2, r3
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	0a1b      	lsrs	r3, r3, #8
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	f003 030c 	and.w	r3, r3, #12
 8008312:	4413      	add	r3, r2
 8008314:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008316:	6822      	ldr	r2, [r4, #0]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	f003 031f 	and.w	r3, r3, #31
 800831e:	211f      	movs	r1, #31
 8008320:	fa01 f303 	lsl.w	r3, r1, r3
 8008324:	43db      	mvns	r3, r3
 8008326:	401a      	ands	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	0e9b      	lsrs	r3, r3, #26
 800832c:	f003 011f 	and.w	r1, r3, #31
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 031f 	and.w	r3, r3, #31
 8008336:	fa01 f303 	lsl.w	r3, r1, r3
 800833a:	4313      	orrs	r3, r2
 800833c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800833e:	bf00      	nop
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bc90      	pop	{r4, r7}
 8008346:	4770      	bx	lr

08008348 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008348:	b490      	push	{r4, r7}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	3314      	adds	r3, #20
 8008358:	461a      	mov	r2, r3
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	0e5b      	lsrs	r3, r3, #25
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	f003 0304 	and.w	r3, r3, #4
 8008364:	4413      	add	r3, r2
 8008366:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008368:	6822      	ldr	r2, [r4, #0]
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	0d1b      	lsrs	r3, r3, #20
 800836e:	f003 031f 	and.w	r3, r3, #31
 8008372:	2107      	movs	r1, #7
 8008374:	fa01 f303 	lsl.w	r3, r1, r3
 8008378:	43db      	mvns	r3, r3
 800837a:	401a      	ands	r2, r3
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	0d1b      	lsrs	r3, r3, #20
 8008380:	f003 031f 	and.w	r3, r3, #31
 8008384:	6879      	ldr	r1, [r7, #4]
 8008386:	fa01 f303 	lsl.w	r3, r1, r3
 800838a:	4313      	orrs	r3, r2
 800838c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800838e:	bf00      	nop
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bc90      	pop	{r4, r7}
 8008396:	4770      	bx	lr

08008398 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083b0:	43db      	mvns	r3, r3
 80083b2:	401a      	ands	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f003 0318 	and.w	r3, r3, #24
 80083ba:	4908      	ldr	r1, [pc, #32]	; (80083dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80083bc:	40d9      	lsrs	r1, r3
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	400b      	ands	r3, r1
 80083c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083c6:	431a      	orrs	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80083ce:	bf00      	nop
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	0007ffff 	.word	0x0007ffff

080083e0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80083f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6093      	str	r3, [r2, #8]
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008414:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008418:	d101      	bne.n	800841e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800841a:	2301      	movs	r3, #1
 800841c:	e000      	b.n	8008420 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800843c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008440:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008464:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008468:	d101      	bne.n	800846e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800846a:	2301      	movs	r3, #1
 800846c:	e000      	b.n	8008470 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	689b      	ldr	r3, [r3, #8]
 8008488:	f003 0301 	and.w	r3, r3, #1
 800848c:	2b01      	cmp	r3, #1
 800848e:	d101      	bne.n	8008494 <LL_ADC_IsEnabled+0x18>
 8008490:	2301      	movs	r3, #1
 8008492:	e000      	b.n	8008496 <LL_ADC_IsEnabled+0x1a>
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f003 0304 	and.w	r3, r3, #4
 80084b2:	2b04      	cmp	r3, #4
 80084b4:	d101      	bne.n	80084ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80084b6:	2301      	movs	r3, #1
 80084b8:	e000      	b.n	80084bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f003 0308 	and.w	r3, r3, #8
 80084d8:	2b08      	cmp	r3, #8
 80084da:	d101      	bne.n	80084e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80084dc:	2301      	movs	r3, #1
 80084de:	e000      	b.n	80084e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	370c      	adds	r7, #12
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr
	...

080084f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80084f0:	b590      	push	{r4, r7, lr}
 80084f2:	b089      	sub	sp, #36	; 0x24
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80084f8:	2300      	movs	r3, #0
 80084fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80084fc:	2300      	movs	r3, #0
 80084fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d101      	bne.n	800850a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e1ad      	b.n	8008866 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	695b      	ldr	r3, [r3, #20]
 800850e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008514:	2b00      	cmp	r3, #0
 8008516:	d109      	bne.n	800852c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f7fe f937 	bl	800678c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4618      	mov	r0, r3
 8008532:	f7ff ff67 	bl	8008404 <LL_ADC_IsDeepPowerDownEnabled>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d004      	beq.n	8008546 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4618      	mov	r0, r3
 8008542:	f7ff ff4d 	bl	80083e0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4618      	mov	r0, r3
 800854c:	f7ff ff82 	bl	8008454 <LL_ADC_IsInternalRegulatorEnabled>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d113      	bne.n	800857e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4618      	mov	r0, r3
 800855c:	f7ff ff66 	bl	800842c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008560:	4b9e      	ldr	r3, [pc, #632]	; (80087dc <HAL_ADC_Init+0x2ec>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	099b      	lsrs	r3, r3, #6
 8008566:	4a9e      	ldr	r2, [pc, #632]	; (80087e0 <HAL_ADC_Init+0x2f0>)
 8008568:	fba2 2303 	umull	r2, r3, r2, r3
 800856c:	099b      	lsrs	r3, r3, #6
 800856e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008570:	e002      	b.n	8008578 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	3b01      	subs	r3, #1
 8008576:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1f9      	bne.n	8008572 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4618      	mov	r0, r3
 8008584:	f7ff ff66 	bl	8008454 <LL_ADC_IsInternalRegulatorEnabled>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10d      	bne.n	80085aa <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008592:	f043 0210 	orr.w	r2, r3, #16
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800859e:	f043 0201 	orr.w	r2, r3, #1
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7ff ff77 	bl	80084a2 <LL_ADC_REG_IsConversionOngoing>
 80085b4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085ba:	f003 0310 	and.w	r3, r3, #16
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f040 8148 	bne.w	8008854 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f040 8144 	bne.w	8008854 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085d0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80085d4:	f043 0202 	orr.w	r2, r3, #2
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7ff ff4b 	bl	800847c <LL_ADC_IsEnabled>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d141      	bne.n	8008670 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80085f4:	d004      	beq.n	8008600 <HAL_ADC_Init+0x110>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a7a      	ldr	r2, [pc, #488]	; (80087e4 <HAL_ADC_Init+0x2f4>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d10f      	bne.n	8008620 <HAL_ADC_Init+0x130>
 8008600:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008604:	f7ff ff3a 	bl	800847c <LL_ADC_IsEnabled>
 8008608:	4604      	mov	r4, r0
 800860a:	4876      	ldr	r0, [pc, #472]	; (80087e4 <HAL_ADC_Init+0x2f4>)
 800860c:	f7ff ff36 	bl	800847c <LL_ADC_IsEnabled>
 8008610:	4603      	mov	r3, r0
 8008612:	4323      	orrs	r3, r4
 8008614:	2b00      	cmp	r3, #0
 8008616:	bf0c      	ite	eq
 8008618:	2301      	moveq	r3, #1
 800861a:	2300      	movne	r3, #0
 800861c:	b2db      	uxtb	r3, r3
 800861e:	e012      	b.n	8008646 <HAL_ADC_Init+0x156>
 8008620:	4871      	ldr	r0, [pc, #452]	; (80087e8 <HAL_ADC_Init+0x2f8>)
 8008622:	f7ff ff2b 	bl	800847c <LL_ADC_IsEnabled>
 8008626:	4604      	mov	r4, r0
 8008628:	4870      	ldr	r0, [pc, #448]	; (80087ec <HAL_ADC_Init+0x2fc>)
 800862a:	f7ff ff27 	bl	800847c <LL_ADC_IsEnabled>
 800862e:	4603      	mov	r3, r0
 8008630:	431c      	orrs	r4, r3
 8008632:	486f      	ldr	r0, [pc, #444]	; (80087f0 <HAL_ADC_Init+0x300>)
 8008634:	f7ff ff22 	bl	800847c <LL_ADC_IsEnabled>
 8008638:	4603      	mov	r3, r0
 800863a:	4323      	orrs	r3, r4
 800863c:	2b00      	cmp	r3, #0
 800863e:	bf0c      	ite	eq
 8008640:	2301      	moveq	r3, #1
 8008642:	2300      	movne	r3, #0
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b00      	cmp	r3, #0
 8008648:	d012      	beq.n	8008670 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008652:	d004      	beq.n	800865e <HAL_ADC_Init+0x16e>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a62      	ldr	r2, [pc, #392]	; (80087e4 <HAL_ADC_Init+0x2f4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d101      	bne.n	8008662 <HAL_ADC_Init+0x172>
 800865e:	4a65      	ldr	r2, [pc, #404]	; (80087f4 <HAL_ADC_Init+0x304>)
 8008660:	e000      	b.n	8008664 <HAL_ADC_Init+0x174>
 8008662:	4a65      	ldr	r2, [pc, #404]	; (80087f8 <HAL_ADC_Init+0x308>)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	4619      	mov	r1, r3
 800866a:	4610      	mov	r0, r2
 800866c:	f7ff fd7e 	bl	800816c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	7f5b      	ldrb	r3, [r3, #29]
 8008674:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800867a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008680:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008686:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800868e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008690:	4313      	orrs	r3, r2
 8008692:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800869a:	2b01      	cmp	r3, #1
 800869c:	d106      	bne.n	80086ac <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a2:	3b01      	subs	r3, #1
 80086a4:	045b      	lsls	r3, r3, #17
 80086a6:	69ba      	ldr	r2, [r7, #24]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d009      	beq.n	80086c8 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086c0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80086c2:	69ba      	ldr	r2, [r7, #24]
 80086c4:	4313      	orrs	r3, r2
 80086c6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68da      	ldr	r2, [r3, #12]
 80086ce:	4b4b      	ldr	r3, [pc, #300]	; (80087fc <HAL_ADC_Init+0x30c>)
 80086d0:	4013      	ands	r3, r2
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	6812      	ldr	r2, [r2, #0]
 80086d6:	69b9      	ldr	r1, [r7, #24]
 80086d8:	430b      	orrs	r3, r1
 80086da:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	430a      	orrs	r2, r1
 80086f0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7ff fed3 	bl	80084a2 <LL_ADC_REG_IsConversionOngoing>
 80086fc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4618      	mov	r0, r3
 8008704:	f7ff fee0 	bl	80084c8 <LL_ADC_INJ_IsConversionOngoing>
 8008708:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d17f      	bne.n	8008810 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d17c      	bne.n	8008810 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800871a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008722:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008724:	4313      	orrs	r3, r2
 8008726:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008732:	f023 0302 	bic.w	r3, r3, #2
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	6812      	ldr	r2, [r2, #0]
 800873a:	69b9      	ldr	r1, [r7, #24]
 800873c:	430b      	orrs	r3, r1
 800873e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d017      	beq.n	8008778 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	691a      	ldr	r2, [r3, #16]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008756:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008760:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008764:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	6911      	ldr	r1, [r2, #16]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	6812      	ldr	r2, [r2, #0]
 8008770:	430b      	orrs	r3, r1
 8008772:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8008776:	e013      	b.n	80087a0 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	691a      	ldr	r2, [r3, #16]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008786:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	6812      	ldr	r2, [r2, #0]
 8008794:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008798:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800879c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d12a      	bne.n	8008800 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80087b4:	f023 0304 	bic.w	r3, r3, #4
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80087c0:	4311      	orrs	r1, r2
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80087c6:	4311      	orrs	r1, r2
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80087cc:	430a      	orrs	r2, r1
 80087ce:	431a      	orrs	r2, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f042 0201 	orr.w	r2, r2, #1
 80087d8:	611a      	str	r2, [r3, #16]
 80087da:	e019      	b.n	8008810 <HAL_ADC_Init+0x320>
 80087dc:	20000ca8 	.word	0x20000ca8
 80087e0:	053e2d63 	.word	0x053e2d63
 80087e4:	50000100 	.word	0x50000100
 80087e8:	50000400 	.word	0x50000400
 80087ec:	50000500 	.word	0x50000500
 80087f0:	50000600 	.word	0x50000600
 80087f4:	50000300 	.word	0x50000300
 80087f8:	50000700 	.word	0x50000700
 80087fc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	691a      	ldr	r2, [r3, #16]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f022 0201 	bic.w	r2, r2, #1
 800880e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	695b      	ldr	r3, [r3, #20]
 8008814:	2b01      	cmp	r3, #1
 8008816:	d10c      	bne.n	8008832 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881e:	f023 010f 	bic.w	r1, r3, #15
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	1e5a      	subs	r2, r3, #1
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	430a      	orrs	r2, r1
 800882e:	631a      	str	r2, [r3, #48]	; 0x30
 8008830:	e007      	b.n	8008842 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f022 020f 	bic.w	r2, r2, #15
 8008840:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008846:	f023 0303 	bic.w	r3, r3, #3
 800884a:	f043 0201 	orr.w	r2, r3, #1
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	65da      	str	r2, [r3, #92]	; 0x5c
 8008852:	e007      	b.n	8008864 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008858:	f043 0210 	orr.w	r2, r3, #16
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008860:	2301      	movs	r3, #1
 8008862:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008864:	7ffb      	ldrb	r3, [r7, #31]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3724      	adds	r7, #36	; 0x24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd90      	pop	{r4, r7, pc}
 800886e:	bf00      	nop

08008870 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b0a6      	sub	sp, #152	; 0x98
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800887a:	2300      	movs	r3, #0
 800887c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8008880:	2300      	movs	r3, #0
 8008882:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800888a:	2b01      	cmp	r3, #1
 800888c:	d101      	bne.n	8008892 <HAL_ADC_ConfigChannel+0x22>
 800888e:	2302      	movs	r3, #2
 8008890:	e38e      	b.n	8008fb0 <HAL_ADC_ConfigChannel+0x740>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4618      	mov	r0, r3
 80088a0:	f7ff fdff 	bl	80084a2 <LL_ADC_REG_IsConversionOngoing>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f040 836f 	bne.w	8008f8a <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6818      	ldr	r0, [r3, #0]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	6859      	ldr	r1, [r3, #4]
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	461a      	mov	r2, r3
 80088ba:	f7ff fd1c 	bl	80082f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7ff fded 	bl	80084a2 <LL_ADC_REG_IsConversionOngoing>
 80088c8:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7ff fdf9 	bl	80084c8 <LL_ADC_INJ_IsConversionOngoing>
 80088d6:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80088da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088de:	2b00      	cmp	r3, #0
 80088e0:	f040 817b 	bne.w	8008bda <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80088e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f040 8176 	bne.w	8008bda <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088f6:	d10f      	bne.n	8008918 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6818      	ldr	r0, [r3, #0]
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2200      	movs	r2, #0
 8008902:	4619      	mov	r1, r3
 8008904:	f7ff fd20 	bl	8008348 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff fcdd 	bl	80082d0 <LL_ADC_SetSamplingTimeCommonConfig>
 8008916:	e00e      	b.n	8008936 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6818      	ldr	r0, [r3, #0]
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	6819      	ldr	r1, [r3, #0]
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	461a      	mov	r2, r3
 8008926:	f7ff fd0f 	bl	8008348 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2100      	movs	r1, #0
 8008930:	4618      	mov	r0, r3
 8008932:	f7ff fccd 	bl	80082d0 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	695a      	ldr	r2, [r3, #20]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	08db      	lsrs	r3, r3, #3
 8008942:	f003 0303 	and.w	r3, r3, #3
 8008946:	005b      	lsls	r3, r3, #1
 8008948:	fa02 f303 	lsl.w	r3, r2, r3
 800894c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	691b      	ldr	r3, [r3, #16]
 8008954:	2b04      	cmp	r3, #4
 8008956:	d022      	beq.n	800899e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6818      	ldr	r0, [r3, #0]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	6919      	ldr	r1, [r3, #16]
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008968:	f7ff fc34 	bl	80081d4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6818      	ldr	r0, [r3, #0]
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	6919      	ldr	r1, [r3, #16]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	699b      	ldr	r3, [r3, #24]
 8008978:	461a      	mov	r2, r3
 800897a:	f7ff fc79 	bl	8008270 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6818      	ldr	r0, [r3, #0]
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	6919      	ldr	r1, [r3, #16]
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	7f1b      	ldrb	r3, [r3, #28]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d102      	bne.n	8008994 <HAL_ADC_ConfigChannel+0x124>
 800898e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008992:	e000      	b.n	8008996 <HAL_ADC_ConfigChannel+0x126>
 8008994:	2300      	movs	r3, #0
 8008996:	461a      	mov	r2, r3
 8008998:	f7ff fc82 	bl	80082a0 <LL_ADC_SetOffsetSaturation>
 800899c:	e11d      	b.n	8008bda <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2100      	movs	r1, #0
 80089a4:	4618      	mov	r0, r3
 80089a6:	f7ff fc37 	bl	8008218 <LL_ADC_GetOffsetChannel>
 80089aa:	4603      	mov	r3, r0
 80089ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d10a      	bne.n	80089ca <HAL_ADC_ConfigChannel+0x15a>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2100      	movs	r1, #0
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7ff fc2c 	bl	8008218 <LL_ADC_GetOffsetChannel>
 80089c0:	4603      	mov	r3, r0
 80089c2:	0e9b      	lsrs	r3, r3, #26
 80089c4:	f003 021f 	and.w	r2, r3, #31
 80089c8:	e012      	b.n	80089f0 <HAL_ADC_ConfigChannel+0x180>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2100      	movs	r1, #0
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7ff fc21 	bl	8008218 <LL_ADC_GetOffsetChannel>
 80089d6:	4603      	mov	r3, r0
 80089d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80089e0:	fa93 f3a3 	rbit	r3, r3
 80089e4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80089e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80089e8:	fab3 f383 	clz	r3, r3
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	461a      	mov	r2, r3
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d105      	bne.n	8008a08 <HAL_ADC_ConfigChannel+0x198>
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	0e9b      	lsrs	r3, r3, #26
 8008a02:	f003 031f 	and.w	r3, r3, #31
 8008a06:	e00a      	b.n	8008a1e <HAL_ADC_ConfigChannel+0x1ae>
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a10:	fa93 f3a3 	rbit	r3, r3
 8008a14:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8008a16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a18:	fab3 f383 	clz	r3, r3
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d106      	bne.n	8008a30 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2200      	movs	r2, #0
 8008a28:	2100      	movs	r1, #0
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7ff fc08 	bl	8008240 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2101      	movs	r1, #1
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff fbee 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d10a      	bne.n	8008a5c <HAL_ADC_ConfigChannel+0x1ec>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2101      	movs	r1, #1
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7ff fbe3 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008a52:	4603      	mov	r3, r0
 8008a54:	0e9b      	lsrs	r3, r3, #26
 8008a56:	f003 021f 	and.w	r2, r3, #31
 8008a5a:	e010      	b.n	8008a7e <HAL_ADC_ConfigChannel+0x20e>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2101      	movs	r1, #1
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7ff fbd8 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a6e:	fa93 f3a3 	rbit	r3, r3
 8008a72:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8008a74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a76:	fab3 f383 	clz	r3, r3
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d105      	bne.n	8008a96 <HAL_ADC_ConfigChannel+0x226>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	0e9b      	lsrs	r3, r3, #26
 8008a90:	f003 031f 	and.w	r3, r3, #31
 8008a94:	e00a      	b.n	8008aac <HAL_ADC_ConfigChannel+0x23c>
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a9e:	fa93 f3a3 	rbit	r3, r3
 8008aa2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8008aa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008aa6:	fab3 f383 	clz	r3, r3
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d106      	bne.n	8008abe <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff fbc1 	bl	8008240 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2102      	movs	r1, #2
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f7ff fba7 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008aca:	4603      	mov	r3, r0
 8008acc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d10a      	bne.n	8008aea <HAL_ADC_ConfigChannel+0x27a>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2102      	movs	r1, #2
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7ff fb9c 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	0e9b      	lsrs	r3, r3, #26
 8008ae4:	f003 021f 	and.w	r2, r3, #31
 8008ae8:	e010      	b.n	8008b0c <HAL_ADC_ConfigChannel+0x29c>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2102      	movs	r1, #2
 8008af0:	4618      	mov	r0, r3
 8008af2:	f7ff fb91 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008af6:	4603      	mov	r3, r0
 8008af8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008afa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008afc:	fa93 f3a3 	rbit	r3, r3
 8008b00:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8008b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b04:	fab3 f383 	clz	r3, r3
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d105      	bne.n	8008b24 <HAL_ADC_ConfigChannel+0x2b4>
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	0e9b      	lsrs	r3, r3, #26
 8008b1e:	f003 031f 	and.w	r3, r3, #31
 8008b22:	e00a      	b.n	8008b3a <HAL_ADC_ConfigChannel+0x2ca>
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008b2c:	fa93 f3a3 	rbit	r3, r3
 8008b30:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8008b32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b34:	fab3 f383 	clz	r3, r3
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d106      	bne.n	8008b4c <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2200      	movs	r2, #0
 8008b44:	2102      	movs	r1, #2
 8008b46:	4618      	mov	r0, r3
 8008b48:	f7ff fb7a 	bl	8008240 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2103      	movs	r1, #3
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7ff fb60 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10a      	bne.n	8008b78 <HAL_ADC_ConfigChannel+0x308>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2103      	movs	r1, #3
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7ff fb55 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	0e9b      	lsrs	r3, r3, #26
 8008b72:	f003 021f 	and.w	r2, r3, #31
 8008b76:	e010      	b.n	8008b9a <HAL_ADC_ConfigChannel+0x32a>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2103      	movs	r1, #3
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7ff fb4a 	bl	8008218 <LL_ADC_GetOffsetChannel>
 8008b84:	4603      	mov	r3, r0
 8008b86:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b8a:	fa93 f3a3 	rbit	r3, r3
 8008b8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008b90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b92:	fab3 f383 	clz	r3, r3
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	461a      	mov	r2, r3
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d105      	bne.n	8008bb2 <HAL_ADC_ConfigChannel+0x342>
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	0e9b      	lsrs	r3, r3, #26
 8008bac:	f003 031f 	and.w	r3, r3, #31
 8008bb0:	e00a      	b.n	8008bc8 <HAL_ADC_ConfigChannel+0x358>
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bba:	fa93 f3a3 	rbit	r3, r3
 8008bbe:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8008bc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bc2:	fab3 f383 	clz	r3, r3
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d106      	bne.n	8008bda <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	2103      	movs	r1, #3
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7ff fb33 	bl	8008240 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7ff fc4c 	bl	800847c <LL_ADC_IsEnabled>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f040 810c 	bne.w	8008e04 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6818      	ldr	r0, [r3, #0]
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	6819      	ldr	r1, [r3, #0]
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	f7ff fbcd 	bl	8008398 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	4aaf      	ldr	r2, [pc, #700]	; (8008ec0 <HAL_ADC_ConfigChannel+0x650>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	f040 80fd 	bne.w	8008e04 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10b      	bne.n	8008c32 <HAL_ADC_ConfigChannel+0x3c2>
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	0e9b      	lsrs	r3, r3, #26
 8008c20:	3301      	adds	r3, #1
 8008c22:	f003 031f 	and.w	r3, r3, #31
 8008c26:	2b09      	cmp	r3, #9
 8008c28:	bf94      	ite	ls
 8008c2a:	2301      	movls	r3, #1
 8008c2c:	2300      	movhi	r3, #0
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	e012      	b.n	8008c58 <HAL_ADC_ConfigChannel+0x3e8>
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c3a:	fa93 f3a3 	rbit	r3, r3
 8008c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8008c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c42:	fab3 f383 	clz	r3, r3
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	3301      	adds	r3, #1
 8008c4a:	f003 031f 	and.w	r3, r3, #31
 8008c4e:	2b09      	cmp	r3, #9
 8008c50:	bf94      	ite	ls
 8008c52:	2301      	movls	r3, #1
 8008c54:	2300      	movhi	r3, #0
 8008c56:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d064      	beq.n	8008d26 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d107      	bne.n	8008c78 <HAL_ADC_ConfigChannel+0x408>
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	0e9b      	lsrs	r3, r3, #26
 8008c6e:	3301      	adds	r3, #1
 8008c70:	069b      	lsls	r3, r3, #26
 8008c72:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c76:	e00e      	b.n	8008c96 <HAL_ADC_ConfigChannel+0x426>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c80:	fa93 f3a3 	rbit	r3, r3
 8008c84:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c88:	fab3 f383 	clz	r3, r3
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	3301      	adds	r3, #1
 8008c90:	069b      	lsls	r3, r3, #26
 8008c92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d109      	bne.n	8008cb6 <HAL_ADC_ConfigChannel+0x446>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	0e9b      	lsrs	r3, r3, #26
 8008ca8:	3301      	adds	r3, #1
 8008caa:	f003 031f 	and.w	r3, r3, #31
 8008cae:	2101      	movs	r1, #1
 8008cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb4:	e010      	b.n	8008cd8 <HAL_ADC_ConfigChannel+0x468>
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cbe:	fa93 f3a3 	rbit	r3, r3
 8008cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc6:	fab3 f383 	clz	r3, r3
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	3301      	adds	r3, #1
 8008cce:	f003 031f 	and.w	r3, r3, #31
 8008cd2:	2101      	movs	r1, #1
 8008cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8008cd8:	ea42 0103 	orr.w	r1, r2, r3
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d10a      	bne.n	8008cfe <HAL_ADC_ConfigChannel+0x48e>
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	0e9b      	lsrs	r3, r3, #26
 8008cee:	3301      	adds	r3, #1
 8008cf0:	f003 021f 	and.w	r2, r3, #31
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	005b      	lsls	r3, r3, #1
 8008cf8:	4413      	add	r3, r2
 8008cfa:	051b      	lsls	r3, r3, #20
 8008cfc:	e011      	b.n	8008d22 <HAL_ADC_ConfigChannel+0x4b2>
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d06:	fa93 f3a3 	rbit	r3, r3
 8008d0a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0e:	fab3 f383 	clz	r3, r3
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	3301      	adds	r3, #1
 8008d16:	f003 021f 	and.w	r2, r3, #31
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	005b      	lsls	r3, r3, #1
 8008d1e:	4413      	add	r3, r2
 8008d20:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d22:	430b      	orrs	r3, r1
 8008d24:	e069      	b.n	8008dfa <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d107      	bne.n	8008d42 <HAL_ADC_ConfigChannel+0x4d2>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	0e9b      	lsrs	r3, r3, #26
 8008d38:	3301      	adds	r3, #1
 8008d3a:	069b      	lsls	r3, r3, #26
 8008d3c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008d40:	e00e      	b.n	8008d60 <HAL_ADC_ConfigChannel+0x4f0>
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d48:	6a3b      	ldr	r3, [r7, #32]
 8008d4a:	fa93 f3a3 	rbit	r3, r3
 8008d4e:	61fb      	str	r3, [r7, #28]
  return result;
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	fab3 f383 	clz	r3, r3
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	3301      	adds	r3, #1
 8008d5a:	069b      	lsls	r3, r3, #26
 8008d5c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d109      	bne.n	8008d80 <HAL_ADC_ConfigChannel+0x510>
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	0e9b      	lsrs	r3, r3, #26
 8008d72:	3301      	adds	r3, #1
 8008d74:	f003 031f 	and.w	r3, r3, #31
 8008d78:	2101      	movs	r1, #1
 8008d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d7e:	e010      	b.n	8008da2 <HAL_ADC_ConfigChannel+0x532>
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	fa93 f3a3 	rbit	r3, r3
 8008d8c:	617b      	str	r3, [r7, #20]
  return result;
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	fab3 f383 	clz	r3, r3
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	3301      	adds	r3, #1
 8008d98:	f003 031f 	and.w	r3, r3, #31
 8008d9c:	2101      	movs	r1, #1
 8008d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8008da2:	ea42 0103 	orr.w	r1, r2, r3
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d10d      	bne.n	8008dce <HAL_ADC_ConfigChannel+0x55e>
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	0e9b      	lsrs	r3, r3, #26
 8008db8:	3301      	adds	r3, #1
 8008dba:	f003 021f 	and.w	r2, r3, #31
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	005b      	lsls	r3, r3, #1
 8008dc2:	4413      	add	r3, r2
 8008dc4:	3b1e      	subs	r3, #30
 8008dc6:	051b      	lsls	r3, r3, #20
 8008dc8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008dcc:	e014      	b.n	8008df8 <HAL_ADC_ConfigChannel+0x588>
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	fa93 f3a3 	rbit	r3, r3
 8008dda:	60fb      	str	r3, [r7, #12]
  return result;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	fab3 f383 	clz	r3, r3
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	3301      	adds	r3, #1
 8008de6:	f003 021f 	and.w	r2, r3, #31
 8008dea:	4613      	mov	r3, r2
 8008dec:	005b      	lsls	r3, r3, #1
 8008dee:	4413      	add	r3, r2
 8008df0:	3b1e      	subs	r3, #30
 8008df2:	051b      	lsls	r3, r3, #20
 8008df4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008df8:	430b      	orrs	r3, r1
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	6892      	ldr	r2, [r2, #8]
 8008dfe:	4619      	mov	r1, r3
 8008e00:	f7ff faa2 	bl	8008348 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	4b2e      	ldr	r3, [pc, #184]	; (8008ec4 <HAL_ADC_ConfigChannel+0x654>)
 8008e0a:	4013      	ands	r3, r2
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	f000 80c9 	beq.w	8008fa4 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e1a:	d004      	beq.n	8008e26 <HAL_ADC_ConfigChannel+0x5b6>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a29      	ldr	r2, [pc, #164]	; (8008ec8 <HAL_ADC_ConfigChannel+0x658>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d101      	bne.n	8008e2a <HAL_ADC_ConfigChannel+0x5ba>
 8008e26:	4b29      	ldr	r3, [pc, #164]	; (8008ecc <HAL_ADC_ConfigChannel+0x65c>)
 8008e28:	e000      	b.n	8008e2c <HAL_ADC_ConfigChannel+0x5bc>
 8008e2a:	4b29      	ldr	r3, [pc, #164]	; (8008ed0 <HAL_ADC_ConfigChannel+0x660>)
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7ff f9c3 	bl	80081b8 <LL_ADC_GetCommonPathInternalCh>
 8008e32:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a26      	ldr	r2, [pc, #152]	; (8008ed4 <HAL_ADC_ConfigChannel+0x664>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d004      	beq.n	8008e4a <HAL_ADC_ConfigChannel+0x5da>
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a24      	ldr	r2, [pc, #144]	; (8008ed8 <HAL_ADC_ConfigChannel+0x668>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d14e      	bne.n	8008ee8 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008e4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d148      	bne.n	8008ee8 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e5e:	d005      	beq.n	8008e6c <HAL_ADC_ConfigChannel+0x5fc>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a1d      	ldr	r2, [pc, #116]	; (8008edc <HAL_ADC_ConfigChannel+0x66c>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	f040 8099 	bne.w	8008f9e <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e74:	d004      	beq.n	8008e80 <HAL_ADC_ConfigChannel+0x610>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a13      	ldr	r2, [pc, #76]	; (8008ec8 <HAL_ADC_ConfigChannel+0x658>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d101      	bne.n	8008e84 <HAL_ADC_ConfigChannel+0x614>
 8008e80:	4a12      	ldr	r2, [pc, #72]	; (8008ecc <HAL_ADC_ConfigChannel+0x65c>)
 8008e82:	e000      	b.n	8008e86 <HAL_ADC_ConfigChannel+0x616>
 8008e84:	4a12      	ldr	r2, [pc, #72]	; (8008ed0 <HAL_ADC_ConfigChannel+0x660>)
 8008e86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e8a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008e8e:	4619      	mov	r1, r3
 8008e90:	4610      	mov	r0, r2
 8008e92:	f7ff f97e 	bl	8008192 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008e96:	4b12      	ldr	r3, [pc, #72]	; (8008ee0 <HAL_ADC_ConfigChannel+0x670>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	099b      	lsrs	r3, r3, #6
 8008e9c:	4a11      	ldr	r2, [pc, #68]	; (8008ee4 <HAL_ADC_ConfigChannel+0x674>)
 8008e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8008ea2:	099a      	lsrs	r2, r3, #6
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	005b      	lsls	r3, r3, #1
 8008ea8:	4413      	add	r3, r2
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008eae:	e002      	b.n	8008eb6 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1f9      	bne.n	8008eb0 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008ebc:	e06f      	b.n	8008f9e <HAL_ADC_ConfigChannel+0x72e>
 8008ebe:	bf00      	nop
 8008ec0:	407f0000 	.word	0x407f0000
 8008ec4:	80080000 	.word	0x80080000
 8008ec8:	50000100 	.word	0x50000100
 8008ecc:	50000300 	.word	0x50000300
 8008ed0:	50000700 	.word	0x50000700
 8008ed4:	c3210000 	.word	0xc3210000
 8008ed8:	90c00010 	.word	0x90c00010
 8008edc:	50000600 	.word	0x50000600
 8008ee0:	20000ca8 	.word	0x20000ca8
 8008ee4:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a32      	ldr	r2, [pc, #200]	; (8008fb8 <HAL_ADC_ConfigChannel+0x748>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d125      	bne.n	8008f3e <HAL_ADC_ConfigChannel+0x6ce>
 8008ef2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ef6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d11f      	bne.n	8008f3e <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a2e      	ldr	r2, [pc, #184]	; (8008fbc <HAL_ADC_ConfigChannel+0x74c>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d104      	bne.n	8008f12 <HAL_ADC_ConfigChannel+0x6a2>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a2c      	ldr	r2, [pc, #176]	; (8008fc0 <HAL_ADC_ConfigChannel+0x750>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d047      	beq.n	8008fa2 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f1a:	d004      	beq.n	8008f26 <HAL_ADC_ConfigChannel+0x6b6>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a26      	ldr	r2, [pc, #152]	; (8008fbc <HAL_ADC_ConfigChannel+0x74c>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d101      	bne.n	8008f2a <HAL_ADC_ConfigChannel+0x6ba>
 8008f26:	4a27      	ldr	r2, [pc, #156]	; (8008fc4 <HAL_ADC_ConfigChannel+0x754>)
 8008f28:	e000      	b.n	8008f2c <HAL_ADC_ConfigChannel+0x6bc>
 8008f2a:	4a27      	ldr	r2, [pc, #156]	; (8008fc8 <HAL_ADC_ConfigChannel+0x758>)
 8008f2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008f30:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008f34:	4619      	mov	r1, r3
 8008f36:	4610      	mov	r0, r2
 8008f38:	f7ff f92b 	bl	8008192 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008f3c:	e031      	b.n	8008fa2 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a22      	ldr	r2, [pc, #136]	; (8008fcc <HAL_ADC_ConfigChannel+0x75c>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d12d      	bne.n	8008fa4 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008f4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d127      	bne.n	8008fa4 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a18      	ldr	r2, [pc, #96]	; (8008fbc <HAL_ADC_ConfigChannel+0x74c>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d022      	beq.n	8008fa4 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f66:	d004      	beq.n	8008f72 <HAL_ADC_ConfigChannel+0x702>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a13      	ldr	r2, [pc, #76]	; (8008fbc <HAL_ADC_ConfigChannel+0x74c>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d101      	bne.n	8008f76 <HAL_ADC_ConfigChannel+0x706>
 8008f72:	4a14      	ldr	r2, [pc, #80]	; (8008fc4 <HAL_ADC_ConfigChannel+0x754>)
 8008f74:	e000      	b.n	8008f78 <HAL_ADC_ConfigChannel+0x708>
 8008f76:	4a14      	ldr	r2, [pc, #80]	; (8008fc8 <HAL_ADC_ConfigChannel+0x758>)
 8008f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008f7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f80:	4619      	mov	r1, r3
 8008f82:	4610      	mov	r0, r2
 8008f84:	f7ff f905 	bl	8008192 <LL_ADC_SetCommonPathInternalCh>
 8008f88:	e00c      	b.n	8008fa4 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f8e:	f043 0220 	orr.w	r2, r3, #32
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8008f9c:	e002      	b.n	8008fa4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008f9e:	bf00      	nop
 8008fa0:	e000      	b.n	8008fa4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008fa2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008fac:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3798      	adds	r7, #152	; 0x98
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}
 8008fb8:	c7520000 	.word	0xc7520000
 8008fbc:	50000100 	.word	0x50000100
 8008fc0:	50000500 	.word	0x50000500
 8008fc4:	50000300 	.word	0x50000300
 8008fc8:	50000700 	.word	0x50000700
 8008fcc:	cb840000 	.word	0xcb840000

08008fd0 <LL_ADC_IsEnabled>:
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	f003 0301 	and.w	r3, r3, #1
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d101      	bne.n	8008fe8 <LL_ADC_IsEnabled+0x18>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e000      	b.n	8008fea <LL_ADC_IsEnabled+0x1a>
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <LL_ADC_REG_IsConversionOngoing>:
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b083      	sub	sp, #12
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 0304 	and.w	r3, r3, #4
 8009006:	2b04      	cmp	r3, #4
 8009008:	d101      	bne.n	800900e <LL_ADC_REG_IsConversionOngoing+0x18>
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800901c:	b590      	push	{r4, r7, lr}
 800901e:	b0a1      	sub	sp, #132	; 0x84
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009026:	2300      	movs	r3, #0
 8009028:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009032:	2b01      	cmp	r3, #1
 8009034:	d101      	bne.n	800903a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009036:	2302      	movs	r3, #2
 8009038:	e0e3      	b.n	8009202 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2201      	movs	r2, #1
 800903e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800904a:	d102      	bne.n	8009052 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800904c:	4b6f      	ldr	r3, [pc, #444]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800904e:	60bb      	str	r3, [r7, #8]
 8009050:	e009      	b.n	8009066 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a6e      	ldr	r2, [pc, #440]	; (8009210 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d102      	bne.n	8009062 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 800905c:	4b6d      	ldr	r3, [pc, #436]	; (8009214 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800905e:	60bb      	str	r3, [r7, #8]
 8009060:	e001      	b.n	8009066 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8009062:	2300      	movs	r3, #0
 8009064:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d10b      	bne.n	8009084 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009070:	f043 0220 	orr.w	r2, r3, #32
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8009080:	2301      	movs	r3, #1
 8009082:	e0be      	b.n	8009202 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	4618      	mov	r0, r3
 8009088:	f7ff ffb5 	bl	8008ff6 <LL_ADC_REG_IsConversionOngoing>
 800908c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4618      	mov	r0, r3
 8009094:	f7ff ffaf 	bl	8008ff6 <LL_ADC_REG_IsConversionOngoing>
 8009098:	4603      	mov	r3, r0
 800909a:	2b00      	cmp	r3, #0
 800909c:	f040 80a0 	bne.w	80091e0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80090a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	f040 809c 	bne.w	80091e0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80090b0:	d004      	beq.n	80090bc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a55      	ldr	r2, [pc, #340]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d101      	bne.n	80090c0 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 80090bc:	4b56      	ldr	r3, [pc, #344]	; (8009218 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80090be:	e000      	b.n	80090c2 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80090c0:	4b56      	ldr	r3, [pc, #344]	; (800921c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80090c2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d04b      	beq.n	8009164 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80090cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	6859      	ldr	r1, [r3, #4]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80090de:	035b      	lsls	r3, r3, #13
 80090e0:	430b      	orrs	r3, r1
 80090e2:	431a      	orrs	r2, r3
 80090e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80090f0:	d004      	beq.n	80090fc <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a45      	ldr	r2, [pc, #276]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d10f      	bne.n	800911c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80090fc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009100:	f7ff ff66 	bl	8008fd0 <LL_ADC_IsEnabled>
 8009104:	4604      	mov	r4, r0
 8009106:	4841      	ldr	r0, [pc, #260]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009108:	f7ff ff62 	bl	8008fd0 <LL_ADC_IsEnabled>
 800910c:	4603      	mov	r3, r0
 800910e:	4323      	orrs	r3, r4
 8009110:	2b00      	cmp	r3, #0
 8009112:	bf0c      	ite	eq
 8009114:	2301      	moveq	r3, #1
 8009116:	2300      	movne	r3, #0
 8009118:	b2db      	uxtb	r3, r3
 800911a:	e012      	b.n	8009142 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800911c:	483c      	ldr	r0, [pc, #240]	; (8009210 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800911e:	f7ff ff57 	bl	8008fd0 <LL_ADC_IsEnabled>
 8009122:	4604      	mov	r4, r0
 8009124:	483b      	ldr	r0, [pc, #236]	; (8009214 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009126:	f7ff ff53 	bl	8008fd0 <LL_ADC_IsEnabled>
 800912a:	4603      	mov	r3, r0
 800912c:	431c      	orrs	r4, r3
 800912e:	483c      	ldr	r0, [pc, #240]	; (8009220 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009130:	f7ff ff4e 	bl	8008fd0 <LL_ADC_IsEnabled>
 8009134:	4603      	mov	r3, r0
 8009136:	4323      	orrs	r3, r4
 8009138:	2b00      	cmp	r3, #0
 800913a:	bf0c      	ite	eq
 800913c:	2301      	moveq	r3, #1
 800913e:	2300      	movne	r3, #0
 8009140:	b2db      	uxtb	r3, r3
 8009142:	2b00      	cmp	r3, #0
 8009144:	d056      	beq.n	80091f4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009146:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800914e:	f023 030f 	bic.w	r3, r3, #15
 8009152:	683a      	ldr	r2, [r7, #0]
 8009154:	6811      	ldr	r1, [r2, #0]
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	6892      	ldr	r2, [r2, #8]
 800915a:	430a      	orrs	r2, r1
 800915c:	431a      	orrs	r2, r3
 800915e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009160:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009162:	e047      	b.n	80091f4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009164:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800916c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800916e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009178:	d004      	beq.n	8009184 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a23      	ldr	r2, [pc, #140]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d10f      	bne.n	80091a4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8009184:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009188:	f7ff ff22 	bl	8008fd0 <LL_ADC_IsEnabled>
 800918c:	4604      	mov	r4, r0
 800918e:	481f      	ldr	r0, [pc, #124]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009190:	f7ff ff1e 	bl	8008fd0 <LL_ADC_IsEnabled>
 8009194:	4603      	mov	r3, r0
 8009196:	4323      	orrs	r3, r4
 8009198:	2b00      	cmp	r3, #0
 800919a:	bf0c      	ite	eq
 800919c:	2301      	moveq	r3, #1
 800919e:	2300      	movne	r3, #0
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	e012      	b.n	80091ca <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 80091a4:	481a      	ldr	r0, [pc, #104]	; (8009210 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80091a6:	f7ff ff13 	bl	8008fd0 <LL_ADC_IsEnabled>
 80091aa:	4604      	mov	r4, r0
 80091ac:	4819      	ldr	r0, [pc, #100]	; (8009214 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80091ae:	f7ff ff0f 	bl	8008fd0 <LL_ADC_IsEnabled>
 80091b2:	4603      	mov	r3, r0
 80091b4:	431c      	orrs	r4, r3
 80091b6:	481a      	ldr	r0, [pc, #104]	; (8009220 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80091b8:	f7ff ff0a 	bl	8008fd0 <LL_ADC_IsEnabled>
 80091bc:	4603      	mov	r3, r0
 80091be:	4323      	orrs	r3, r4
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	bf0c      	ite	eq
 80091c4:	2301      	moveq	r3, #1
 80091c6:	2300      	movne	r3, #0
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d012      	beq.n	80091f4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80091ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80091d6:	f023 030f 	bic.w	r3, r3, #15
 80091da:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80091dc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80091de:	e009      	b.n	80091f4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091e4:	f043 0220 	orr.w	r2, r3, #32
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80091ec:	2301      	movs	r3, #1
 80091ee:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80091f2:	e000      	b.n	80091f6 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80091f4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80091fe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8009202:	4618      	mov	r0, r3
 8009204:	3784      	adds	r7, #132	; 0x84
 8009206:	46bd      	mov	sp, r7
 8009208:	bd90      	pop	{r4, r7, pc}
 800920a:	bf00      	nop
 800920c:	50000100 	.word	0x50000100
 8009210:	50000400 	.word	0x50000400
 8009214:	50000500 	.word	0x50000500
 8009218:	50000300 	.word	0x50000300
 800921c:	50000700 	.word	0x50000700
 8009220:	50000600 	.word	0x50000600

08009224 <LL_EXTI_EnableIT_0_31>:
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800922c:	4b05      	ldr	r3, [pc, #20]	; (8009244 <LL_EXTI_EnableIT_0_31+0x20>)
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	4904      	ldr	r1, [pc, #16]	; (8009244 <LL_EXTI_EnableIT_0_31+0x20>)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4313      	orrs	r3, r2
 8009236:	600b      	str	r3, [r1, #0]
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr
 8009244:	40010400 	.word	0x40010400

08009248 <LL_EXTI_EnableIT_32_63>:
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8009250:	4b05      	ldr	r3, [pc, #20]	; (8009268 <LL_EXTI_EnableIT_32_63+0x20>)
 8009252:	6a1a      	ldr	r2, [r3, #32]
 8009254:	4904      	ldr	r1, [pc, #16]	; (8009268 <LL_EXTI_EnableIT_32_63+0x20>)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4313      	orrs	r3, r2
 800925a:	620b      	str	r3, [r1, #32]
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr
 8009268:	40010400 	.word	0x40010400

0800926c <LL_EXTI_DisableIT_0_31>:
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8009274:	4b06      	ldr	r3, [pc, #24]	; (8009290 <LL_EXTI_DisableIT_0_31+0x24>)
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	43db      	mvns	r3, r3
 800927c:	4904      	ldr	r1, [pc, #16]	; (8009290 <LL_EXTI_DisableIT_0_31+0x24>)
 800927e:	4013      	ands	r3, r2
 8009280:	600b      	str	r3, [r1, #0]
}
 8009282:	bf00      	nop
 8009284:	370c      	adds	r7, #12
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr
 800928e:	bf00      	nop
 8009290:	40010400 	.word	0x40010400

08009294 <LL_EXTI_DisableIT_32_63>:
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800929c:	4b06      	ldr	r3, [pc, #24]	; (80092b8 <LL_EXTI_DisableIT_32_63+0x24>)
 800929e:	6a1a      	ldr	r2, [r3, #32]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	43db      	mvns	r3, r3
 80092a4:	4904      	ldr	r1, [pc, #16]	; (80092b8 <LL_EXTI_DisableIT_32_63+0x24>)
 80092a6:	4013      	ands	r3, r2
 80092a8:	620b      	str	r3, [r1, #32]
}
 80092aa:	bf00      	nop
 80092ac:	370c      	adds	r7, #12
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
 80092b6:	bf00      	nop
 80092b8:	40010400 	.word	0x40010400

080092bc <LL_EXTI_EnableEvent_0_31>:
{
 80092bc:	b480      	push	{r7}
 80092be:	b083      	sub	sp, #12
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80092c4:	4b05      	ldr	r3, [pc, #20]	; (80092dc <LL_EXTI_EnableEvent_0_31+0x20>)
 80092c6:	685a      	ldr	r2, [r3, #4]
 80092c8:	4904      	ldr	r1, [pc, #16]	; (80092dc <LL_EXTI_EnableEvent_0_31+0x20>)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	604b      	str	r3, [r1, #4]
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr
 80092dc:	40010400 	.word	0x40010400

080092e0 <LL_EXTI_EnableEvent_32_63>:
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80092e8:	4b05      	ldr	r3, [pc, #20]	; (8009300 <LL_EXTI_EnableEvent_32_63+0x20>)
 80092ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092ec:	4904      	ldr	r1, [pc, #16]	; (8009300 <LL_EXTI_EnableEvent_32_63+0x20>)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	624b      	str	r3, [r1, #36]	; 0x24
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr
 8009300:	40010400 	.word	0x40010400

08009304 <LL_EXTI_DisableEvent_0_31>:
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800930c:	4b06      	ldr	r3, [pc, #24]	; (8009328 <LL_EXTI_DisableEvent_0_31+0x24>)
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	43db      	mvns	r3, r3
 8009314:	4904      	ldr	r1, [pc, #16]	; (8009328 <LL_EXTI_DisableEvent_0_31+0x24>)
 8009316:	4013      	ands	r3, r2
 8009318:	604b      	str	r3, [r1, #4]
}
 800931a:	bf00      	nop
 800931c:	370c      	adds	r7, #12
 800931e:	46bd      	mov	sp, r7
 8009320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	40010400 	.word	0x40010400

0800932c <LL_EXTI_DisableEvent_32_63>:
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8009334:	4b06      	ldr	r3, [pc, #24]	; (8009350 <LL_EXTI_DisableEvent_32_63+0x24>)
 8009336:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	43db      	mvns	r3, r3
 800933c:	4904      	ldr	r1, [pc, #16]	; (8009350 <LL_EXTI_DisableEvent_32_63+0x24>)
 800933e:	4013      	ands	r3, r2
 8009340:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009342:	bf00      	nop
 8009344:	370c      	adds	r7, #12
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	40010400 	.word	0x40010400

08009354 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800935c:	4b05      	ldr	r3, [pc, #20]	; (8009374 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800935e:	689a      	ldr	r2, [r3, #8]
 8009360:	4904      	ldr	r1, [pc, #16]	; (8009374 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4313      	orrs	r3, r2
 8009366:	608b      	str	r3, [r1, #8]
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr
 8009374:	40010400 	.word	0x40010400

08009378 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8009380:	4b05      	ldr	r3, [pc, #20]	; (8009398 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009382:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009384:	4904      	ldr	r1, [pc, #16]	; (8009398 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4313      	orrs	r3, r2
 800938a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800938c:	bf00      	nop
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	40010400 	.word	0x40010400

0800939c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80093a4:	4b06      	ldr	r3, [pc, #24]	; (80093c0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80093a6:	689a      	ldr	r2, [r3, #8]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	43db      	mvns	r3, r3
 80093ac:	4904      	ldr	r1, [pc, #16]	; (80093c0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80093ae:	4013      	ands	r3, r2
 80093b0:	608b      	str	r3, [r1, #8]
}
 80093b2:	bf00      	nop
 80093b4:	370c      	adds	r7, #12
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	40010400 	.word	0x40010400

080093c4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80093cc:	4b06      	ldr	r3, [pc, #24]	; (80093e8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80093ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	43db      	mvns	r3, r3
 80093d4:	4904      	ldr	r1, [pc, #16]	; (80093e8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80093d6:	4013      	ands	r3, r2
 80093d8:	628b      	str	r3, [r1, #40]	; 0x28
}
 80093da:	bf00      	nop
 80093dc:	370c      	adds	r7, #12
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr
 80093e6:	bf00      	nop
 80093e8:	40010400 	.word	0x40010400

080093ec <LL_EXTI_EnableFallingTrig_0_31>:
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80093f4:	4b05      	ldr	r3, [pc, #20]	; (800940c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80093f6:	68da      	ldr	r2, [r3, #12]
 80093f8:	4904      	ldr	r1, [pc, #16]	; (800940c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4313      	orrs	r3, r2
 80093fe:	60cb      	str	r3, [r1, #12]
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	40010400 	.word	0x40010400

08009410 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8009418:	4b05      	ldr	r3, [pc, #20]	; (8009430 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800941a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800941c:	4904      	ldr	r1, [pc, #16]	; (8009430 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4313      	orrs	r3, r2
 8009422:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009424:	bf00      	nop
 8009426:	370c      	adds	r7, #12
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr
 8009430:	40010400 	.word	0x40010400

08009434 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800943c:	4b06      	ldr	r3, [pc, #24]	; (8009458 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800943e:	68da      	ldr	r2, [r3, #12]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	43db      	mvns	r3, r3
 8009444:	4904      	ldr	r1, [pc, #16]	; (8009458 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8009446:	4013      	ands	r3, r2
 8009448:	60cb      	str	r3, [r1, #12]
}
 800944a:	bf00      	nop
 800944c:	370c      	adds	r7, #12
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr
 8009456:	bf00      	nop
 8009458:	40010400 	.word	0x40010400

0800945c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8009464:	4b06      	ldr	r3, [pc, #24]	; (8009480 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8009466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	43db      	mvns	r3, r3
 800946c:	4904      	ldr	r1, [pc, #16]	; (8009480 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800946e:	4013      	ands	r3, r2
 8009470:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009472:	bf00      	nop
 8009474:	370c      	adds	r7, #12
 8009476:	46bd      	mov	sp, r7
 8009478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947c:	4770      	bx	lr
 800947e:	bf00      	nop
 8009480:	40010400 	.word	0x40010400

08009484 <LL_EXTI_ClearFlag_0_31>:
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800948c:	4a04      	ldr	r2, [pc, #16]	; (80094a0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6153      	str	r3, [r2, #20]
}
 8009492:	bf00      	nop
 8009494:	370c      	adds	r7, #12
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	40010400 	.word	0x40010400

080094a4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80094ac:	4a04      	ldr	r2, [pc, #16]	; (80094c0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6353      	str	r3, [r2, #52]	; 0x34
}
 80094b2:	bf00      	nop
 80094b4:	370c      	adds	r7, #12
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	40010400 	.word	0x40010400

080094c4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b088      	sub	sp, #32
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80094cc:	2300      	movs	r3, #0
 80094ce:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d102      	bne.n	80094e0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	77fb      	strb	r3, [r7, #31]
 80094de:	e180      	b.n	80097e2 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094ee:	d102      	bne.n	80094f6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80094f0:	2301      	movs	r3, #1
 80094f2:	77fb      	strb	r3, [r7, #31]
 80094f4:	e175      	b.n	80097e2 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	7f5b      	ldrb	r3, [r3, #29]
 80094fa:	b2db      	uxtb	r3, r3
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d108      	bne.n	8009512 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f7fd f9d1 	bl	80068b4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800951c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	695b      	ldr	r3, [r3, #20]
 800952c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	68db      	ldr	r3, [r3, #12]
 8009532:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8009538:	4313      	orrs	r3, r2
 800953a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	4b98      	ldr	r3, [pc, #608]	; (80097a4 <HAL_COMP_Init+0x2e0>)
 8009544:	4013      	ands	r3, r2
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	6812      	ldr	r2, [r2, #0]
 800954a:	6979      	ldr	r1, [r7, #20]
 800954c:	430b      	orrs	r3, r1
 800954e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d015      	beq.n	800958a <HAL_COMP_Init+0xc6>
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d112      	bne.n	800958a <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8009564:	4b90      	ldr	r3, [pc, #576]	; (80097a8 <HAL_COMP_Init+0x2e4>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	099b      	lsrs	r3, r3, #6
 800956a:	4a90      	ldr	r2, [pc, #576]	; (80097ac <HAL_COMP_Init+0x2e8>)
 800956c:	fba2 2303 	umull	r2, r3, r2, r3
 8009570:	099a      	lsrs	r2, r3, #6
 8009572:	4613      	mov	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4413      	add	r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800957c:	e002      	b.n	8009584 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	3b01      	subs	r3, #1
 8009582:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1f9      	bne.n	800957e <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a88      	ldr	r2, [pc, #544]	; (80097b0 <HAL_COMP_Init+0x2ec>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d028      	beq.n	80095e6 <HAL_COMP_Init+0x122>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a86      	ldr	r2, [pc, #536]	; (80097b4 <HAL_COMP_Init+0x2f0>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d020      	beq.n	80095e0 <HAL_COMP_Init+0x11c>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a85      	ldr	r2, [pc, #532]	; (80097b8 <HAL_COMP_Init+0x2f4>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d018      	beq.n	80095da <HAL_COMP_Init+0x116>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a83      	ldr	r2, [pc, #524]	; (80097bc <HAL_COMP_Init+0x2f8>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d010      	beq.n	80095d4 <HAL_COMP_Init+0x110>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a82      	ldr	r2, [pc, #520]	; (80097c0 <HAL_COMP_Init+0x2fc>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d008      	beq.n	80095ce <HAL_COMP_Init+0x10a>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a80      	ldr	r2, [pc, #512]	; (80097c4 <HAL_COMP_Init+0x300>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d101      	bne.n	80095ca <HAL_COMP_Init+0x106>
 80095c6:	2301      	movs	r3, #1
 80095c8:	e00f      	b.n	80095ea <HAL_COMP_Init+0x126>
 80095ca:	2302      	movs	r3, #2
 80095cc:	e00d      	b.n	80095ea <HAL_COMP_Init+0x126>
 80095ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80095d2:	e00a      	b.n	80095ea <HAL_COMP_Init+0x126>
 80095d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80095d8:	e007      	b.n	80095ea <HAL_COMP_Init+0x126>
 80095da:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80095de:	e004      	b.n	80095ea <HAL_COMP_Init+0x126>
 80095e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80095e4:	e001      	b.n	80095ea <HAL_COMP_Init+0x126>
 80095e6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80095ea:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	f003 0303 	and.w	r3, r3, #3
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f000 80b6 	beq.w	8009766 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	699b      	ldr	r3, [r3, #24]
 80095fe:	f003 0310 	and.w	r3, r3, #16
 8009602:	2b00      	cmp	r3, #0
 8009604:	d011      	beq.n	800962a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a6e      	ldr	r2, [pc, #440]	; (80097c4 <HAL_COMP_Init+0x300>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d004      	beq.n	800961a <HAL_COMP_Init+0x156>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a6c      	ldr	r2, [pc, #432]	; (80097c8 <HAL_COMP_Init+0x304>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d103      	bne.n	8009622 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800961a:	6938      	ldr	r0, [r7, #16]
 800961c:	f7ff feac 	bl	8009378 <LL_EXTI_EnableRisingTrig_32_63>
 8009620:	e014      	b.n	800964c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8009622:	6938      	ldr	r0, [r7, #16]
 8009624:	f7ff fe96 	bl	8009354 <LL_EXTI_EnableRisingTrig_0_31>
 8009628:	e010      	b.n	800964c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a65      	ldr	r2, [pc, #404]	; (80097c4 <HAL_COMP_Init+0x300>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d004      	beq.n	800963e <HAL_COMP_Init+0x17a>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a63      	ldr	r2, [pc, #396]	; (80097c8 <HAL_COMP_Init+0x304>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d103      	bne.n	8009646 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800963e:	6938      	ldr	r0, [r7, #16]
 8009640:	f7ff fec0 	bl	80093c4 <LL_EXTI_DisableRisingTrig_32_63>
 8009644:	e002      	b.n	800964c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8009646:	6938      	ldr	r0, [r7, #16]
 8009648:	f7ff fea8 	bl	800939c <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	f003 0320 	and.w	r3, r3, #32
 8009654:	2b00      	cmp	r3, #0
 8009656:	d011      	beq.n	800967c <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a59      	ldr	r2, [pc, #356]	; (80097c4 <HAL_COMP_Init+0x300>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d004      	beq.n	800966c <HAL_COMP_Init+0x1a8>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a58      	ldr	r2, [pc, #352]	; (80097c8 <HAL_COMP_Init+0x304>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d103      	bne.n	8009674 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800966c:	6938      	ldr	r0, [r7, #16]
 800966e:	f7ff fecf 	bl	8009410 <LL_EXTI_EnableFallingTrig_32_63>
 8009672:	e014      	b.n	800969e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8009674:	6938      	ldr	r0, [r7, #16]
 8009676:	f7ff feb9 	bl	80093ec <LL_EXTI_EnableFallingTrig_0_31>
 800967a:	e010      	b.n	800969e <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a50      	ldr	r2, [pc, #320]	; (80097c4 <HAL_COMP_Init+0x300>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d004      	beq.n	8009690 <HAL_COMP_Init+0x1cc>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a4f      	ldr	r2, [pc, #316]	; (80097c8 <HAL_COMP_Init+0x304>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d103      	bne.n	8009698 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8009690:	6938      	ldr	r0, [r7, #16]
 8009692:	f7ff fee3 	bl	800945c <LL_EXTI_DisableFallingTrig_32_63>
 8009696:	e002      	b.n	800969e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8009698:	6938      	ldr	r0, [r7, #16]
 800969a:	f7ff fecb 	bl	8009434 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a48      	ldr	r2, [pc, #288]	; (80097c4 <HAL_COMP_Init+0x300>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d004      	beq.n	80096b2 <HAL_COMP_Init+0x1ee>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a46      	ldr	r2, [pc, #280]	; (80097c8 <HAL_COMP_Init+0x304>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d103      	bne.n	80096ba <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80096b2:	6938      	ldr	r0, [r7, #16]
 80096b4:	f7ff fef6 	bl	80094a4 <LL_EXTI_ClearFlag_32_63>
 80096b8:	e002      	b.n	80096c0 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80096ba:	6938      	ldr	r0, [r7, #16]
 80096bc:	f7ff fee2 	bl	8009484 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	699b      	ldr	r3, [r3, #24]
 80096c4:	f003 0302 	and.w	r3, r3, #2
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d011      	beq.n	80096f0 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a3c      	ldr	r2, [pc, #240]	; (80097c4 <HAL_COMP_Init+0x300>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d004      	beq.n	80096e0 <HAL_COMP_Init+0x21c>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a3b      	ldr	r2, [pc, #236]	; (80097c8 <HAL_COMP_Init+0x304>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d103      	bne.n	80096e8 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80096e0:	6938      	ldr	r0, [r7, #16]
 80096e2:	f7ff fdfd 	bl	80092e0 <LL_EXTI_EnableEvent_32_63>
 80096e6:	e014      	b.n	8009712 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80096e8:	6938      	ldr	r0, [r7, #16]
 80096ea:	f7ff fde7 	bl	80092bc <LL_EXTI_EnableEvent_0_31>
 80096ee:	e010      	b.n	8009712 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a33      	ldr	r2, [pc, #204]	; (80097c4 <HAL_COMP_Init+0x300>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d004      	beq.n	8009704 <HAL_COMP_Init+0x240>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a32      	ldr	r2, [pc, #200]	; (80097c8 <HAL_COMP_Init+0x304>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d103      	bne.n	800970c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8009704:	6938      	ldr	r0, [r7, #16]
 8009706:	f7ff fe11 	bl	800932c <LL_EXTI_DisableEvent_32_63>
 800970a:	e002      	b.n	8009712 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800970c:	6938      	ldr	r0, [r7, #16]
 800970e:	f7ff fdf9 	bl	8009304 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	f003 0301 	and.w	r3, r3, #1
 800971a:	2b00      	cmp	r3, #0
 800971c:	d011      	beq.n	8009742 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a28      	ldr	r2, [pc, #160]	; (80097c4 <HAL_COMP_Init+0x300>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d004      	beq.n	8009732 <HAL_COMP_Init+0x26e>
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4a26      	ldr	r2, [pc, #152]	; (80097c8 <HAL_COMP_Init+0x304>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d103      	bne.n	800973a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8009732:	6938      	ldr	r0, [r7, #16]
 8009734:	f7ff fd88 	bl	8009248 <LL_EXTI_EnableIT_32_63>
 8009738:	e04b      	b.n	80097d2 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800973a:	6938      	ldr	r0, [r7, #16]
 800973c:	f7ff fd72 	bl	8009224 <LL_EXTI_EnableIT_0_31>
 8009740:	e047      	b.n	80097d2 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a1f      	ldr	r2, [pc, #124]	; (80097c4 <HAL_COMP_Init+0x300>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d004      	beq.n	8009756 <HAL_COMP_Init+0x292>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a1d      	ldr	r2, [pc, #116]	; (80097c8 <HAL_COMP_Init+0x304>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d103      	bne.n	800975e <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8009756:	6938      	ldr	r0, [r7, #16]
 8009758:	f7ff fd9c 	bl	8009294 <LL_EXTI_DisableIT_32_63>
 800975c:	e039      	b.n	80097d2 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800975e:	6938      	ldr	r0, [r7, #16]
 8009760:	f7ff fd84 	bl	800926c <LL_EXTI_DisableIT_0_31>
 8009764:	e035      	b.n	80097d2 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a16      	ldr	r2, [pc, #88]	; (80097c4 <HAL_COMP_Init+0x300>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d004      	beq.n	800977a <HAL_COMP_Init+0x2b6>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a14      	ldr	r2, [pc, #80]	; (80097c8 <HAL_COMP_Init+0x304>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d103      	bne.n	8009782 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800977a:	6938      	ldr	r0, [r7, #16]
 800977c:	f7ff fdd6 	bl	800932c <LL_EXTI_DisableEvent_32_63>
 8009780:	e002      	b.n	8009788 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8009782:	6938      	ldr	r0, [r7, #16]
 8009784:	f7ff fdbe 	bl	8009304 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a0d      	ldr	r2, [pc, #52]	; (80097c4 <HAL_COMP_Init+0x300>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d004      	beq.n	800979c <HAL_COMP_Init+0x2d8>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a0c      	ldr	r2, [pc, #48]	; (80097c8 <HAL_COMP_Init+0x304>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d117      	bne.n	80097cc <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800979c:	6938      	ldr	r0, [r7, #16]
 800979e:	f7ff fd79 	bl	8009294 <LL_EXTI_DisableIT_32_63>
 80097a2:	e016      	b.n	80097d2 <HAL_COMP_Init+0x30e>
 80097a4:	ff007e0f 	.word	0xff007e0f
 80097a8:	20000ca8 	.word	0x20000ca8
 80097ac:	053e2d63 	.word	0x053e2d63
 80097b0:	40010200 	.word	0x40010200
 80097b4:	40010204 	.word	0x40010204
 80097b8:	40010208 	.word	0x40010208
 80097bc:	4001020c 	.word	0x4001020c
 80097c0:	40010210 	.word	0x40010210
 80097c4:	40010214 	.word	0x40010214
 80097c8:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80097cc:	6938      	ldr	r0, [r7, #16]
 80097ce:	f7ff fd4d 	bl	800926c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	7f5b      	ldrb	r3, [r3, #29]
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d102      	bne.n	80097e2 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80097e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3720      	adds	r7, #32
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <__NVIC_SetPriorityGrouping>:
{
 80097ec:	b480      	push	{r7}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f003 0307 	and.w	r3, r3, #7
 80097fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80097fc:	4b0c      	ldr	r3, [pc, #48]	; (8009830 <__NVIC_SetPriorityGrouping+0x44>)
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009808:	4013      	ands	r3, r2
 800980a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009814:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800981c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800981e:	4a04      	ldr	r2, [pc, #16]	; (8009830 <__NVIC_SetPriorityGrouping+0x44>)
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	60d3      	str	r3, [r2, #12]
}
 8009824:	bf00      	nop
 8009826:	3714      	adds	r7, #20
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr
 8009830:	e000ed00 	.word	0xe000ed00

08009834 <__NVIC_GetPriorityGrouping>:
{
 8009834:	b480      	push	{r7}
 8009836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009838:	4b04      	ldr	r3, [pc, #16]	; (800984c <__NVIC_GetPriorityGrouping+0x18>)
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	0a1b      	lsrs	r3, r3, #8
 800983e:	f003 0307 	and.w	r3, r3, #7
}
 8009842:	4618      	mov	r0, r3
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr
 800984c:	e000ed00 	.word	0xe000ed00

08009850 <__NVIC_EnableIRQ>:
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	4603      	mov	r3, r0
 8009858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800985a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800985e:	2b00      	cmp	r3, #0
 8009860:	db0b      	blt.n	800987a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009862:	79fb      	ldrb	r3, [r7, #7]
 8009864:	f003 021f 	and.w	r2, r3, #31
 8009868:	4907      	ldr	r1, [pc, #28]	; (8009888 <__NVIC_EnableIRQ+0x38>)
 800986a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800986e:	095b      	lsrs	r3, r3, #5
 8009870:	2001      	movs	r0, #1
 8009872:	fa00 f202 	lsl.w	r2, r0, r2
 8009876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800987a:	bf00      	nop
 800987c:	370c      	adds	r7, #12
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	e000e100 	.word	0xe000e100

0800988c <__NVIC_SetPriority>:
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
 8009892:	4603      	mov	r3, r0
 8009894:	6039      	str	r1, [r7, #0]
 8009896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800989c:	2b00      	cmp	r3, #0
 800989e:	db0a      	blt.n	80098b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	b2da      	uxtb	r2, r3
 80098a4:	490c      	ldr	r1, [pc, #48]	; (80098d8 <__NVIC_SetPriority+0x4c>)
 80098a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098aa:	0112      	lsls	r2, r2, #4
 80098ac:	b2d2      	uxtb	r2, r2
 80098ae:	440b      	add	r3, r1
 80098b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80098b4:	e00a      	b.n	80098cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	b2da      	uxtb	r2, r3
 80098ba:	4908      	ldr	r1, [pc, #32]	; (80098dc <__NVIC_SetPriority+0x50>)
 80098bc:	79fb      	ldrb	r3, [r7, #7]
 80098be:	f003 030f 	and.w	r3, r3, #15
 80098c2:	3b04      	subs	r3, #4
 80098c4:	0112      	lsls	r2, r2, #4
 80098c6:	b2d2      	uxtb	r2, r2
 80098c8:	440b      	add	r3, r1
 80098ca:	761a      	strb	r2, [r3, #24]
}
 80098cc:	bf00      	nop
 80098ce:	370c      	adds	r7, #12
 80098d0:	46bd      	mov	sp, r7
 80098d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d6:	4770      	bx	lr
 80098d8:	e000e100 	.word	0xe000e100
 80098dc:	e000ed00 	.word	0xe000ed00

080098e0 <NVIC_EncodePriority>:
{
 80098e0:	b480      	push	{r7}
 80098e2:	b089      	sub	sp, #36	; 0x24
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	60f8      	str	r0, [r7, #12]
 80098e8:	60b9      	str	r1, [r7, #8]
 80098ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f003 0307 	and.w	r3, r3, #7
 80098f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80098f4:	69fb      	ldr	r3, [r7, #28]
 80098f6:	f1c3 0307 	rsb	r3, r3, #7
 80098fa:	2b04      	cmp	r3, #4
 80098fc:	bf28      	it	cs
 80098fe:	2304      	movcs	r3, #4
 8009900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	3304      	adds	r3, #4
 8009906:	2b06      	cmp	r3, #6
 8009908:	d902      	bls.n	8009910 <NVIC_EncodePriority+0x30>
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	3b03      	subs	r3, #3
 800990e:	e000      	b.n	8009912 <NVIC_EncodePriority+0x32>
 8009910:	2300      	movs	r3, #0
 8009912:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009914:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	fa02 f303 	lsl.w	r3, r2, r3
 800991e:	43da      	mvns	r2, r3
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	401a      	ands	r2, r3
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009928:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	fa01 f303 	lsl.w	r3, r1, r3
 8009932:	43d9      	mvns	r1, r3
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009938:	4313      	orrs	r3, r2
}
 800993a:	4618      	mov	r0, r3
 800993c:	3724      	adds	r7, #36	; 0x24
 800993e:	46bd      	mov	sp, r7
 8009940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009944:	4770      	bx	lr
	...

08009948 <SysTick_Config>:
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b082      	sub	sp, #8
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	3b01      	subs	r3, #1
 8009954:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009958:	d301      	bcc.n	800995e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800995a:	2301      	movs	r3, #1
 800995c:	e00f      	b.n	800997e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800995e:	4a0a      	ldr	r2, [pc, #40]	; (8009988 <SysTick_Config+0x40>)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	3b01      	subs	r3, #1
 8009964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009966:	210f      	movs	r1, #15
 8009968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800996c:	f7ff ff8e 	bl	800988c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009970:	4b05      	ldr	r3, [pc, #20]	; (8009988 <SysTick_Config+0x40>)
 8009972:	2200      	movs	r2, #0
 8009974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009976:	4b04      	ldr	r3, [pc, #16]	; (8009988 <SysTick_Config+0x40>)
 8009978:	2207      	movs	r2, #7
 800997a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3708      	adds	r7, #8
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
 8009986:	bf00      	nop
 8009988:	e000e010 	.word	0xe000e010

0800998c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b082      	sub	sp, #8
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f7ff ff29 	bl	80097ec <__NVIC_SetPriorityGrouping>
}
 800999a:	bf00      	nop
 800999c:	3708      	adds	r7, #8
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80099a2:	b580      	push	{r7, lr}
 80099a4:	b086      	sub	sp, #24
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	4603      	mov	r3, r0
 80099aa:	60b9      	str	r1, [r7, #8]
 80099ac:	607a      	str	r2, [r7, #4]
 80099ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80099b0:	f7ff ff40 	bl	8009834 <__NVIC_GetPriorityGrouping>
 80099b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	68b9      	ldr	r1, [r7, #8]
 80099ba:	6978      	ldr	r0, [r7, #20]
 80099bc:	f7ff ff90 	bl	80098e0 <NVIC_EncodePriority>
 80099c0:	4602      	mov	r2, r0
 80099c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099c6:	4611      	mov	r1, r2
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7ff ff5f 	bl	800988c <__NVIC_SetPriority>
}
 80099ce:	bf00      	nop
 80099d0:	3718      	adds	r7, #24
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}

080099d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80099d6:	b580      	push	{r7, lr}
 80099d8:	b082      	sub	sp, #8
 80099da:	af00      	add	r7, sp, #0
 80099dc:	4603      	mov	r3, r0
 80099de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80099e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7ff ff33 	bl	8009850 <__NVIC_EnableIRQ>
}
 80099ea:	bf00      	nop
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b082      	sub	sp, #8
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f7ff ffa4 	bl	8009948 <SysTick_Config>
 8009a00:	4603      	mov	r3, r0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3708      	adds	r7, #8
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b082      	sub	sp, #8
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d101      	bne.n	8009a1c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e014      	b.n	8009a46 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	791b      	ldrb	r3, [r3, #4]
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d105      	bne.n	8009a32 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7fc fff7 	bl	8006a20 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2202      	movs	r2, #2
 8009a36:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2201      	movs	r2, #1
 8009a42:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b082      	sub	sp, #8
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	795b      	ldrb	r3, [r3, #5]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d101      	bne.n	8009a64 <HAL_DAC_Start+0x16>
 8009a60:	2302      	movs	r3, #2
 8009a62:	e043      	b.n	8009aec <HAL_DAC_Start+0x9e>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2202      	movs	r2, #2
 8009a6e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	6819      	ldr	r1, [r3, #0]
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	f003 0310 	and.w	r3, r3, #16
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	409a      	lsls	r2, r3
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	430a      	orrs	r2, r1
 8009a86:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8009a88:	2001      	movs	r0, #1
 8009a8a:	f7fe fb4d 	bl	8008128 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d10f      	bne.n	8009ab4 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8009a9e:	2b02      	cmp	r3, #2
 8009aa0:	d11d      	bne.n	8009ade <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	685a      	ldr	r2, [r3, #4]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f042 0201 	orr.w	r2, r2, #1
 8009ab0:	605a      	str	r2, [r3, #4]
 8009ab2:	e014      	b.n	8009ade <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	f003 0310 	and.w	r3, r3, #16
 8009ac4:	2102      	movs	r1, #2
 8009ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d107      	bne.n	8009ade <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	685a      	ldr	r2, [r3, #4]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f042 0202 	orr.w	r2, r2, #2
 8009adc:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009aea:	2300      	movs	r3, #0
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3708      	adds	r7, #8
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b086      	sub	sp, #24
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
 8009b00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8009b02:	2300      	movs	r3, #0
 8009b04:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	795b      	ldrb	r3, [r3, #5]
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d101      	bne.n	8009b12 <HAL_DAC_Start_DMA+0x1e>
 8009b0e:	2302      	movs	r3, #2
 8009b10:	e0a1      	b.n	8009c56 <HAL_DAC_Start_DMA+0x162>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2201      	movs	r2, #1
 8009b16:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2202      	movs	r2, #2
 8009b1c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d12a      	bne.n	8009b7a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	4a4d      	ldr	r2, [pc, #308]	; (8009c60 <HAL_DAC_Start_DMA+0x16c>)
 8009b2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	4a4c      	ldr	r2, [pc, #304]	; (8009c64 <HAL_DAC_Start_DMA+0x170>)
 8009b32:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	4a4b      	ldr	r2, [pc, #300]	; (8009c68 <HAL_DAC_Start_DMA+0x174>)
 8009b3a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	681a      	ldr	r2, [r3, #0]
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009b4a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8009b4c:	6a3b      	ldr	r3, [r7, #32]
 8009b4e:	2b04      	cmp	r3, #4
 8009b50:	d009      	beq.n	8009b66 <HAL_DAC_Start_DMA+0x72>
 8009b52:	2b08      	cmp	r3, #8
 8009b54:	d00c      	beq.n	8009b70 <HAL_DAC_Start_DMA+0x7c>
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d000      	beq.n	8009b5c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8009b5a:	e039      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	3308      	adds	r3, #8
 8009b62:	613b      	str	r3, [r7, #16]
        break;
 8009b64:	e034      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	330c      	adds	r3, #12
 8009b6c:	613b      	str	r3, [r7, #16]
        break;
 8009b6e:	e02f      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	3310      	adds	r3, #16
 8009b76:	613b      	str	r3, [r7, #16]
        break;
 8009b78:	e02a      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	68db      	ldr	r3, [r3, #12]
 8009b7e:	4a3b      	ldr	r2, [pc, #236]	; (8009c6c <HAL_DAC_Start_DMA+0x178>)
 8009b80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	68db      	ldr	r3, [r3, #12]
 8009b86:	4a3a      	ldr	r2, [pc, #232]	; (8009c70 <HAL_DAC_Start_DMA+0x17c>)
 8009b88:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	68db      	ldr	r3, [r3, #12]
 8009b8e:	4a39      	ldr	r2, [pc, #228]	; (8009c74 <HAL_DAC_Start_DMA+0x180>)
 8009b90:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009ba0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	2b04      	cmp	r3, #4
 8009ba6:	d009      	beq.n	8009bbc <HAL_DAC_Start_DMA+0xc8>
 8009ba8:	2b08      	cmp	r3, #8
 8009baa:	d00c      	beq.n	8009bc6 <HAL_DAC_Start_DMA+0xd2>
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d000      	beq.n	8009bb2 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8009bb0:	e00e      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	3314      	adds	r3, #20
 8009bb8:	613b      	str	r3, [r7, #16]
        break;
 8009bba:	e009      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	3318      	adds	r3, #24
 8009bc2:	613b      	str	r3, [r7, #16]
        break;
 8009bc4:	e004      	b.n	8009bd0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	331c      	adds	r3, #28
 8009bcc:	613b      	str	r3, [r7, #16]
        break;
 8009bce:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d111      	bne.n	8009bfa <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009be4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	6898      	ldr	r0, [r3, #8]
 8009bea:	6879      	ldr	r1, [r7, #4]
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	f000 fbd2 	bl	800a398 <HAL_DMA_Start_IT>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	75fb      	strb	r3, [r7, #23]
 8009bf8:	e010      	b.n	8009c1c <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009c08:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	68d8      	ldr	r0, [r3, #12]
 8009c0e:	6879      	ldr	r1, [r7, #4]
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	693a      	ldr	r2, [r7, #16]
 8009c14:	f000 fbc0 	bl	800a398 <HAL_DMA_Start_IT>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8009c22:	7dfb      	ldrb	r3, [r7, #23]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d10f      	bne.n	8009c48 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	6819      	ldr	r1, [r3, #0]
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	f003 0310 	and.w	r3, r3, #16
 8009c34:	2201      	movs	r2, #1
 8009c36:	409a      	lsls	r2, r3
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	430a      	orrs	r2, r1
 8009c3e:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8009c40:	2001      	movs	r0, #1
 8009c42:	f7fe fa71 	bl	8008128 <HAL_Delay>
 8009c46:	e005      	b.n	8009c54 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	f043 0204 	orr.w	r2, r3, #4
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8009c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3718      	adds	r7, #24
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	0800a135 	.word	0x0800a135
 8009c64:	0800a157 	.word	0x0800a157
 8009c68:	0800a173 	.word	0x0800a173
 8009c6c:	0800a1dd 	.word	0x0800a1dd
 8009c70:	0800a1ff 	.word	0x0800a1ff
 8009c74:	0800a21b 	.word	0x0800a21b

08009c78 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b084      	sub	sp, #16
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6819      	ldr	r1, [r3, #0]
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	f003 0310 	and.w	r3, r3, #16
 8009c8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009c92:	fa02 f303 	lsl.w	r3, r2, r3
 8009c96:	43da      	mvns	r2, r3
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	400a      	ands	r2, r1
 8009c9e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	6819      	ldr	r1, [r3, #0]
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	f003 0310 	and.w	r3, r3, #16
 8009cac:	2201      	movs	r2, #1
 8009cae:	fa02 f303 	lsl.w	r3, r2, r3
 8009cb2:	43da      	mvns	r2, r3
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	400a      	ands	r2, r1
 8009cba:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8009cbc:	2001      	movs	r0, #1
 8009cbe:	f7fe fa33 	bl	8008128 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d10f      	bne.n	8009ce8 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f000 fbde 	bl	800a48e <HAL_DMA_Abort>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009ce4:	601a      	str	r2, [r3, #0]
 8009ce6:	e00e      	b.n	8009d06 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	4618      	mov	r0, r3
 8009cee:	f000 fbce 	bl	800a48e <HAL_DMA_Abort>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009d04:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8009d06:	7bfb      	ldrb	r3, [r7, #15]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d003      	beq.n	8009d14 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2204      	movs	r2, #4
 8009d10:	711a      	strb	r2, [r3, #4]
 8009d12:	e002      	b.n	8009d1a <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8009d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3710      	adds	r7, #16
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b087      	sub	sp, #28
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
 8009d30:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8009d32:	2300      	movs	r3, #0
 8009d34:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d105      	bne.n	8009d54 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	3308      	adds	r3, #8
 8009d50:	617b      	str	r3, [r7, #20]
 8009d52:	e004      	b.n	8009d5e <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009d54:	697a      	ldr	r2, [r7, #20]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4413      	add	r3, r2
 8009d5a:	3314      	adds	r3, #20
 8009d5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	461a      	mov	r2, r3
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009d66:	2300      	movs	r3, #0
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	371c      	adds	r7, #28
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8009d7c:	bf00      	nop
 8009d7e:	370c      	adds	r7, #12
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr

08009d88 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d103      	bne.n	8009dc8 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc6:	e002      	b.n	8009dce <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
	...

08009ddc <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b08a      	sub	sp, #40	; 0x28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8009de8:	2300      	movs	r3, #0
 8009dea:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	795b      	ldrb	r3, [r3, #5]
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d101      	bne.n	8009df8 <HAL_DAC_ConfigChannel+0x1c>
 8009df4:	2302      	movs	r3, #2
 8009df6:	e194      	b.n	800a122 <HAL_DAC_ConfigChannel+0x346>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2202      	movs	r2, #2
 8009e02:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	2b04      	cmp	r3, #4
 8009e0a:	d174      	bne.n	8009ef6 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d137      	bne.n	8009e82 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8009e12:	f7fe f97d 	bl	8008110 <HAL_GetTick>
 8009e16:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e18:	e011      	b.n	8009e3e <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009e1a:	f7fe f979 	bl	8008110 <HAL_GetTick>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d90a      	bls.n	8009e3e <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	691b      	ldr	r3, [r3, #16]
 8009e2c:	f043 0208 	orr.w	r2, r3, #8
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2203      	movs	r2, #3
 8009e38:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	e171      	b.n	800a122 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d1e6      	bne.n	8009e1a <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8009e4c:	2001      	movs	r0, #1
 8009e4e:	f7fe f96b 	bl	8008128 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009e5a:	641a      	str	r2, [r3, #64]	; 0x40
 8009e5c:	e01e      	b.n	8009e9c <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009e5e:	f7fe f957 	bl	8008110 <HAL_GetTick>
 8009e62:	4602      	mov	r2, r0
 8009e64:	69fb      	ldr	r3, [r7, #28]
 8009e66:	1ad3      	subs	r3, r2, r3
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d90a      	bls.n	8009e82 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	691b      	ldr	r3, [r3, #16]
 8009e70:	f043 0208 	orr.w	r2, r3, #8
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2203      	movs	r2, #3
 8009e7c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e14f      	b.n	800a122 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	dbe8      	blt.n	8009e5e <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8009e8c:	2001      	movs	r0, #1
 8009e8e:	f7fe f94b 	bl	8008128 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68ba      	ldr	r2, [r7, #8]
 8009e98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009e9a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f003 0310 	and.w	r3, r3, #16
 8009ea8:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8009eac:	fa01 f303 	lsl.w	r3, r1, r3
 8009eb0:	43db      	mvns	r3, r3
 8009eb2:	ea02 0103 	and.w	r1, r2, r3
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f003 0310 	and.w	r3, r3, #16
 8009ec0:	409a      	lsls	r2, r3
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f003 0310 	and.w	r3, r3, #16
 8009ed6:	21ff      	movs	r1, #255	; 0xff
 8009ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8009edc:	43db      	mvns	r3, r3
 8009ede:	ea02 0103 	and.w	r1, r2, r3
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f003 0310 	and.w	r3, r3, #16
 8009eec:	409a      	lsls	r2, r3
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	69db      	ldr	r3, [r3, #28]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d11d      	bne.n	8009f3a <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f04:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f003 0310 	and.w	r3, r3, #16
 8009f0c:	221f      	movs	r2, #31
 8009f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f12:	43db      	mvns	r3, r3
 8009f14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f16:	4013      	ands	r3, r2
 8009f18:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	6a1b      	ldr	r3, [r3, #32]
 8009f1e:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f003 0310 	and.w	r3, r3, #16
 8009f26:	69ba      	ldr	r2, [r7, #24]
 8009f28:	fa02 f303 	lsl.w	r3, r2, r3
 8009f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f38:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f40:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f003 0310 	and.w	r3, r3, #16
 8009f48:	2207      	movs	r2, #7
 8009f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f4e:	43db      	mvns	r3, r3
 8009f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f52:	4013      	ands	r3, r2
 8009f54:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	699b      	ldr	r3, [r3, #24]
 8009f5a:	f003 0301 	and.w	r3, r3, #1
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d002      	beq.n	8009f68 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8009f62:	2300      	movs	r3, #0
 8009f64:	623b      	str	r3, [r7, #32]
 8009f66:	e011      	b.n	8009f8c <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	699b      	ldr	r3, [r3, #24]
 8009f6c:	f003 0302 	and.w	r3, r3, #2
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d002      	beq.n	8009f7a <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009f74:	2301      	movs	r3, #1
 8009f76:	623b      	str	r3, [r7, #32]
 8009f78:	e008      	b.n	8009f8c <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	695b      	ldr	r3, [r3, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d102      	bne.n	8009f88 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009f82:	2301      	movs	r3, #1
 8009f84:	623b      	str	r3, [r7, #32]
 8009f86:	e001      	b.n	8009f8c <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	689a      	ldr	r2, [r3, #8]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	695b      	ldr	r3, [r3, #20]
 8009f94:	4313      	orrs	r3, r2
 8009f96:	6a3a      	ldr	r2, [r7, #32]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f003 0310 	and.w	r3, r3, #16
 8009fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8009faa:	43db      	mvns	r3, r3
 8009fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fae:	4013      	ands	r3, r2
 8009fb0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	791b      	ldrb	r3, [r3, #4]
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d102      	bne.n	8009fc0 <HAL_DAC_ConfigChannel+0x1e4>
 8009fba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009fbe:	e000      	b.n	8009fc2 <HAL_DAC_ConfigChannel+0x1e6>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	69ba      	ldr	r2, [r7, #24]
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f003 0310 	and.w	r3, r3, #16
 8009fce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd6:	43db      	mvns	r3, r3
 8009fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fda:	4013      	ands	r3, r2
 8009fdc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	795b      	ldrb	r3, [r3, #5]
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d102      	bne.n	8009fec <HAL_DAC_ConfigChannel+0x210>
 8009fe6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009fea:	e000      	b.n	8009fee <HAL_DAC_ConfigChannel+0x212>
 8009fec:	2300      	movs	r3, #0
 8009fee:	69ba      	ldr	r2, [r7, #24]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009ffa:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2b02      	cmp	r3, #2
 800a002:	d114      	bne.n	800a02e <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a004:	f001 fae0 	bl	800b5c8 <HAL_RCC_GetHCLKFreq>
 800a008:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	4a47      	ldr	r2, [pc, #284]	; (800a12c <HAL_DAC_ConfigChannel+0x350>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d904      	bls.n	800a01c <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a014:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a018:	627b      	str	r3, [r7, #36]	; 0x24
 800a01a:	e00d      	b.n	800a038 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	4a44      	ldr	r2, [pc, #272]	; (800a130 <HAL_DAC_ConfigChannel+0x354>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d909      	bls.n	800a038 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a026:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a02a:	627b      	str	r3, [r7, #36]	; 0x24
 800a02c:	e004      	b.n	800a038 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a034:	4313      	orrs	r3, r2
 800a036:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f003 0310 	and.w	r3, r3, #16
 800a03e:	69ba      	ldr	r2, [r7, #24]
 800a040:	fa02 f303 	lsl.w	r3, r2, r3
 800a044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a046:	4313      	orrs	r3, r2
 800a048:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a050:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	6819      	ldr	r1, [r3, #0]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f003 0310 	and.w	r3, r3, #16
 800a05e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a062:	fa02 f303 	lsl.w	r3, r2, r3
 800a066:	43da      	mvns	r2, r3
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	400a      	ands	r2, r1
 800a06e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f003 0310 	and.w	r3, r3, #16
 800a07e:	f640 72fe 	movw	r2, #4094	; 0xffe
 800a082:	fa02 f303 	lsl.w	r3, r2, r3
 800a086:	43db      	mvns	r3, r3
 800a088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a08a:	4013      	ands	r3, r2
 800a08c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	68db      	ldr	r3, [r3, #12]
 800a092:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f003 0310 	and.w	r3, r3, #16
 800a09a:	69ba      	ldr	r2, [r7, #24]
 800a09c:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0ac:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	6819      	ldr	r1, [r3, #0]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f003 0310 	and.w	r3, r3, #16
 800a0ba:	22c0      	movs	r2, #192	; 0xc0
 800a0bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a0c0:	43da      	mvns	r2, r3
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	400a      	ands	r2, r1
 800a0c8:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	089b      	lsrs	r3, r3, #2
 800a0d0:	f003 030f 	and.w	r3, r3, #15
 800a0d4:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	691b      	ldr	r3, [r3, #16]
 800a0da:	089b      	lsrs	r3, r3, #2
 800a0dc:	021b      	lsls	r3, r3, #8
 800a0de:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a0e2:	69ba      	ldr	r2, [r7, #24]
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f003 0310 	and.w	r3, r3, #16
 800a0f4:	f640 710f 	movw	r1, #3855	; 0xf0f
 800a0f8:	fa01 f303 	lsl.w	r3, r1, r3
 800a0fc:	43db      	mvns	r3, r3
 800a0fe:	ea02 0103 	and.w	r1, r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f003 0310 	and.w	r3, r3, #16
 800a108:	69ba      	ldr	r2, [r7, #24]
 800a10a:	409a      	lsls	r2, r3
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	430a      	orrs	r2, r1
 800a112:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2201      	movs	r2, #1
 800a118:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2200      	movs	r2, #0
 800a11e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	3728      	adds	r7, #40	; 0x28
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	09896800 	.word	0x09896800
 800a130:	04c4b400 	.word	0x04c4b400

0800a134 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a140:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f7ff fe16 	bl	8009d74 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2201      	movs	r2, #1
 800a14c:	711a      	strb	r2, [r3, #4]
}
 800a14e:	bf00      	nop
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}

0800a156 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a156:	b580      	push	{r7, lr}
 800a158:	b084      	sub	sp, #16
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a162:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800a164:	68f8      	ldr	r0, [r7, #12]
 800a166:	f7ff fe0f 	bl	8009d88 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a16a:	bf00      	nop
 800a16c:	3710      	adds	r7, #16
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800a172:	b580      	push	{r7, lr}
 800a174:	b084      	sub	sp, #16
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a17e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	f043 0204 	orr.w	r2, r3, #4
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800a18c:	68f8      	ldr	r0, [r7, #12]
 800a18e:	f7ff fe05 	bl	8009d9c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2201      	movs	r2, #1
 800a196:	711a      	strb	r2, [r3, #4]
}
 800a198:	bf00      	nop
 800a19a:	3710      	adds	r7, #16
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b083      	sub	sp, #12
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800a1a8:	bf00      	nop
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr

0800a1b4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b083      	sub	sp, #12
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800a1bc:	bf00      	nop
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1e8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800a1ea:	68f8      	ldr	r0, [r7, #12]
 800a1ec:	f7ff ffd8 	bl	800a1a0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	711a      	strb	r2, [r3, #4]
}
 800a1f6:	bf00      	nop
 800a1f8:	3710      	adds	r7, #16
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b084      	sub	sp, #16
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a20a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f7ff ffd1 	bl	800a1b4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a212:	bf00      	nop
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a226:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	691b      	ldr	r3, [r3, #16]
 800a22c:	f043 0204 	orr.w	r2, r3, #4
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a234:	68f8      	ldr	r0, [r7, #12]
 800a236:	f7ff ffc7 	bl	800a1c8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2201      	movs	r2, #1
 800a23e:	711a      	strb	r2, [r3, #4]
}
 800a240:	bf00      	nop
 800a242:	3710      	adds	r7, #16
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b084      	sub	sp, #16
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d101      	bne.n	800a25a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e08d      	b.n	800a376 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	461a      	mov	r2, r3
 800a260:	4b47      	ldr	r3, [pc, #284]	; (800a380 <HAL_DMA_Init+0x138>)
 800a262:	429a      	cmp	r2, r3
 800a264:	d80f      	bhi.n	800a286 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	461a      	mov	r2, r3
 800a26c:	4b45      	ldr	r3, [pc, #276]	; (800a384 <HAL_DMA_Init+0x13c>)
 800a26e:	4413      	add	r3, r2
 800a270:	4a45      	ldr	r2, [pc, #276]	; (800a388 <HAL_DMA_Init+0x140>)
 800a272:	fba2 2303 	umull	r2, r3, r2, r3
 800a276:	091b      	lsrs	r3, r3, #4
 800a278:	009a      	lsls	r2, r3, #2
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	4a42      	ldr	r2, [pc, #264]	; (800a38c <HAL_DMA_Init+0x144>)
 800a282:	641a      	str	r2, [r3, #64]	; 0x40
 800a284:	e00e      	b.n	800a2a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	461a      	mov	r2, r3
 800a28c:	4b40      	ldr	r3, [pc, #256]	; (800a390 <HAL_DMA_Init+0x148>)
 800a28e:	4413      	add	r3, r2
 800a290:	4a3d      	ldr	r2, [pc, #244]	; (800a388 <HAL_DMA_Init+0x140>)
 800a292:	fba2 2303 	umull	r2, r3, r2, r3
 800a296:	091b      	lsrs	r3, r3, #4
 800a298:	009a      	lsls	r2, r3, #2
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a3c      	ldr	r2, [pc, #240]	; (800a394 <HAL_DMA_Init+0x14c>)
 800a2a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2202      	movs	r2, #2
 800a2a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a2ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a2c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a2d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	699b      	ldr	r3, [r3, #24]
 800a2da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a2e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6a1b      	ldr	r3, [r3, #32]
 800a2e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a2e8:	68fa      	ldr	r2, [r7, #12]
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 fa10 	bl	800a71c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a304:	d102      	bne.n	800a30c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	685a      	ldr	r2, [r3, #4]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a314:	b2d2      	uxtb	r2, r2
 800a316:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a320:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d010      	beq.n	800a34c <HAL_DMA_Init+0x104>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	2b04      	cmp	r3, #4
 800a330:	d80c      	bhi.n	800a34c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fa30 	bl	800a798 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a33c:	2200      	movs	r2, #0
 800a33e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a348:	605a      	str	r2, [r3, #4]
 800a34a:	e008      	b.n	800a35e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2200      	movs	r2, #0
 800a35c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2200      	movs	r2, #0
 800a370:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a374:	2300      	movs	r3, #0
}
 800a376:	4618      	mov	r0, r3
 800a378:	3710      	adds	r7, #16
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
 800a37e:	bf00      	nop
 800a380:	40020407 	.word	0x40020407
 800a384:	bffdfff8 	.word	0xbffdfff8
 800a388:	cccccccd 	.word	0xcccccccd
 800a38c:	40020000 	.word	0x40020000
 800a390:	bffdfbf8 	.word	0xbffdfbf8
 800a394:	40020400 	.word	0x40020400

0800a398 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b086      	sub	sp, #24
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
 800a3a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	d101      	bne.n	800a3b8 <HAL_DMA_Start_IT+0x20>
 800a3b4:	2302      	movs	r3, #2
 800a3b6:	e066      	b.n	800a486 <HAL_DMA_Start_IT+0xee>
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d155      	bne.n	800a478 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f022 0201 	bic.w	r2, r2, #1
 800a3e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	68b9      	ldr	r1, [r7, #8]
 800a3f0:	68f8      	ldr	r0, [r7, #12]
 800a3f2:	f000 f954 	bl	800a69e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d008      	beq.n	800a410 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f042 020e 	orr.w	r2, r2, #14
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	e00f      	b.n	800a430 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f022 0204 	bic.w	r2, r2, #4
 800a41e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681a      	ldr	r2, [r3, #0]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f042 020a 	orr.w	r2, r2, #10
 800a42e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d007      	beq.n	800a44e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a44c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a452:	2b00      	cmp	r3, #0
 800a454:	d007      	beq.n	800a466 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a460:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a464:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	681a      	ldr	r2, [r3, #0]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f042 0201 	orr.w	r2, r2, #1
 800a474:	601a      	str	r2, [r3, #0]
 800a476:	e005      	b.n	800a484 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2200      	movs	r2, #0
 800a47c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a480:	2302      	movs	r3, #2
 800a482:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a484:	7dfb      	ldrb	r3, [r7, #23]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3718      	adds	r7, #24
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a48e:	b480      	push	{r7}
 800a490:	b085      	sub	sp, #20
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	d005      	beq.n	800a4b2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2204      	movs	r2, #4
 800a4aa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	73fb      	strb	r3, [r7, #15]
 800a4b0:	e037      	b.n	800a522 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	681a      	ldr	r2, [r3, #0]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f022 020e 	bic.w	r2, r2, #14
 800a4c0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a4c6:	681a      	ldr	r2, [r3, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a4cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a4d0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	681a      	ldr	r2, [r3, #0]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f022 0201 	bic.w	r2, r2, #1
 800a4e0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4e6:	f003 021f 	and.w	r2, r3, #31
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ee:	2101      	movs	r1, #1
 800a4f0:	fa01 f202 	lsl.w	r2, r1, r2
 800a4f4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4fa:	687a      	ldr	r2, [r7, #4]
 800a4fc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a4fe:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a504:	2b00      	cmp	r3, #0
 800a506:	d00c      	beq.n	800a522 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a512:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a516:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a520:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2201      	movs	r2, #1
 800a526:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800a532:	7bfb      	ldrb	r3, [r7, #15]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3714      	adds	r7, #20
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a55c:	f003 031f 	and.w	r3, r3, #31
 800a560:	2204      	movs	r2, #4
 800a562:	409a      	lsls	r2, r3
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	4013      	ands	r3, r2
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d026      	beq.n	800a5ba <HAL_DMA_IRQHandler+0x7a>
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	f003 0304 	and.w	r3, r3, #4
 800a572:	2b00      	cmp	r3, #0
 800a574:	d021      	beq.n	800a5ba <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f003 0320 	and.w	r3, r3, #32
 800a580:	2b00      	cmp	r3, #0
 800a582:	d107      	bne.n	800a594 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f022 0204 	bic.w	r2, r2, #4
 800a592:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a598:	f003 021f 	and.w	r2, r3, #31
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a0:	2104      	movs	r1, #4
 800a5a2:	fa01 f202 	lsl.w	r2, r1, r2
 800a5a6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d071      	beq.n	800a694 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a5b8:	e06c      	b.n	800a694 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5be:	f003 031f 	and.w	r3, r3, #31
 800a5c2:	2202      	movs	r2, #2
 800a5c4:	409a      	lsls	r2, r3
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d02e      	beq.n	800a62c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	f003 0302 	and.w	r3, r3, #2
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d029      	beq.n	800a62c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f003 0320 	and.w	r3, r3, #32
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d10b      	bne.n	800a5fe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f022 020a 	bic.w	r2, r2, #10
 800a5f4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a602:	f003 021f 	and.w	r2, r3, #31
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a60a:	2102      	movs	r1, #2
 800a60c:	fa01 f202 	lsl.w	r2, r1, r2
 800a610:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2200      	movs	r2, #0
 800a616:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d038      	beq.n	800a694 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a62a:	e033      	b.n	800a694 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a630:	f003 031f 	and.w	r3, r3, #31
 800a634:	2208      	movs	r2, #8
 800a636:	409a      	lsls	r2, r3
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	4013      	ands	r3, r2
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d02a      	beq.n	800a696 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	f003 0308 	and.w	r3, r3, #8
 800a646:	2b00      	cmp	r3, #0
 800a648:	d025      	beq.n	800a696 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f022 020e 	bic.w	r2, r2, #14
 800a658:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a65e:	f003 021f 	and.w	r2, r3, #31
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a666:	2101      	movs	r1, #1
 800a668:	fa01 f202 	lsl.w	r2, r1, r2
 800a66c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d004      	beq.n	800a696 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a694:	bf00      	nop
 800a696:	bf00      	nop
}
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a69e:	b480      	push	{r7}
 800a6a0:	b085      	sub	sp, #20
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	60f8      	str	r0, [r7, #12]
 800a6a6:	60b9      	str	r1, [r7, #8]
 800a6a8:	607a      	str	r2, [r7, #4]
 800a6aa:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a6b4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d004      	beq.n	800a6c8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a6c6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6cc:	f003 021f 	and.w	r2, r3, #31
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6d4:	2101      	movs	r1, #1
 800a6d6:	fa01 f202 	lsl.w	r2, r1, r2
 800a6da:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	683a      	ldr	r2, [r7, #0]
 800a6e2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	2b10      	cmp	r3, #16
 800a6ea:	d108      	bne.n	800a6fe <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	68ba      	ldr	r2, [r7, #8]
 800a6fa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a6fc:	e007      	b.n	800a70e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	68ba      	ldr	r2, [r7, #8]
 800a704:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	60da      	str	r2, [r3, #12]
}
 800a70e:	bf00      	nop
 800a710:	3714      	adds	r7, #20
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr
	...

0800a71c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b087      	sub	sp, #28
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	461a      	mov	r2, r3
 800a72a:	4b16      	ldr	r3, [pc, #88]	; (800a784 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d802      	bhi.n	800a736 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a730:	4b15      	ldr	r3, [pc, #84]	; (800a788 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a732:	617b      	str	r3, [r7, #20]
 800a734:	e001      	b.n	800a73a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a736:	4b15      	ldr	r3, [pc, #84]	; (800a78c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a738:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	b2db      	uxtb	r3, r3
 800a744:	3b08      	subs	r3, #8
 800a746:	4a12      	ldr	r2, [pc, #72]	; (800a790 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a748:	fba2 2303 	umull	r2, r3, r2, r3
 800a74c:	091b      	lsrs	r3, r3, #4
 800a74e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a754:	089b      	lsrs	r3, r3, #2
 800a756:	009a      	lsls	r2, r3, #2
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	4413      	add	r3, r2
 800a75c:	461a      	mov	r2, r3
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	4a0b      	ldr	r2, [pc, #44]	; (800a794 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a766:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f003 031f 	and.w	r3, r3, #31
 800a76e:	2201      	movs	r2, #1
 800a770:	409a      	lsls	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	651a      	str	r2, [r3, #80]	; 0x50
}
 800a776:	bf00      	nop
 800a778:	371c      	adds	r7, #28
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr
 800a782:	bf00      	nop
 800a784:	40020407 	.word	0x40020407
 800a788:	40020800 	.word	0x40020800
 800a78c:	40020820 	.word	0x40020820
 800a790:	cccccccd 	.word	0xcccccccd
 800a794:	40020880 	.word	0x40020880

0800a798 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	b2db      	uxtb	r3, r3
 800a7a6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	4b0b      	ldr	r3, [pc, #44]	; (800a7d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a7ac:	4413      	add	r3, r2
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	4a08      	ldr	r2, [pc, #32]	; (800a7dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a7ba:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	f003 031f 	and.w	r3, r3, #31
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	409a      	lsls	r2, r3
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a7cc:	bf00      	nop
 800a7ce:	3714      	adds	r7, #20
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d6:	4770      	bx	lr
 800a7d8:	1000823f 	.word	0x1000823f
 800a7dc:	40020940 	.word	0x40020940

0800a7e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b087      	sub	sp, #28
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a7ee:	e15a      	b.n	800aaa6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	2101      	movs	r1, #1
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	fa01 f303 	lsl.w	r3, r1, r3
 800a7fc:	4013      	ands	r3, r2
 800a7fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	2b00      	cmp	r3, #0
 800a804:	f000 814c 	beq.w	800aaa0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d00b      	beq.n	800a828 <HAL_GPIO_Init+0x48>
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	2b02      	cmp	r3, #2
 800a816:	d007      	beq.n	800a828 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a81c:	2b11      	cmp	r3, #17
 800a81e:	d003      	beq.n	800a828 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	685b      	ldr	r3, [r3, #4]
 800a824:	2b12      	cmp	r3, #18
 800a826:	d130      	bne.n	800a88a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	005b      	lsls	r3, r3, #1
 800a832:	2203      	movs	r2, #3
 800a834:	fa02 f303 	lsl.w	r3, r2, r3
 800a838:	43db      	mvns	r3, r3
 800a83a:	693a      	ldr	r2, [r7, #16]
 800a83c:	4013      	ands	r3, r2
 800a83e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	68da      	ldr	r2, [r3, #12]
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	005b      	lsls	r3, r3, #1
 800a848:	fa02 f303 	lsl.w	r3, r2, r3
 800a84c:	693a      	ldr	r2, [r7, #16]
 800a84e:	4313      	orrs	r3, r2
 800a850:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	693a      	ldr	r2, [r7, #16]
 800a856:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a85e:	2201      	movs	r2, #1
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	fa02 f303 	lsl.w	r3, r2, r3
 800a866:	43db      	mvns	r3, r3
 800a868:	693a      	ldr	r2, [r7, #16]
 800a86a:	4013      	ands	r3, r2
 800a86c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	091b      	lsrs	r3, r3, #4
 800a874:	f003 0201 	and.w	r2, r3, #1
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	fa02 f303 	lsl.w	r3, r2, r3
 800a87e:	693a      	ldr	r2, [r7, #16]
 800a880:	4313      	orrs	r3, r2
 800a882:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	693a      	ldr	r2, [r7, #16]
 800a888:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	68db      	ldr	r3, [r3, #12]
 800a88e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	005b      	lsls	r3, r3, #1
 800a894:	2203      	movs	r2, #3
 800a896:	fa02 f303 	lsl.w	r3, r2, r3
 800a89a:	43db      	mvns	r3, r3
 800a89c:	693a      	ldr	r2, [r7, #16]
 800a89e:	4013      	ands	r3, r2
 800a8a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	689a      	ldr	r2, [r3, #8]
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	005b      	lsls	r3, r3, #1
 800a8aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ae:	693a      	ldr	r2, [r7, #16]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	d003      	beq.n	800a8ca <HAL_GPIO_Init+0xea>
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	2b12      	cmp	r3, #18
 800a8c8:	d123      	bne.n	800a912 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a8ca:	697b      	ldr	r3, [r7, #20]
 800a8cc:	08da      	lsrs	r2, r3, #3
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	3208      	adds	r2, #8
 800a8d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	f003 0307 	and.w	r3, r3, #7
 800a8de:	009b      	lsls	r3, r3, #2
 800a8e0:	220f      	movs	r2, #15
 800a8e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e6:	43db      	mvns	r3, r3
 800a8e8:	693a      	ldr	r2, [r7, #16]
 800a8ea:	4013      	ands	r3, r2
 800a8ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	691a      	ldr	r2, [r3, #16]
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	f003 0307 	and.w	r3, r3, #7
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	4313      	orrs	r3, r2
 800a902:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	08da      	lsrs	r2, r3, #3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	3208      	adds	r2, #8
 800a90c:	6939      	ldr	r1, [r7, #16]
 800a90e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	005b      	lsls	r3, r3, #1
 800a91c:	2203      	movs	r2, #3
 800a91e:	fa02 f303 	lsl.w	r3, r2, r3
 800a922:	43db      	mvns	r3, r3
 800a924:	693a      	ldr	r2, [r7, #16]
 800a926:	4013      	ands	r3, r2
 800a928:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	f003 0203 	and.w	r2, r3, #3
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	005b      	lsls	r3, r3, #1
 800a936:	fa02 f303 	lsl.w	r3, r2, r3
 800a93a:	693a      	ldr	r2, [r7, #16]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	693a      	ldr	r2, [r7, #16]
 800a944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a94e:	2b00      	cmp	r3, #0
 800a950:	f000 80a6 	beq.w	800aaa0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a954:	4b5b      	ldr	r3, [pc, #364]	; (800aac4 <HAL_GPIO_Init+0x2e4>)
 800a956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a958:	4a5a      	ldr	r2, [pc, #360]	; (800aac4 <HAL_GPIO_Init+0x2e4>)
 800a95a:	f043 0301 	orr.w	r3, r3, #1
 800a95e:	6613      	str	r3, [r2, #96]	; 0x60
 800a960:	4b58      	ldr	r3, [pc, #352]	; (800aac4 <HAL_GPIO_Init+0x2e4>)
 800a962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a964:	f003 0301 	and.w	r3, r3, #1
 800a968:	60bb      	str	r3, [r7, #8]
 800a96a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a96c:	4a56      	ldr	r2, [pc, #344]	; (800aac8 <HAL_GPIO_Init+0x2e8>)
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	089b      	lsrs	r3, r3, #2
 800a972:	3302      	adds	r3, #2
 800a974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a978:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	f003 0303 	and.w	r3, r3, #3
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	220f      	movs	r2, #15
 800a984:	fa02 f303 	lsl.w	r3, r2, r3
 800a988:	43db      	mvns	r3, r3
 800a98a:	693a      	ldr	r2, [r7, #16]
 800a98c:	4013      	ands	r3, r2
 800a98e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a996:	d01f      	beq.n	800a9d8 <HAL_GPIO_Init+0x1f8>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	4a4c      	ldr	r2, [pc, #304]	; (800aacc <HAL_GPIO_Init+0x2ec>)
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d019      	beq.n	800a9d4 <HAL_GPIO_Init+0x1f4>
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	4a4b      	ldr	r2, [pc, #300]	; (800aad0 <HAL_GPIO_Init+0x2f0>)
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d013      	beq.n	800a9d0 <HAL_GPIO_Init+0x1f0>
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	4a4a      	ldr	r2, [pc, #296]	; (800aad4 <HAL_GPIO_Init+0x2f4>)
 800a9ac:	4293      	cmp	r3, r2
 800a9ae:	d00d      	beq.n	800a9cc <HAL_GPIO_Init+0x1ec>
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	4a49      	ldr	r2, [pc, #292]	; (800aad8 <HAL_GPIO_Init+0x2f8>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d007      	beq.n	800a9c8 <HAL_GPIO_Init+0x1e8>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	4a48      	ldr	r2, [pc, #288]	; (800aadc <HAL_GPIO_Init+0x2fc>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d101      	bne.n	800a9c4 <HAL_GPIO_Init+0x1e4>
 800a9c0:	2305      	movs	r3, #5
 800a9c2:	e00a      	b.n	800a9da <HAL_GPIO_Init+0x1fa>
 800a9c4:	2306      	movs	r3, #6
 800a9c6:	e008      	b.n	800a9da <HAL_GPIO_Init+0x1fa>
 800a9c8:	2304      	movs	r3, #4
 800a9ca:	e006      	b.n	800a9da <HAL_GPIO_Init+0x1fa>
 800a9cc:	2303      	movs	r3, #3
 800a9ce:	e004      	b.n	800a9da <HAL_GPIO_Init+0x1fa>
 800a9d0:	2302      	movs	r3, #2
 800a9d2:	e002      	b.n	800a9da <HAL_GPIO_Init+0x1fa>
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e000      	b.n	800a9da <HAL_GPIO_Init+0x1fa>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	697a      	ldr	r2, [r7, #20]
 800a9dc:	f002 0203 	and.w	r2, r2, #3
 800a9e0:	0092      	lsls	r2, r2, #2
 800a9e2:	4093      	lsls	r3, r2
 800a9e4:	693a      	ldr	r2, [r7, #16]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a9ea:	4937      	ldr	r1, [pc, #220]	; (800aac8 <HAL_GPIO_Init+0x2e8>)
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	089b      	lsrs	r3, r3, #2
 800a9f0:	3302      	adds	r3, #2
 800a9f2:	693a      	ldr	r2, [r7, #16]
 800a9f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a9f8:	4b39      	ldr	r3, [pc, #228]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	43db      	mvns	r3, r3
 800aa02:	693a      	ldr	r2, [r7, #16]
 800aa04:	4013      	ands	r3, r2
 800aa06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d003      	beq.n	800aa1c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800aa14:	693a      	ldr	r2, [r7, #16]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800aa1c:	4a30      	ldr	r2, [pc, #192]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800aa22:	4b2f      	ldr	r3, [pc, #188]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	43db      	mvns	r3, r3
 800aa2c:	693a      	ldr	r2, [r7, #16]
 800aa2e:	4013      	ands	r3, r2
 800aa30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d003      	beq.n	800aa46 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800aa3e:	693a      	ldr	r2, [r7, #16]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800aa46:	4a26      	ldr	r2, [pc, #152]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aa4c:	4b24      	ldr	r3, [pc, #144]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	43db      	mvns	r3, r3
 800aa56:	693a      	ldr	r2, [r7, #16]
 800aa58:	4013      	ands	r3, r2
 800aa5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d003      	beq.n	800aa70 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800aa70:	4a1b      	ldr	r2, [pc, #108]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800aa76:	4b1a      	ldr	r3, [pc, #104]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	43db      	mvns	r3, r3
 800aa80:	693a      	ldr	r2, [r7, #16]
 800aa82:	4013      	ands	r3, r2
 800aa84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d003      	beq.n	800aa9a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800aa92:	693a      	ldr	r2, [r7, #16]
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	4313      	orrs	r3, r2
 800aa98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800aa9a:	4a11      	ldr	r2, [pc, #68]	; (800aae0 <HAL_GPIO_Init+0x300>)
 800aa9c:	693b      	ldr	r3, [r7, #16]
 800aa9e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	fa22 f303 	lsr.w	r3, r2, r3
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f47f ae9d 	bne.w	800a7f0 <HAL_GPIO_Init+0x10>
  }
}
 800aab6:	bf00      	nop
 800aab8:	371c      	adds	r7, #28
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	40021000 	.word	0x40021000
 800aac8:	40010000 	.word	0x40010000
 800aacc:	48000400 	.word	0x48000400
 800aad0:	48000800 	.word	0x48000800
 800aad4:	48000c00 	.word	0x48000c00
 800aad8:	48001000 	.word	0x48001000
 800aadc:	48001400 	.word	0x48001400
 800aae0:	40010400 	.word	0x40010400

0800aae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	460b      	mov	r3, r1
 800aaee:	807b      	strh	r3, [r7, #2]
 800aaf0:	4613      	mov	r3, r2
 800aaf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800aaf4:	787b      	ldrb	r3, [r7, #1]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d003      	beq.n	800ab02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800aafa:	887a      	ldrh	r2, [r7, #2]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ab00:	e002      	b.n	800ab08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ab02:	887a      	ldrh	r2, [r7, #2]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	629a      	str	r2, [r3, #40]	; 0x28
}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b085      	sub	sp, #20
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d141      	bne.n	800aba6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ab22:	4b4b      	ldr	r3, [pc, #300]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ab2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab2e:	d131      	bne.n	800ab94 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ab30:	4b47      	ldr	r3, [pc, #284]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab36:	4a46      	ldr	r2, [pc, #280]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ab3c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ab40:	4b43      	ldr	r3, [pc, #268]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ab48:	4a41      	ldr	r2, [pc, #260]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ab4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ab50:	4b40      	ldr	r3, [pc, #256]	; (800ac54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	2232      	movs	r2, #50	; 0x32
 800ab56:	fb02 f303 	mul.w	r3, r2, r3
 800ab5a:	4a3f      	ldr	r2, [pc, #252]	; (800ac58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ab5c:	fba2 2303 	umull	r2, r3, r2, r3
 800ab60:	0c9b      	lsrs	r3, r3, #18
 800ab62:	3301      	adds	r3, #1
 800ab64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ab66:	e002      	b.n	800ab6e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	3b01      	subs	r3, #1
 800ab6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ab6e:	4b38      	ldr	r3, [pc, #224]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab70:	695b      	ldr	r3, [r3, #20]
 800ab72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab7a:	d102      	bne.n	800ab82 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d1f2      	bne.n	800ab68 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ab82:	4b33      	ldr	r3, [pc, #204]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab84:	695b      	ldr	r3, [r3, #20]
 800ab86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab8e:	d158      	bne.n	800ac42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ab90:	2303      	movs	r3, #3
 800ab92:	e057      	b.n	800ac44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ab94:	4b2e      	ldr	r3, [pc, #184]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab9a:	4a2d      	ldr	r2, [pc, #180]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aba0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800aba4:	e04d      	b.n	800ac42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abac:	d141      	bne.n	800ac32 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800abae:	4b28      	ldr	r3, [pc, #160]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800abb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abba:	d131      	bne.n	800ac20 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800abbc:	4b24      	ldr	r3, [pc, #144]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800abc2:	4a23      	ldr	r2, [pc, #140]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800abc8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800abcc:	4b20      	ldr	r3, [pc, #128]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800abd4:	4a1e      	ldr	r2, [pc, #120]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800abda:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800abdc:	4b1d      	ldr	r3, [pc, #116]	; (800ac54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	2232      	movs	r2, #50	; 0x32
 800abe2:	fb02 f303 	mul.w	r3, r2, r3
 800abe6:	4a1c      	ldr	r2, [pc, #112]	; (800ac58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800abe8:	fba2 2303 	umull	r2, r3, r2, r3
 800abec:	0c9b      	lsrs	r3, r3, #18
 800abee:	3301      	adds	r3, #1
 800abf0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800abf2:	e002      	b.n	800abfa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	3b01      	subs	r3, #1
 800abf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800abfa:	4b15      	ldr	r3, [pc, #84]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abfc:	695b      	ldr	r3, [r3, #20]
 800abfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac06:	d102      	bne.n	800ac0e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d1f2      	bne.n	800abf4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ac0e:	4b10      	ldr	r3, [pc, #64]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac10:	695b      	ldr	r3, [r3, #20]
 800ac12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac1a:	d112      	bne.n	800ac42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ac1c:	2303      	movs	r3, #3
 800ac1e:	e011      	b.n	800ac44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac20:	4b0b      	ldr	r3, [pc, #44]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac26:	4a0a      	ldr	r2, [pc, #40]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ac30:	e007      	b.n	800ac42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ac32:	4b07      	ldr	r3, [pc, #28]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac3a:	4a05      	ldr	r2, [pc, #20]	; (800ac50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ac40:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ac42:	2300      	movs	r3, #0
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3714      	adds	r7, #20
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr
 800ac50:	40007000 	.word	0x40007000
 800ac54:	20000ca8 	.word	0x20000ca8
 800ac58:	431bde83 	.word	0x431bde83

0800ac5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b088      	sub	sp, #32
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d101      	bne.n	800ac6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	e308      	b.n	800b280 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f003 0301 	and.w	r3, r3, #1
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d075      	beq.n	800ad66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac7a:	4ba3      	ldr	r3, [pc, #652]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	f003 030c 	and.w	r3, r3, #12
 800ac82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ac84:	4ba0      	ldr	r3, [pc, #640]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	f003 0303 	and.w	r3, r3, #3
 800ac8c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	2b0c      	cmp	r3, #12
 800ac92:	d102      	bne.n	800ac9a <HAL_RCC_OscConfig+0x3e>
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	2b03      	cmp	r3, #3
 800ac98:	d002      	beq.n	800aca0 <HAL_RCC_OscConfig+0x44>
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	2b08      	cmp	r3, #8
 800ac9e:	d10b      	bne.n	800acb8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aca0:	4b99      	ldr	r3, [pc, #612]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d05b      	beq.n	800ad64 <HAL_RCC_OscConfig+0x108>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d157      	bne.n	800ad64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800acb4:	2301      	movs	r3, #1
 800acb6:	e2e3      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800acc0:	d106      	bne.n	800acd0 <HAL_RCC_OscConfig+0x74>
 800acc2:	4b91      	ldr	r3, [pc, #580]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a90      	ldr	r2, [pc, #576]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800acc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800accc:	6013      	str	r3, [r2, #0]
 800acce:	e01d      	b.n	800ad0c <HAL_RCC_OscConfig+0xb0>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800acd8:	d10c      	bne.n	800acf4 <HAL_RCC_OscConfig+0x98>
 800acda:	4b8b      	ldr	r3, [pc, #556]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a8a      	ldr	r2, [pc, #552]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ace0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ace4:	6013      	str	r3, [r2, #0]
 800ace6:	4b88      	ldr	r3, [pc, #544]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a87      	ldr	r2, [pc, #540]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800acec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800acf0:	6013      	str	r3, [r2, #0]
 800acf2:	e00b      	b.n	800ad0c <HAL_RCC_OscConfig+0xb0>
 800acf4:	4b84      	ldr	r3, [pc, #528]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a83      	ldr	r2, [pc, #524]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800acfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800acfe:	6013      	str	r3, [r2, #0]
 800ad00:	4b81      	ldr	r3, [pc, #516]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	4a80      	ldr	r2, [pc, #512]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ad0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d013      	beq.n	800ad3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad14:	f7fd f9fc 	bl	8008110 <HAL_GetTick>
 800ad18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ad1a:	e008      	b.n	800ad2e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad1c:	f7fd f9f8 	bl	8008110 <HAL_GetTick>
 800ad20:	4602      	mov	r2, r0
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	1ad3      	subs	r3, r2, r3
 800ad26:	2b64      	cmp	r3, #100	; 0x64
 800ad28:	d901      	bls.n	800ad2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ad2a:	2303      	movs	r3, #3
 800ad2c:	e2a8      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ad2e:	4b76      	ldr	r3, [pc, #472]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d0f0      	beq.n	800ad1c <HAL_RCC_OscConfig+0xc0>
 800ad3a:	e014      	b.n	800ad66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad3c:	f7fd f9e8 	bl	8008110 <HAL_GetTick>
 800ad40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ad42:	e008      	b.n	800ad56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad44:	f7fd f9e4 	bl	8008110 <HAL_GetTick>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	1ad3      	subs	r3, r2, r3
 800ad4e:	2b64      	cmp	r3, #100	; 0x64
 800ad50:	d901      	bls.n	800ad56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ad52:	2303      	movs	r3, #3
 800ad54:	e294      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ad56:	4b6c      	ldr	r3, [pc, #432]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d1f0      	bne.n	800ad44 <HAL_RCC_OscConfig+0xe8>
 800ad62:	e000      	b.n	800ad66 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f003 0302 	and.w	r3, r3, #2
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d075      	beq.n	800ae5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad72:	4b65      	ldr	r3, [pc, #404]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	f003 030c 	and.w	r3, r3, #12
 800ad7a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ad7c:	4b62      	ldr	r3, [pc, #392]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	f003 0303 	and.w	r3, r3, #3
 800ad84:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	2b0c      	cmp	r3, #12
 800ad8a:	d102      	bne.n	800ad92 <HAL_RCC_OscConfig+0x136>
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	d002      	beq.n	800ad98 <HAL_RCC_OscConfig+0x13c>
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	2b04      	cmp	r3, #4
 800ad96:	d11f      	bne.n	800add8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ad98:	4b5b      	ldr	r3, [pc, #364]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d005      	beq.n	800adb0 <HAL_RCC_OscConfig+0x154>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d101      	bne.n	800adb0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	e267      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800adb0:	4b55      	ldr	r3, [pc, #340]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	691b      	ldr	r3, [r3, #16]
 800adbc:	061b      	lsls	r3, r3, #24
 800adbe:	4952      	ldr	r1, [pc, #328]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800adc0:	4313      	orrs	r3, r2
 800adc2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800adc4:	4b51      	ldr	r3, [pc, #324]	; (800af0c <HAL_RCC_OscConfig+0x2b0>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4618      	mov	r0, r3
 800adca:	f7fd f955 	bl	8008078 <HAL_InitTick>
 800adce:	4603      	mov	r3, r0
 800add0:	2b00      	cmp	r3, #0
 800add2:	d043      	beq.n	800ae5c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800add4:	2301      	movs	r3, #1
 800add6:	e253      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d023      	beq.n	800ae28 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ade0:	4b49      	ldr	r3, [pc, #292]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a48      	ldr	r2, [pc, #288]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ade6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800adea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adec:	f7fd f990 	bl	8008110 <HAL_GetTick>
 800adf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800adf2:	e008      	b.n	800ae06 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800adf4:	f7fd f98c 	bl	8008110 <HAL_GetTick>
 800adf8:	4602      	mov	r2, r0
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	1ad3      	subs	r3, r2, r3
 800adfe:	2b02      	cmp	r3, #2
 800ae00:	d901      	bls.n	800ae06 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800ae02:	2303      	movs	r3, #3
 800ae04:	e23c      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae06:	4b40      	ldr	r3, [pc, #256]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d0f0      	beq.n	800adf4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae12:	4b3d      	ldr	r3, [pc, #244]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	691b      	ldr	r3, [r3, #16]
 800ae1e:	061b      	lsls	r3, r3, #24
 800ae20:	4939      	ldr	r1, [pc, #228]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae22:	4313      	orrs	r3, r2
 800ae24:	604b      	str	r3, [r1, #4]
 800ae26:	e01a      	b.n	800ae5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ae28:	4b37      	ldr	r3, [pc, #220]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a36      	ldr	r2, [pc, #216]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae34:	f7fd f96c 	bl	8008110 <HAL_GetTick>
 800ae38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ae3a:	e008      	b.n	800ae4e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae3c:	f7fd f968 	bl	8008110 <HAL_GetTick>
 800ae40:	4602      	mov	r2, r0
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	1ad3      	subs	r3, r2, r3
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d901      	bls.n	800ae4e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e218      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ae4e:	4b2e      	ldr	r3, [pc, #184]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d1f0      	bne.n	800ae3c <HAL_RCC_OscConfig+0x1e0>
 800ae5a:	e000      	b.n	800ae5e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae5c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f003 0308 	and.w	r3, r3, #8
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d03c      	beq.n	800aee4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	695b      	ldr	r3, [r3, #20]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d01c      	beq.n	800aeac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ae72:	4b25      	ldr	r3, [pc, #148]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ae78:	4a23      	ldr	r2, [pc, #140]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae7a:	f043 0301 	orr.w	r3, r3, #1
 800ae7e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae82:	f7fd f945 	bl	8008110 <HAL_GetTick>
 800ae86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ae88:	e008      	b.n	800ae9c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ae8a:	f7fd f941 	bl	8008110 <HAL_GetTick>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	1ad3      	subs	r3, r2, r3
 800ae94:	2b02      	cmp	r3, #2
 800ae96:	d901      	bls.n	800ae9c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	e1f1      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ae9c:	4b1a      	ldr	r3, [pc, #104]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800ae9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aea2:	f003 0302 	and.w	r3, r3, #2
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d0ef      	beq.n	800ae8a <HAL_RCC_OscConfig+0x22e>
 800aeaa:	e01b      	b.n	800aee4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aeac:	4b16      	ldr	r3, [pc, #88]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800aeae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aeb2:	4a15      	ldr	r2, [pc, #84]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800aeb4:	f023 0301 	bic.w	r3, r3, #1
 800aeb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aebc:	f7fd f928 	bl	8008110 <HAL_GetTick>
 800aec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aec2:	e008      	b.n	800aed6 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aec4:	f7fd f924 	bl	8008110 <HAL_GetTick>
 800aec8:	4602      	mov	r2, r0
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	1ad3      	subs	r3, r2, r3
 800aece:	2b02      	cmp	r3, #2
 800aed0:	d901      	bls.n	800aed6 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800aed2:	2303      	movs	r3, #3
 800aed4:	e1d4      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aed6:	4b0c      	ldr	r3, [pc, #48]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800aed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aedc:	f003 0302 	and.w	r3, r3, #2
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d1ef      	bne.n	800aec4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 0304 	and.w	r3, r3, #4
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	f000 80ab 	beq.w	800b048 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aef2:	2300      	movs	r3, #0
 800aef4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aef6:	4b04      	ldr	r3, [pc, #16]	; (800af08 <HAL_RCC_OscConfig+0x2ac>)
 800aef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aefa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d106      	bne.n	800af10 <HAL_RCC_OscConfig+0x2b4>
 800af02:	2301      	movs	r3, #1
 800af04:	e005      	b.n	800af12 <HAL_RCC_OscConfig+0x2b6>
 800af06:	bf00      	nop
 800af08:	40021000 	.word	0x40021000
 800af0c:	20000cac 	.word	0x20000cac
 800af10:	2300      	movs	r3, #0
 800af12:	2b00      	cmp	r3, #0
 800af14:	d00d      	beq.n	800af32 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800af16:	4baf      	ldr	r3, [pc, #700]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af1a:	4aae      	ldr	r2, [pc, #696]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af20:	6593      	str	r3, [r2, #88]	; 0x58
 800af22:	4bac      	ldr	r3, [pc, #688]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af2a:	60fb      	str	r3, [r7, #12]
 800af2c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800af2e:	2301      	movs	r3, #1
 800af30:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af32:	4ba9      	ldr	r3, [pc, #676]	; (800b1d8 <HAL_RCC_OscConfig+0x57c>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d118      	bne.n	800af70 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af3e:	4ba6      	ldr	r3, [pc, #664]	; (800b1d8 <HAL_RCC_OscConfig+0x57c>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4aa5      	ldr	r2, [pc, #660]	; (800b1d8 <HAL_RCC_OscConfig+0x57c>)
 800af44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800af4a:	f7fd f8e1 	bl	8008110 <HAL_GetTick>
 800af4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af50:	e008      	b.n	800af64 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af52:	f7fd f8dd 	bl	8008110 <HAL_GetTick>
 800af56:	4602      	mov	r2, r0
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	1ad3      	subs	r3, r2, r3
 800af5c:	2b02      	cmp	r3, #2
 800af5e:	d901      	bls.n	800af64 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800af60:	2303      	movs	r3, #3
 800af62:	e18d      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af64:	4b9c      	ldr	r3, [pc, #624]	; (800b1d8 <HAL_RCC_OscConfig+0x57c>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d0f0      	beq.n	800af52 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	689b      	ldr	r3, [r3, #8]
 800af74:	2b01      	cmp	r3, #1
 800af76:	d108      	bne.n	800af8a <HAL_RCC_OscConfig+0x32e>
 800af78:	4b96      	ldr	r3, [pc, #600]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af7e:	4a95      	ldr	r2, [pc, #596]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af80:	f043 0301 	orr.w	r3, r3, #1
 800af84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800af88:	e024      	b.n	800afd4 <HAL_RCC_OscConfig+0x378>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	689b      	ldr	r3, [r3, #8]
 800af8e:	2b05      	cmp	r3, #5
 800af90:	d110      	bne.n	800afb4 <HAL_RCC_OscConfig+0x358>
 800af92:	4b90      	ldr	r3, [pc, #576]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af98:	4a8e      	ldr	r2, [pc, #568]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800af9a:	f043 0304 	orr.w	r3, r3, #4
 800af9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afa2:	4b8c      	ldr	r3, [pc, #560]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800afa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afa8:	4a8a      	ldr	r2, [pc, #552]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800afaa:	f043 0301 	orr.w	r3, r3, #1
 800afae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afb2:	e00f      	b.n	800afd4 <HAL_RCC_OscConfig+0x378>
 800afb4:	4b87      	ldr	r3, [pc, #540]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800afb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afba:	4a86      	ldr	r2, [pc, #536]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800afbc:	f023 0301 	bic.w	r3, r3, #1
 800afc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afc4:	4b83      	ldr	r3, [pc, #524]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800afc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afca:	4a82      	ldr	r2, [pc, #520]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800afcc:	f023 0304 	bic.w	r3, r3, #4
 800afd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	689b      	ldr	r3, [r3, #8]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d016      	beq.n	800b00a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afdc:	f7fd f898 	bl	8008110 <HAL_GetTick>
 800afe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800afe2:	e00a      	b.n	800affa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800afe4:	f7fd f894 	bl	8008110 <HAL_GetTick>
 800afe8:	4602      	mov	r2, r0
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	1ad3      	subs	r3, r2, r3
 800afee:	f241 3288 	movw	r2, #5000	; 0x1388
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d901      	bls.n	800affa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800aff6:	2303      	movs	r3, #3
 800aff8:	e142      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800affa:	4b76      	ldr	r3, [pc, #472]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800affc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b000:	f003 0302 	and.w	r3, r3, #2
 800b004:	2b00      	cmp	r3, #0
 800b006:	d0ed      	beq.n	800afe4 <HAL_RCC_OscConfig+0x388>
 800b008:	e015      	b.n	800b036 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b00a:	f7fd f881 	bl	8008110 <HAL_GetTick>
 800b00e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b010:	e00a      	b.n	800b028 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b012:	f7fd f87d 	bl	8008110 <HAL_GetTick>
 800b016:	4602      	mov	r2, r0
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	1ad3      	subs	r3, r2, r3
 800b01c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b020:	4293      	cmp	r3, r2
 800b022:	d901      	bls.n	800b028 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b024:	2303      	movs	r3, #3
 800b026:	e12b      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b028:	4b6a      	ldr	r3, [pc, #424]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b02a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b02e:	f003 0302 	and.w	r3, r3, #2
 800b032:	2b00      	cmp	r3, #0
 800b034:	d1ed      	bne.n	800b012 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b036:	7ffb      	ldrb	r3, [r7, #31]
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d105      	bne.n	800b048 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b03c:	4b65      	ldr	r3, [pc, #404]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b03e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b040:	4a64      	ldr	r2, [pc, #400]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b046:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f003 0320 	and.w	r3, r3, #32
 800b050:	2b00      	cmp	r3, #0
 800b052:	d03c      	beq.n	800b0ce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	699b      	ldr	r3, [r3, #24]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d01c      	beq.n	800b096 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b05c:	4b5d      	ldr	r3, [pc, #372]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b05e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b062:	4a5c      	ldr	r2, [pc, #368]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b064:	f043 0301 	orr.w	r3, r3, #1
 800b068:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b06c:	f7fd f850 	bl	8008110 <HAL_GetTick>
 800b070:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b072:	e008      	b.n	800b086 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b074:	f7fd f84c 	bl	8008110 <HAL_GetTick>
 800b078:	4602      	mov	r2, r0
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	1ad3      	subs	r3, r2, r3
 800b07e:	2b02      	cmp	r3, #2
 800b080:	d901      	bls.n	800b086 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b082:	2303      	movs	r3, #3
 800b084:	e0fc      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b086:	4b53      	ldr	r3, [pc, #332]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b088:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b08c:	f003 0302 	and.w	r3, r3, #2
 800b090:	2b00      	cmp	r3, #0
 800b092:	d0ef      	beq.n	800b074 <HAL_RCC_OscConfig+0x418>
 800b094:	e01b      	b.n	800b0ce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b096:	4b4f      	ldr	r3, [pc, #316]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b098:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b09c:	4a4d      	ldr	r2, [pc, #308]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b09e:	f023 0301 	bic.w	r3, r3, #1
 800b0a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0a6:	f7fd f833 	bl	8008110 <HAL_GetTick>
 800b0aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b0ac:	e008      	b.n	800b0c0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b0ae:	f7fd f82f 	bl	8008110 <HAL_GetTick>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	693b      	ldr	r3, [r7, #16]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d901      	bls.n	800b0c0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b0bc:	2303      	movs	r3, #3
 800b0be:	e0df      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b0c0:	4b44      	ldr	r3, [pc, #272]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b0c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0c6:	f003 0302 	and.w	r3, r3, #2
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1ef      	bne.n	800b0ae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	69db      	ldr	r3, [r3, #28]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	f000 80d3 	beq.w	800b27e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b0d8:	4b3e      	ldr	r3, [pc, #248]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b0da:	689b      	ldr	r3, [r3, #8]
 800b0dc:	f003 030c 	and.w	r3, r3, #12
 800b0e0:	2b0c      	cmp	r3, #12
 800b0e2:	f000 808d 	beq.w	800b200 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	69db      	ldr	r3, [r3, #28]
 800b0ea:	2b02      	cmp	r3, #2
 800b0ec:	d15a      	bne.n	800b1a4 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b0ee:	4b39      	ldr	r3, [pc, #228]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a38      	ldr	r2, [pc, #224]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b0f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b0f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0fa:	f7fd f809 	bl	8008110 <HAL_GetTick>
 800b0fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b100:	e008      	b.n	800b114 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b102:	f7fd f805 	bl	8008110 <HAL_GetTick>
 800b106:	4602      	mov	r2, r0
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	1ad3      	subs	r3, r2, r3
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d901      	bls.n	800b114 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800b110:	2303      	movs	r3, #3
 800b112:	e0b5      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b114:	4b2f      	ldr	r3, [pc, #188]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d1f0      	bne.n	800b102 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b120:	4b2c      	ldr	r3, [pc, #176]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b122:	68da      	ldr	r2, [r3, #12]
 800b124:	4b2d      	ldr	r3, [pc, #180]	; (800b1dc <HAL_RCC_OscConfig+0x580>)
 800b126:	4013      	ands	r3, r2
 800b128:	687a      	ldr	r2, [r7, #4]
 800b12a:	6a11      	ldr	r1, [r2, #32]
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b130:	3a01      	subs	r2, #1
 800b132:	0112      	lsls	r2, r2, #4
 800b134:	4311      	orrs	r1, r2
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b13a:	0212      	lsls	r2, r2, #8
 800b13c:	4311      	orrs	r1, r2
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b142:	0852      	lsrs	r2, r2, #1
 800b144:	3a01      	subs	r2, #1
 800b146:	0552      	lsls	r2, r2, #21
 800b148:	4311      	orrs	r1, r2
 800b14a:	687a      	ldr	r2, [r7, #4]
 800b14c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b14e:	0852      	lsrs	r2, r2, #1
 800b150:	3a01      	subs	r2, #1
 800b152:	0652      	lsls	r2, r2, #25
 800b154:	4311      	orrs	r1, r2
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b15a:	06d2      	lsls	r2, r2, #27
 800b15c:	430a      	orrs	r2, r1
 800b15e:	491d      	ldr	r1, [pc, #116]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b160:	4313      	orrs	r3, r2
 800b162:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b164:	4b1b      	ldr	r3, [pc, #108]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	4a1a      	ldr	r2, [pc, #104]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b16a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b16e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b170:	4b18      	ldr	r3, [pc, #96]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b172:	68db      	ldr	r3, [r3, #12]
 800b174:	4a17      	ldr	r2, [pc, #92]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b176:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b17a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b17c:	f7fc ffc8 	bl	8008110 <HAL_GetTick>
 800b180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b182:	e008      	b.n	800b196 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b184:	f7fc ffc4 	bl	8008110 <HAL_GetTick>
 800b188:	4602      	mov	r2, r0
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	1ad3      	subs	r3, r2, r3
 800b18e:	2b02      	cmp	r3, #2
 800b190:	d901      	bls.n	800b196 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800b192:	2303      	movs	r3, #3
 800b194:	e074      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b196:	4b0f      	ldr	r3, [pc, #60]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d0f0      	beq.n	800b184 <HAL_RCC_OscConfig+0x528>
 800b1a2:	e06c      	b.n	800b27e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b1a4:	4b0b      	ldr	r3, [pc, #44]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a0a      	ldr	r2, [pc, #40]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b1aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b1ae:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b1b0:	4b08      	ldr	r3, [pc, #32]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b1b2:	68db      	ldr	r3, [r3, #12]
 800b1b4:	4a07      	ldr	r2, [pc, #28]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b1b6:	f023 0303 	bic.w	r3, r3, #3
 800b1ba:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b1bc:	4b05      	ldr	r3, [pc, #20]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b1be:	68db      	ldr	r3, [r3, #12]
 800b1c0:	4a04      	ldr	r2, [pc, #16]	; (800b1d4 <HAL_RCC_OscConfig+0x578>)
 800b1c2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b1c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b1ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1cc:	f7fc ffa0 	bl	8008110 <HAL_GetTick>
 800b1d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b1d2:	e00e      	b.n	800b1f2 <HAL_RCC_OscConfig+0x596>
 800b1d4:	40021000 	.word	0x40021000
 800b1d8:	40007000 	.word	0x40007000
 800b1dc:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b1e0:	f7fc ff96 	bl	8008110 <HAL_GetTick>
 800b1e4:	4602      	mov	r2, r0
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	1ad3      	subs	r3, r2, r3
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	d901      	bls.n	800b1f2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800b1ee:	2303      	movs	r3, #3
 800b1f0:	e046      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b1f2:	4b25      	ldr	r3, [pc, #148]	; (800b288 <HAL_RCC_OscConfig+0x62c>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d1f0      	bne.n	800b1e0 <HAL_RCC_OscConfig+0x584>
 800b1fe:	e03e      	b.n	800b27e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	69db      	ldr	r3, [r3, #28]
 800b204:	2b01      	cmp	r3, #1
 800b206:	d101      	bne.n	800b20c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	e039      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b20c:	4b1e      	ldr	r3, [pc, #120]	; (800b288 <HAL_RCC_OscConfig+0x62c>)
 800b20e:	68db      	ldr	r3, [r3, #12]
 800b210:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	f003 0203 	and.w	r2, r3, #3
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6a1b      	ldr	r3, [r3, #32]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d12c      	bne.n	800b27a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b22a:	3b01      	subs	r3, #1
 800b22c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b22e:	429a      	cmp	r2, r3
 800b230:	d123      	bne.n	800b27a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b23c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b23e:	429a      	cmp	r2, r3
 800b240:	d11b      	bne.n	800b27a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b24c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b24e:	429a      	cmp	r2, r3
 800b250:	d113      	bne.n	800b27a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b25c:	085b      	lsrs	r3, r3, #1
 800b25e:	3b01      	subs	r3, #1
 800b260:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b262:	429a      	cmp	r2, r3
 800b264:	d109      	bne.n	800b27a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b270:	085b      	lsrs	r3, r3, #1
 800b272:	3b01      	subs	r3, #1
 800b274:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b276:	429a      	cmp	r2, r3
 800b278:	d001      	beq.n	800b27e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800b27a:	2301      	movs	r3, #1
 800b27c:	e000      	b.n	800b280 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800b27e:	2300      	movs	r3, #0
}
 800b280:	4618      	mov	r0, r3
 800b282:	3720      	adds	r7, #32
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}
 800b288:	40021000 	.word	0x40021000

0800b28c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b086      	sub	sp, #24
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b296:	2300      	movs	r3, #0
 800b298:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d101      	bne.n	800b2a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	e11e      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b2a4:	4b91      	ldr	r3, [pc, #580]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f003 030f 	and.w	r3, r3, #15
 800b2ac:	683a      	ldr	r2, [r7, #0]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d910      	bls.n	800b2d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b2b2:	4b8e      	ldr	r3, [pc, #568]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f023 020f 	bic.w	r2, r3, #15
 800b2ba:	498c      	ldr	r1, [pc, #560]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b2c2:	4b8a      	ldr	r3, [pc, #552]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f003 030f 	and.w	r3, r3, #15
 800b2ca:	683a      	ldr	r2, [r7, #0]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d001      	beq.n	800b2d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e106      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 0301 	and.w	r3, r3, #1
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d073      	beq.n	800b3c8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	2b03      	cmp	r3, #3
 800b2e6:	d129      	bne.n	800b33c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b2e8:	4b81      	ldr	r3, [pc, #516]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d101      	bne.n	800b2f8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	e0f4      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b2f8:	f000 f972 	bl	800b5e0 <RCC_GetSysClockFreqFromPLLSource>
 800b2fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	4a7c      	ldr	r2, [pc, #496]	; (800b4f4 <HAL_RCC_ClockConfig+0x268>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d93f      	bls.n	800b386 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b306:	4b7a      	ldr	r3, [pc, #488]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b308:	689b      	ldr	r3, [r3, #8]
 800b30a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d009      	beq.n	800b326 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d033      	beq.n	800b386 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b322:	2b00      	cmp	r3, #0
 800b324:	d12f      	bne.n	800b386 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b326:	4b72      	ldr	r3, [pc, #456]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b328:	689b      	ldr	r3, [r3, #8]
 800b32a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b32e:	4a70      	ldr	r2, [pc, #448]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b334:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b336:	2380      	movs	r3, #128	; 0x80
 800b338:	617b      	str	r3, [r7, #20]
 800b33a:	e024      	b.n	800b386 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	2b02      	cmp	r3, #2
 800b342:	d107      	bne.n	800b354 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b344:	4b6a      	ldr	r3, [pc, #424]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d109      	bne.n	800b364 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	e0c6      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b354:	4b66      	ldr	r3, [pc, #408]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d101      	bne.n	800b364 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	e0be      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b364:	f000 f8ce 	bl	800b504 <HAL_RCC_GetSysClockFreq>
 800b368:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b36a:	693b      	ldr	r3, [r7, #16]
 800b36c:	4a61      	ldr	r2, [pc, #388]	; (800b4f4 <HAL_RCC_ClockConfig+0x268>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d909      	bls.n	800b386 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b372:	4b5f      	ldr	r3, [pc, #380]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b37a:	4a5d      	ldr	r2, [pc, #372]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b37c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b380:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b382:	2380      	movs	r3, #128	; 0x80
 800b384:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b386:	4b5a      	ldr	r3, [pc, #360]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	f023 0203 	bic.w	r2, r3, #3
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	685b      	ldr	r3, [r3, #4]
 800b392:	4957      	ldr	r1, [pc, #348]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b394:	4313      	orrs	r3, r2
 800b396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b398:	f7fc feba 	bl	8008110 <HAL_GetTick>
 800b39c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b39e:	e00a      	b.n	800b3b6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b3a0:	f7fc feb6 	bl	8008110 <HAL_GetTick>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	d901      	bls.n	800b3b6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b3b2:	2303      	movs	r3, #3
 800b3b4:	e095      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b3b6:	4b4e      	ldr	r3, [pc, #312]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b3b8:	689b      	ldr	r3, [r3, #8]
 800b3ba:	f003 020c 	and.w	r2, r3, #12
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	685b      	ldr	r3, [r3, #4]
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d1eb      	bne.n	800b3a0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f003 0302 	and.w	r3, r3, #2
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d023      	beq.n	800b41c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 0304 	and.w	r3, r3, #4
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d005      	beq.n	800b3ec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b3e0:	4b43      	ldr	r3, [pc, #268]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b3e2:	689b      	ldr	r3, [r3, #8]
 800b3e4:	4a42      	ldr	r2, [pc, #264]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b3e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b3ea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f003 0308 	and.w	r3, r3, #8
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d007      	beq.n	800b408 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b3f8:	4b3d      	ldr	r3, [pc, #244]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b3fa:	689b      	ldr	r3, [r3, #8]
 800b3fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b400:	4a3b      	ldr	r2, [pc, #236]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b402:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b406:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b408:	4b39      	ldr	r3, [pc, #228]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b40a:	689b      	ldr	r3, [r3, #8]
 800b40c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	689b      	ldr	r3, [r3, #8]
 800b414:	4936      	ldr	r1, [pc, #216]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b416:	4313      	orrs	r3, r2
 800b418:	608b      	str	r3, [r1, #8]
 800b41a:	e008      	b.n	800b42e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	2b80      	cmp	r3, #128	; 0x80
 800b420:	d105      	bne.n	800b42e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b422:	4b33      	ldr	r3, [pc, #204]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	4a32      	ldr	r2, [pc, #200]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b428:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b42c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b42e:	4b2f      	ldr	r3, [pc, #188]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	f003 030f 	and.w	r3, r3, #15
 800b436:	683a      	ldr	r2, [r7, #0]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d21d      	bcs.n	800b478 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b43c:	4b2b      	ldr	r3, [pc, #172]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f023 020f 	bic.w	r2, r3, #15
 800b444:	4929      	ldr	r1, [pc, #164]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	4313      	orrs	r3, r2
 800b44a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b44c:	f7fc fe60 	bl	8008110 <HAL_GetTick>
 800b450:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b452:	e00a      	b.n	800b46a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b454:	f7fc fe5c 	bl	8008110 <HAL_GetTick>
 800b458:	4602      	mov	r2, r0
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	1ad3      	subs	r3, r2, r3
 800b45e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b462:	4293      	cmp	r3, r2
 800b464:	d901      	bls.n	800b46a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b466:	2303      	movs	r3, #3
 800b468:	e03b      	b.n	800b4e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b46a:	4b20      	ldr	r3, [pc, #128]	; (800b4ec <HAL_RCC_ClockConfig+0x260>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f003 030f 	and.w	r3, r3, #15
 800b472:	683a      	ldr	r2, [r7, #0]
 800b474:	429a      	cmp	r2, r3
 800b476:	d1ed      	bne.n	800b454 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	f003 0304 	and.w	r3, r3, #4
 800b480:	2b00      	cmp	r3, #0
 800b482:	d008      	beq.n	800b496 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b484:	4b1a      	ldr	r3, [pc, #104]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	4917      	ldr	r1, [pc, #92]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b492:	4313      	orrs	r3, r2
 800b494:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f003 0308 	and.w	r3, r3, #8
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d009      	beq.n	800b4b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b4a2:	4b13      	ldr	r3, [pc, #76]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b4a4:	689b      	ldr	r3, [r3, #8]
 800b4a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	691b      	ldr	r3, [r3, #16]
 800b4ae:	00db      	lsls	r3, r3, #3
 800b4b0:	490f      	ldr	r1, [pc, #60]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b4b6:	f000 f825 	bl	800b504 <HAL_RCC_GetSysClockFreq>
 800b4ba:	4601      	mov	r1, r0
 800b4bc:	4b0c      	ldr	r3, [pc, #48]	; (800b4f0 <HAL_RCC_ClockConfig+0x264>)
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	091b      	lsrs	r3, r3, #4
 800b4c2:	f003 030f 	and.w	r3, r3, #15
 800b4c6:	4a0c      	ldr	r2, [pc, #48]	; (800b4f8 <HAL_RCC_ClockConfig+0x26c>)
 800b4c8:	5cd3      	ldrb	r3, [r2, r3]
 800b4ca:	f003 031f 	and.w	r3, r3, #31
 800b4ce:	fa21 f303 	lsr.w	r3, r1, r3
 800b4d2:	4a0a      	ldr	r2, [pc, #40]	; (800b4fc <HAL_RCC_ClockConfig+0x270>)
 800b4d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b4d6:	4b0a      	ldr	r3, [pc, #40]	; (800b500 <HAL_RCC_ClockConfig+0x274>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7fc fdcc 	bl	8008078 <HAL_InitTick>
 800b4e0:	4603      	mov	r3, r0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3718      	adds	r7, #24
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	40022000 	.word	0x40022000
 800b4f0:	40021000 	.word	0x40021000
 800b4f4:	04c4b400 	.word	0x04c4b400
 800b4f8:	08011d50 	.word	0x08011d50
 800b4fc:	20000ca8 	.word	0x20000ca8
 800b500:	20000cac 	.word	0x20000cac

0800b504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b504:	b480      	push	{r7}
 800b506:	b087      	sub	sp, #28
 800b508:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b50a:	4b2c      	ldr	r3, [pc, #176]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	f003 030c 	and.w	r3, r3, #12
 800b512:	2b04      	cmp	r3, #4
 800b514:	d102      	bne.n	800b51c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b516:	4b2a      	ldr	r3, [pc, #168]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b518:	613b      	str	r3, [r7, #16]
 800b51a:	e047      	b.n	800b5ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b51c:	4b27      	ldr	r3, [pc, #156]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b51e:	689b      	ldr	r3, [r3, #8]
 800b520:	f003 030c 	and.w	r3, r3, #12
 800b524:	2b08      	cmp	r3, #8
 800b526:	d102      	bne.n	800b52e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b528:	4b26      	ldr	r3, [pc, #152]	; (800b5c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b52a:	613b      	str	r3, [r7, #16]
 800b52c:	e03e      	b.n	800b5ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b52e:	4b23      	ldr	r3, [pc, #140]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	f003 030c 	and.w	r3, r3, #12
 800b536:	2b0c      	cmp	r3, #12
 800b538:	d136      	bne.n	800b5a8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b53a:	4b20      	ldr	r3, [pc, #128]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	f003 0303 	and.w	r3, r3, #3
 800b542:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b544:	4b1d      	ldr	r3, [pc, #116]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b546:	68db      	ldr	r3, [r3, #12]
 800b548:	091b      	lsrs	r3, r3, #4
 800b54a:	f003 030f 	and.w	r3, r3, #15
 800b54e:	3301      	adds	r3, #1
 800b550:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2b03      	cmp	r3, #3
 800b556:	d10c      	bne.n	800b572 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b558:	4a1a      	ldr	r2, [pc, #104]	; (800b5c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b560:	4a16      	ldr	r2, [pc, #88]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b562:	68d2      	ldr	r2, [r2, #12]
 800b564:	0a12      	lsrs	r2, r2, #8
 800b566:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b56a:	fb02 f303 	mul.w	r3, r2, r3
 800b56e:	617b      	str	r3, [r7, #20]
      break;
 800b570:	e00c      	b.n	800b58c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b572:	4a13      	ldr	r2, [pc, #76]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	fbb2 f3f3 	udiv	r3, r2, r3
 800b57a:	4a10      	ldr	r2, [pc, #64]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b57c:	68d2      	ldr	r2, [r2, #12]
 800b57e:	0a12      	lsrs	r2, r2, #8
 800b580:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b584:	fb02 f303 	mul.w	r3, r2, r3
 800b588:	617b      	str	r3, [r7, #20]
      break;
 800b58a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b58c:	4b0b      	ldr	r3, [pc, #44]	; (800b5bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	0e5b      	lsrs	r3, r3, #25
 800b592:	f003 0303 	and.w	r3, r3, #3
 800b596:	3301      	adds	r3, #1
 800b598:	005b      	lsls	r3, r3, #1
 800b59a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b59c:	697a      	ldr	r2, [r7, #20]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5a4:	613b      	str	r3, [r7, #16]
 800b5a6:	e001      	b.n	800b5ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b5ac:	693b      	ldr	r3, [r7, #16]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	371c      	adds	r7, #28
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr
 800b5ba:	bf00      	nop
 800b5bc:	40021000 	.word	0x40021000
 800b5c0:	00f42400 	.word	0x00f42400
 800b5c4:	007a1200 	.word	0x007a1200

0800b5c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b5cc:	4b03      	ldr	r3, [pc, #12]	; (800b5dc <HAL_RCC_GetHCLKFreq+0x14>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr
 800b5da:	bf00      	nop
 800b5dc:	20000ca8 	.word	0x20000ca8

0800b5e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b087      	sub	sp, #28
 800b5e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b5e6:	4b1e      	ldr	r3, [pc, #120]	; (800b660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b5e8:	68db      	ldr	r3, [r3, #12]
 800b5ea:	f003 0303 	and.w	r3, r3, #3
 800b5ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b5f0:	4b1b      	ldr	r3, [pc, #108]	; (800b660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	091b      	lsrs	r3, r3, #4
 800b5f6:	f003 030f 	and.w	r3, r3, #15
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	2b03      	cmp	r3, #3
 800b602:	d10c      	bne.n	800b61e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b604:	4a17      	ldr	r2, [pc, #92]	; (800b664 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	fbb2 f3f3 	udiv	r3, r2, r3
 800b60c:	4a14      	ldr	r2, [pc, #80]	; (800b660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b60e:	68d2      	ldr	r2, [r2, #12]
 800b610:	0a12      	lsrs	r2, r2, #8
 800b612:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b616:	fb02 f303 	mul.w	r3, r2, r3
 800b61a:	617b      	str	r3, [r7, #20]
    break;
 800b61c:	e00c      	b.n	800b638 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b61e:	4a12      	ldr	r2, [pc, #72]	; (800b668 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	fbb2 f3f3 	udiv	r3, r2, r3
 800b626:	4a0e      	ldr	r2, [pc, #56]	; (800b660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b628:	68d2      	ldr	r2, [r2, #12]
 800b62a:	0a12      	lsrs	r2, r2, #8
 800b62c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b630:	fb02 f303 	mul.w	r3, r2, r3
 800b634:	617b      	str	r3, [r7, #20]
    break;
 800b636:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b638:	4b09      	ldr	r3, [pc, #36]	; (800b660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b63a:	68db      	ldr	r3, [r3, #12]
 800b63c:	0e5b      	lsrs	r3, r3, #25
 800b63e:	f003 0303 	and.w	r3, r3, #3
 800b642:	3301      	adds	r3, #1
 800b644:	005b      	lsls	r3, r3, #1
 800b646:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b648:	697a      	ldr	r2, [r7, #20]
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b650:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b652:	687b      	ldr	r3, [r7, #4]
}
 800b654:	4618      	mov	r0, r3
 800b656:	371c      	adds	r7, #28
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr
 800b660:	40021000 	.word	0x40021000
 800b664:	007a1200 	.word	0x007a1200
 800b668:	00f42400 	.word	0x00f42400

0800b66c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b086      	sub	sp, #24
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b674:	2300      	movs	r3, #0
 800b676:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b678:	2300      	movs	r3, #0
 800b67a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b684:	2b00      	cmp	r3, #0
 800b686:	f000 8098 	beq.w	800b7ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b68a:	2300      	movs	r3, #0
 800b68c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b68e:	4b43      	ldr	r3, [pc, #268]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b696:	2b00      	cmp	r3, #0
 800b698:	d10d      	bne.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b69a:	4b40      	ldr	r3, [pc, #256]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b69c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b69e:	4a3f      	ldr	r2, [pc, #252]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6a4:	6593      	str	r3, [r2, #88]	; 0x58
 800b6a6:	4b3d      	ldr	r3, [pc, #244]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6ae:	60bb      	str	r3, [r7, #8]
 800b6b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b6b6:	4b3a      	ldr	r3, [pc, #232]	; (800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	4a39      	ldr	r2, [pc, #228]	; (800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b6bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b6c2:	f7fc fd25 	bl	8008110 <HAL_GetTick>
 800b6c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b6c8:	e009      	b.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b6ca:	f7fc fd21 	bl	8008110 <HAL_GetTick>
 800b6ce:	4602      	mov	r2, r0
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	1ad3      	subs	r3, r2, r3
 800b6d4:	2b02      	cmp	r3, #2
 800b6d6:	d902      	bls.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b6d8:	2303      	movs	r3, #3
 800b6da:	74fb      	strb	r3, [r7, #19]
        break;
 800b6dc:	e005      	b.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b6de:	4b30      	ldr	r3, [pc, #192]	; (800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d0ef      	beq.n	800b6ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b6ea:	7cfb      	ldrb	r3, [r7, #19]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d159      	bne.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b6f0:	4b2a      	ldr	r3, [pc, #168]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b6fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d01e      	beq.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b706:	697a      	ldr	r2, [r7, #20]
 800b708:	429a      	cmp	r2, r3
 800b70a:	d019      	beq.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b70c:	4b23      	ldr	r3, [pc, #140]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b70e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b712:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b716:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b718:	4b20      	ldr	r3, [pc, #128]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b71a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b71e:	4a1f      	ldr	r2, [pc, #124]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b728:	4b1c      	ldr	r3, [pc, #112]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b72a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b72e:	4a1b      	ldr	r2, [pc, #108]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b738:	4a18      	ldr	r2, [pc, #96]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	f003 0301 	and.w	r3, r3, #1
 800b746:	2b00      	cmp	r3, #0
 800b748:	d016      	beq.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b74a:	f7fc fce1 	bl	8008110 <HAL_GetTick>
 800b74e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b750:	e00b      	b.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b752:	f7fc fcdd 	bl	8008110 <HAL_GetTick>
 800b756:	4602      	mov	r2, r0
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	1ad3      	subs	r3, r2, r3
 800b75c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b760:	4293      	cmp	r3, r2
 800b762:	d902      	bls.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b764:	2303      	movs	r3, #3
 800b766:	74fb      	strb	r3, [r7, #19]
            break;
 800b768:	e006      	b.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b76a:	4b0c      	ldr	r3, [pc, #48]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b76c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b770:	f003 0302 	and.w	r3, r3, #2
 800b774:	2b00      	cmp	r3, #0
 800b776:	d0ec      	beq.n	800b752 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b778:	7cfb      	ldrb	r3, [r7, #19]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d10b      	bne.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b77e:	4b07      	ldr	r3, [pc, #28]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b784:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b78c:	4903      	ldr	r1, [pc, #12]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b78e:	4313      	orrs	r3, r2
 800b790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b794:	e008      	b.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b796:	7cfb      	ldrb	r3, [r7, #19]
 800b798:	74bb      	strb	r3, [r7, #18]
 800b79a:	e005      	b.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b79c:	40021000 	.word	0x40021000
 800b7a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7a4:	7cfb      	ldrb	r3, [r7, #19]
 800b7a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b7a8:	7c7b      	ldrb	r3, [r7, #17]
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d105      	bne.n	800b7ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b7ae:	4baf      	ldr	r3, [pc, #700]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b7b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7b2:	4aae      	ldr	r2, [pc, #696]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b7b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b7b8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f003 0301 	and.w	r3, r3, #1
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d00a      	beq.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b7c6:	4ba9      	ldr	r3, [pc, #676]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b7c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7cc:	f023 0203 	bic.w	r2, r3, #3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	49a5      	ldr	r1, [pc, #660]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b7d6:	4313      	orrs	r3, r2
 800b7d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f003 0302 	and.w	r3, r3, #2
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d00a      	beq.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b7e8:	4ba0      	ldr	r3, [pc, #640]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b7ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7ee:	f023 020c 	bic.w	r2, r3, #12
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	689b      	ldr	r3, [r3, #8]
 800b7f6:	499d      	ldr	r1, [pc, #628]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 0304 	and.w	r3, r3, #4
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00a      	beq.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b80a:	4b98      	ldr	r3, [pc, #608]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b80c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b810:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	68db      	ldr	r3, [r3, #12]
 800b818:	4994      	ldr	r1, [pc, #592]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b81a:	4313      	orrs	r3, r2
 800b81c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f003 0308 	and.w	r3, r3, #8
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00a      	beq.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b82c:	4b8f      	ldr	r3, [pc, #572]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b82e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b832:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	691b      	ldr	r3, [r3, #16]
 800b83a:	498c      	ldr	r1, [pc, #560]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b83c:	4313      	orrs	r3, r2
 800b83e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f003 0310 	and.w	r3, r3, #16
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00a      	beq.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b84e:	4b87      	ldr	r3, [pc, #540]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	695b      	ldr	r3, [r3, #20]
 800b85c:	4983      	ldr	r1, [pc, #524]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b85e:	4313      	orrs	r3, r2
 800b860:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f003 0320 	and.w	r3, r3, #32
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d00a      	beq.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b870:	4b7e      	ldr	r3, [pc, #504]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b876:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	699b      	ldr	r3, [r3, #24]
 800b87e:	497b      	ldr	r1, [pc, #492]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b880:	4313      	orrs	r3, r2
 800b882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00a      	beq.n	800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b892:	4b76      	ldr	r3, [pc, #472]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b898:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	69db      	ldr	r3, [r3, #28]
 800b8a0:	4972      	ldr	r1, [pc, #456]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8a2:	4313      	orrs	r3, r2
 800b8a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d00a      	beq.n	800b8ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b8b4:	4b6d      	ldr	r3, [pc, #436]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6a1b      	ldr	r3, [r3, #32]
 800b8c2:	496a      	ldr	r1, [pc, #424]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8c4:	4313      	orrs	r3, r2
 800b8c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d00a      	beq.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b8d6:	4b65      	ldr	r3, [pc, #404]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8e4:	4961      	ldr	r1, [pc, #388]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d00a      	beq.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b8f8:	4b5c      	ldr	r3, [pc, #368]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b8fe:	f023 0203 	bic.w	r2, r3, #3
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b906:	4959      	ldr	r1, [pc, #356]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b908:	4313      	orrs	r3, r2
 800b90a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00a      	beq.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b91a:	4b54      	ldr	r3, [pc, #336]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b91c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b920:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b928:	4950      	ldr	r1, [pc, #320]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b92a:	4313      	orrs	r3, r2
 800b92c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d015      	beq.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b93c:	4b4b      	ldr	r3, [pc, #300]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b93e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b942:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b94a:	4948      	ldr	r1, [pc, #288]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b94c:	4313      	orrs	r3, r2
 800b94e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b956:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b95a:	d105      	bne.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b95c:	4b43      	ldr	r3, [pc, #268]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b95e:	68db      	ldr	r3, [r3, #12]
 800b960:	4a42      	ldr	r2, [pc, #264]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b966:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b970:	2b00      	cmp	r3, #0
 800b972:	d015      	beq.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b974:	4b3d      	ldr	r3, [pc, #244]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b97a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b982:	493a      	ldr	r1, [pc, #232]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b984:	4313      	orrs	r3, r2
 800b986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b98e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b992:	d105      	bne.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b994:	4b35      	ldr	r3, [pc, #212]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	4a34      	ldr	r2, [pc, #208]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b99a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b99e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d015      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b9ac:	4b2f      	ldr	r3, [pc, #188]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9b2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9ba:	492c      	ldr	r1, [pc, #176]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9bc:	4313      	orrs	r3, r2
 800b9be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b9ca:	d105      	bne.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b9cc:	4b27      	ldr	r3, [pc, #156]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	4a26      	ldr	r2, [pc, #152]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b9d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d015      	beq.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b9e4:	4b21      	ldr	r3, [pc, #132]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9f2:	491e      	ldr	r1, [pc, #120]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ba02:	d105      	bne.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba04:	4b19      	ldr	r3, [pc, #100]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	4a18      	ldr	r2, [pc, #96]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba0e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d015      	beq.n	800ba48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ba1c:	4b13      	ldr	r3, [pc, #76]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba2a:	4910      	ldr	r1, [pc, #64]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba2c:	4313      	orrs	r3, r2
 800ba2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ba3a:	d105      	bne.n	800ba48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba3c:	4b0b      	ldr	r3, [pc, #44]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba3e:	68db      	ldr	r3, [r3, #12]
 800ba40:	4a0a      	ldr	r2, [pc, #40]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba46:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d018      	beq.n	800ba86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ba54:	4b05      	ldr	r3, [pc, #20]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba62:	4902      	ldr	r1, [pc, #8]	; (800ba6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba64:	4313      	orrs	r3, r2
 800ba66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800ba6a:	e001      	b.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800ba6c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ba78:	d105      	bne.n	800ba86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ba7a:	4b21      	ldr	r3, [pc, #132]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	4a20      	ldr	r2, [pc, #128]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ba80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba84:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d015      	beq.n	800babe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ba92:	4b1b      	ldr	r3, [pc, #108]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ba94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba98:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800baa0:	4917      	ldr	r1, [pc, #92]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800baa2:	4313      	orrs	r3, r2
 800baa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800baac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bab0:	d105      	bne.n	800babe <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bab2:	4b13      	ldr	r3, [pc, #76]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bab4:	68db      	ldr	r3, [r3, #12]
 800bab6:	4a12      	ldr	r2, [pc, #72]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800babc:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d015      	beq.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800baca:	4b0d      	ldr	r3, [pc, #52]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bacc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bad0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bad8:	4909      	ldr	r1, [pc, #36]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bada:	4313      	orrs	r3, r2
 800badc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bae4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bae8:	d105      	bne.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800baea:	4b05      	ldr	r3, [pc, #20]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	4a04      	ldr	r2, [pc, #16]	; (800bb00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800baf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800baf4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800baf6:	7cbb      	ldrb	r3, [r7, #18]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3718      	adds	r7, #24
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}
 800bb00:	40021000 	.word	0x40021000

0800bb04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d101      	bne.n	800bb16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bb12:	2301      	movs	r3, #1
 800bb14:	e084      	b.n	800bc20 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d106      	bne.n	800bb36 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bb30:	6878      	ldr	r0, [r7, #4]
 800bb32:	f7fb fd2b 	bl	800758c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2202      	movs	r2, #2
 800bb3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb4c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	68db      	ldr	r3, [r3, #12]
 800bb52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bb56:	d902      	bls.n	800bb5e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	60fb      	str	r3, [r7, #12]
 800bb5c:	e002      	b.n	800bb64 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bb5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb62:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	68db      	ldr	r3, [r3, #12]
 800bb68:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bb6c:	d007      	beq.n	800bb7e <HAL_SPI_Init+0x7a>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bb76:	d002      	beq.n	800bb7e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d10b      	bne.n	800bb9e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	68db      	ldr	r3, [r3, #12]
 800bb8a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bb8e:	d903      	bls.n	800bb98 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2202      	movs	r2, #2
 800bb94:	631a      	str	r2, [r3, #48]	; 0x30
 800bb96:	e002      	b.n	800bb9e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	685a      	ldr	r2, [r3, #4]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	689b      	ldr	r3, [r3, #8]
 800bba6:	431a      	orrs	r2, r3
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	691b      	ldr	r3, [r3, #16]
 800bbac:	431a      	orrs	r2, r3
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	695b      	ldr	r3, [r3, #20]
 800bbb2:	431a      	orrs	r2, r3
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	699b      	ldr	r3, [r3, #24]
 800bbb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bbbc:	431a      	orrs	r2, r3
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	69db      	ldr	r3, [r3, #28]
 800bbc2:	431a      	orrs	r2, r3
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a1b      	ldr	r3, [r3, #32]
 800bbc8:	ea42 0103 	orr.w	r1, r2, r3
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	430a      	orrs	r2, r1
 800bbd6:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	699b      	ldr	r3, [r3, #24]
 800bbdc:	0c1b      	lsrs	r3, r3, #16
 800bbde:	f003 0204 	and.w	r2, r3, #4
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbe6:	431a      	orrs	r2, r3
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbec:	431a      	orrs	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	ea42 0103 	orr.w	r1, r2, r3
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	68fa      	ldr	r2, [r7, #12]
 800bbfc:	430a      	orrs	r2, r1
 800bbfe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	69da      	ldr	r2, [r3, #28]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bc0e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2200      	movs	r2, #0
 800bc14:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2201      	movs	r2, #1
 800bc1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bc1e:	2300      	movs	r3, #0
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3710      	adds	r7, #16
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b082      	sub	sp, #8
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d101      	bne.n	800bc3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bc36:	2301      	movs	r3, #1
 800bc38:	e049      	b.n	800bcce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d106      	bne.n	800bc54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2200      	movs	r2, #0
 800bc4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f7fc f914 	bl	8007e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2202      	movs	r2, #2
 800bc58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681a      	ldr	r2, [r3, #0]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	3304      	adds	r3, #4
 800bc64:	4619      	mov	r1, r3
 800bc66:	4610      	mov	r0, r2
 800bc68:	f000 fc38 	bl	800c4dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2201      	movs	r2, #1
 800bc70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2201      	movs	r2, #1
 800bc78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2201      	movs	r2, #1
 800bc80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2201      	movs	r2, #1
 800bc88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2201      	movs	r2, #1
 800bc98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2201      	movs	r2, #1
 800bca0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2201      	movs	r2, #1
 800bca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2201      	movs	r2, #1
 800bcb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bccc:	2300      	movs	r3, #0
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	3708      	adds	r7, #8
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}
	...

0800bcd8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d001      	beq.n	800bcf0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	e019      	b.n	800bd24 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2202      	movs	r2, #2
 800bcf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	689a      	ldr	r2, [r3, #8]
 800bcfe:	4b0c      	ldr	r3, [pc, #48]	; (800bd30 <HAL_TIM_Base_Start+0x58>)
 800bd00:	4013      	ands	r3, r2
 800bd02:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	2b06      	cmp	r3, #6
 800bd08:	d00b      	beq.n	800bd22 <HAL_TIM_Base_Start+0x4a>
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd10:	d007      	beq.n	800bd22 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	f042 0201 	orr.w	r2, r2, #1
 800bd20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bd22:	2300      	movs	r3, #0
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	3714      	adds	r7, #20
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2e:	4770      	bx	lr
 800bd30:	00010007 	.word	0x00010007

0800bd34 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b083      	sub	sp, #12
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	6a1a      	ldr	r2, [r3, #32]
 800bd42:	f241 1311 	movw	r3, #4369	; 0x1111
 800bd46:	4013      	ands	r3, r2
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d10f      	bne.n	800bd6c <HAL_TIM_Base_Stop+0x38>
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	6a1a      	ldr	r2, [r3, #32]
 800bd52:	f244 4344 	movw	r3, #17476	; 0x4444
 800bd56:	4013      	ands	r3, r2
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d107      	bne.n	800bd6c <HAL_TIM_Base_Stop+0x38>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	681a      	ldr	r2, [r3, #0]
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f022 0201 	bic.w	r2, r2, #1
 800bd6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bd74:	2300      	movs	r3, #0
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	370c      	adds	r7, #12
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd80:	4770      	bx	lr
	...

0800bd84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bd84:	b480      	push	{r7}
 800bd86:	b085      	sub	sp, #20
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d001      	beq.n	800bd9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bd98:	2301      	movs	r3, #1
 800bd9a:	e021      	b.n	800bde0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2202      	movs	r2, #2
 800bda0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	68da      	ldr	r2, [r3, #12]
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	f042 0201 	orr.w	r2, r2, #1
 800bdb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	689a      	ldr	r2, [r3, #8]
 800bdba:	4b0c      	ldr	r3, [pc, #48]	; (800bdec <HAL_TIM_Base_Start_IT+0x68>)
 800bdbc:	4013      	ands	r3, r2
 800bdbe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	2b06      	cmp	r3, #6
 800bdc4:	d00b      	beq.n	800bdde <HAL_TIM_Base_Start_IT+0x5a>
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdcc:	d007      	beq.n	800bdde <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	681a      	ldr	r2, [r3, #0]
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f042 0201 	orr.w	r2, r2, #1
 800bddc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bdde:	2300      	movs	r3, #0
}
 800bde0:	4618      	mov	r0, r3
 800bde2:	3714      	adds	r7, #20
 800bde4:	46bd      	mov	sp, r7
 800bde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdea:	4770      	bx	lr
 800bdec:	00010007 	.word	0x00010007

0800bdf0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b083      	sub	sp, #12
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	68da      	ldr	r2, [r3, #12]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f022 0201 	bic.w	r2, r2, #1
 800be06:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	6a1a      	ldr	r2, [r3, #32]
 800be0e:	f241 1311 	movw	r3, #4369	; 0x1111
 800be12:	4013      	ands	r3, r2
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10f      	bne.n	800be38 <HAL_TIM_Base_Stop_IT+0x48>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	6a1a      	ldr	r2, [r3, #32]
 800be1e:	f244 4344 	movw	r3, #17476	; 0x4444
 800be22:	4013      	ands	r3, r2
 800be24:	2b00      	cmp	r3, #0
 800be26:	d107      	bne.n	800be38 <HAL_TIM_Base_Stop_IT+0x48>
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	681a      	ldr	r2, [r3, #0]
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f022 0201 	bic.w	r2, r2, #1
 800be36:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2201      	movs	r2, #1
 800be3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800be40:	2300      	movs	r3, #0
}
 800be42:	4618      	mov	r0, r3
 800be44:	370c      	adds	r7, #12
 800be46:	46bd      	mov	sp, r7
 800be48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4c:	4770      	bx	lr

0800be4e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800be4e:	b580      	push	{r7, lr}
 800be50:	b086      	sub	sp, #24
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
 800be56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d101      	bne.n	800be62 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800be5e:	2301      	movs	r3, #1
 800be60:	e097      	b.n	800bf92 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be68:	b2db      	uxtb	r3, r3
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d106      	bne.n	800be7c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f7fb ffb4 	bl	8007de4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2202      	movs	r2, #2
 800be80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	689b      	ldr	r3, [r3, #8]
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	6812      	ldr	r2, [r2, #0]
 800be8e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800be92:	f023 0307 	bic.w	r3, r3, #7
 800be96:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	3304      	adds	r3, #4
 800bea0:	4619      	mov	r1, r3
 800bea2:	4610      	mov	r0, r2
 800bea4:	f000 fb1a 	bl	800c4dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	699b      	ldr	r3, [r3, #24]
 800beb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	6a1b      	ldr	r3, [r3, #32]
 800bebe:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	697a      	ldr	r2, [r7, #20]
 800bec6:	4313      	orrs	r3, r2
 800bec8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bed0:	f023 0303 	bic.w	r3, r3, #3
 800bed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	689a      	ldr	r2, [r3, #8]
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	699b      	ldr	r3, [r3, #24]
 800bede:	021b      	lsls	r3, r3, #8
 800bee0:	4313      	orrs	r3, r2
 800bee2:	693a      	ldr	r2, [r7, #16]
 800bee4:	4313      	orrs	r3, r2
 800bee6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800beee:	f023 030c 	bic.w	r3, r3, #12
 800bef2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800befa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800befe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	68da      	ldr	r2, [r3, #12]
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	69db      	ldr	r3, [r3, #28]
 800bf08:	021b      	lsls	r3, r3, #8
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	693a      	ldr	r2, [r7, #16]
 800bf0e:	4313      	orrs	r3, r2
 800bf10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	691b      	ldr	r3, [r3, #16]
 800bf16:	011a      	lsls	r2, r3, #4
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	6a1b      	ldr	r3, [r3, #32]
 800bf1c:	031b      	lsls	r3, r3, #12
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	693a      	ldr	r2, [r7, #16]
 800bf22:	4313      	orrs	r3, r2
 800bf24:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800bf2c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800bf34:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	685a      	ldr	r2, [r3, #4]
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	695b      	ldr	r3, [r3, #20]
 800bf3e:	011b      	lsls	r3, r3, #4
 800bf40:	4313      	orrs	r3, r2
 800bf42:	68fa      	ldr	r2, [r7, #12]
 800bf44:	4313      	orrs	r3, r2
 800bf46:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	697a      	ldr	r2, [r7, #20]
 800bf4e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	693a      	ldr	r2, [r7, #16]
 800bf56:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2201      	movs	r2, #1
 800bf64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2201      	movs	r2, #1
 800bf74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2201      	movs	r2, #1
 800bf84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf90:	2300      	movs	r3, #0
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	3718      	adds	r7, #24
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}

0800bf9a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bf9a:	b580      	push	{r7, lr}
 800bf9c:	b082      	sub	sp, #8
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	691b      	ldr	r3, [r3, #16]
 800bfa8:	f003 0302 	and.w	r3, r3, #2
 800bfac:	2b02      	cmp	r3, #2
 800bfae:	d122      	bne.n	800bff6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	68db      	ldr	r3, [r3, #12]
 800bfb6:	f003 0302 	and.w	r3, r3, #2
 800bfba:	2b02      	cmp	r3, #2
 800bfbc:	d11b      	bne.n	800bff6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	f06f 0202 	mvn.w	r2, #2
 800bfc6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	699b      	ldr	r3, [r3, #24]
 800bfd4:	f003 0303 	and.w	r3, r3, #3
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d003      	beq.n	800bfe4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f000 fa5f 	bl	800c4a0 <HAL_TIM_IC_CaptureCallback>
 800bfe2:	e005      	b.n	800bff0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 fa51 	bl	800c48c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f000 fa62 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	691b      	ldr	r3, [r3, #16]
 800bffc:	f003 0304 	and.w	r3, r3, #4
 800c000:	2b04      	cmp	r3, #4
 800c002:	d122      	bne.n	800c04a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	68db      	ldr	r3, [r3, #12]
 800c00a:	f003 0304 	and.w	r3, r3, #4
 800c00e:	2b04      	cmp	r3, #4
 800c010:	d11b      	bne.n	800c04a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f06f 0204 	mvn.w	r2, #4
 800c01a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2202      	movs	r2, #2
 800c020:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	699b      	ldr	r3, [r3, #24]
 800c028:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d003      	beq.n	800c038 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 fa35 	bl	800c4a0 <HAL_TIM_IC_CaptureCallback>
 800c036:	e005      	b.n	800c044 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f000 fa27 	bl	800c48c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f000 fa38 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	691b      	ldr	r3, [r3, #16]
 800c050:	f003 0308 	and.w	r3, r3, #8
 800c054:	2b08      	cmp	r3, #8
 800c056:	d122      	bne.n	800c09e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	68db      	ldr	r3, [r3, #12]
 800c05e:	f003 0308 	and.w	r3, r3, #8
 800c062:	2b08      	cmp	r3, #8
 800c064:	d11b      	bne.n	800c09e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f06f 0208 	mvn.w	r2, #8
 800c06e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2204      	movs	r2, #4
 800c074:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	69db      	ldr	r3, [r3, #28]
 800c07c:	f003 0303 	and.w	r3, r3, #3
 800c080:	2b00      	cmp	r3, #0
 800c082:	d003      	beq.n	800c08c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fa0b 	bl	800c4a0 <HAL_TIM_IC_CaptureCallback>
 800c08a:	e005      	b.n	800c098 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f000 f9fd 	bl	800c48c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f000 fa0e 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	691b      	ldr	r3, [r3, #16]
 800c0a4:	f003 0310 	and.w	r3, r3, #16
 800c0a8:	2b10      	cmp	r3, #16
 800c0aa:	d122      	bne.n	800c0f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	68db      	ldr	r3, [r3, #12]
 800c0b2:	f003 0310 	and.w	r3, r3, #16
 800c0b6:	2b10      	cmp	r3, #16
 800c0b8:	d11b      	bne.n	800c0f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f06f 0210 	mvn.w	r2, #16
 800c0c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2208      	movs	r2, #8
 800c0c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	69db      	ldr	r3, [r3, #28]
 800c0d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d003      	beq.n	800c0e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 f9e1 	bl	800c4a0 <HAL_TIM_IC_CaptureCallback>
 800c0de:	e005      	b.n	800c0ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0e0:	6878      	ldr	r0, [r7, #4]
 800c0e2:	f000 f9d3 	bl	800c48c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 f9e4 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	691b      	ldr	r3, [r3, #16]
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	d10e      	bne.n	800c11e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	68db      	ldr	r3, [r3, #12]
 800c106:	f003 0301 	and.w	r3, r3, #1
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d107      	bne.n	800c11e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f06f 0201 	mvn.w	r2, #1
 800c116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f000 f9ad 	bl	800c478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	691b      	ldr	r3, [r3, #16]
 800c124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c128:	2b80      	cmp	r3, #128	; 0x80
 800c12a:	d10e      	bne.n	800c14a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	68db      	ldr	r3, [r3, #12]
 800c132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c136:	2b80      	cmp	r3, #128	; 0x80
 800c138:	d107      	bne.n	800c14a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c142:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f000 fc5f 	bl	800ca08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	691b      	ldr	r3, [r3, #16]
 800c150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c154:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c158:	d10e      	bne.n	800c178 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	68db      	ldr	r3, [r3, #12]
 800c160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c164:	2b80      	cmp	r3, #128	; 0x80
 800c166:	d107      	bne.n	800c178 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f000 fc52 	bl	800ca1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	691b      	ldr	r3, [r3, #16]
 800c17e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c182:	2b40      	cmp	r3, #64	; 0x40
 800c184:	d10e      	bne.n	800c1a4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	68db      	ldr	r3, [r3, #12]
 800c18c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c190:	2b40      	cmp	r3, #64	; 0x40
 800c192:	d107      	bne.n	800c1a4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c19c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 f992 	bl	800c4c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	f003 0320 	and.w	r3, r3, #32
 800c1ae:	2b20      	cmp	r3, #32
 800c1b0:	d10e      	bne.n	800c1d0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	68db      	ldr	r3, [r3, #12]
 800c1b8:	f003 0320 	and.w	r3, r3, #32
 800c1bc:	2b20      	cmp	r3, #32
 800c1be:	d107      	bne.n	800c1d0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f06f 0220 	mvn.w	r2, #32
 800c1c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f000 fc12 	bl	800c9f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c1da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c1de:	d10f      	bne.n	800c200 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	68db      	ldr	r3, [r3, #12]
 800c1e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c1ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c1ee:	d107      	bne.n	800c200 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c1f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f000 fc18 	bl	800ca30 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	691b      	ldr	r3, [r3, #16]
 800c206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c20a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c20e:	d10f      	bne.n	800c230 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	68db      	ldr	r3, [r3, #12]
 800c216:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c21a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c21e:	d107      	bne.n	800c230 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fc0a 	bl	800ca44 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	691b      	ldr	r3, [r3, #16]
 800c236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c23a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c23e:	d10f      	bne.n	800c260 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	68db      	ldr	r3, [r3, #12]
 800c246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c24a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c24e:	d107      	bne.n	800c260 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 fbfc 	bl	800ca58 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	691b      	ldr	r3, [r3, #16]
 800c266:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c26a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c26e:	d10f      	bne.n	800c290 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c27a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c27e:	d107      	bne.n	800c290 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 fbee 	bl	800ca6c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c290:	bf00      	nop
 800c292:	3708      	adds	r7, #8
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b084      	sub	sp, #16
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
 800c2a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	d101      	bne.n	800c2b0 <HAL_TIM_ConfigClockSource+0x18>
 800c2ac:	2302      	movs	r3, #2
 800c2ae:	e0d2      	b.n	800c456 <HAL_TIM_ConfigClockSource+0x1be>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2201      	movs	r2, #1
 800c2b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2202      	movs	r2, #2
 800c2bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	689b      	ldr	r3, [r3, #8]
 800c2c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800c2ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c2d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c2da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	68fa      	ldr	r2, [r7, #12]
 800c2e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2ec:	f000 80a9 	beq.w	800c442 <HAL_TIM_ConfigClockSource+0x1aa>
 800c2f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2f4:	d81a      	bhi.n	800c32c <HAL_TIM_ConfigClockSource+0x94>
 800c2f6:	2b30      	cmp	r3, #48	; 0x30
 800c2f8:	f000 809a 	beq.w	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c2fc:	2b30      	cmp	r3, #48	; 0x30
 800c2fe:	d809      	bhi.n	800c314 <HAL_TIM_ConfigClockSource+0x7c>
 800c300:	2b10      	cmp	r3, #16
 800c302:	f000 8095 	beq.w	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c306:	2b20      	cmp	r3, #32
 800c308:	f000 8092 	beq.w	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	f000 808f 	beq.w	800c430 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c312:	e097      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c314:	2b50      	cmp	r3, #80	; 0x50
 800c316:	d05b      	beq.n	800c3d0 <HAL_TIM_ConfigClockSource+0x138>
 800c318:	2b50      	cmp	r3, #80	; 0x50
 800c31a:	d802      	bhi.n	800c322 <HAL_TIM_ConfigClockSource+0x8a>
 800c31c:	2b40      	cmp	r3, #64	; 0x40
 800c31e:	d077      	beq.n	800c410 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c320:	e090      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c322:	2b60      	cmp	r3, #96	; 0x60
 800c324:	d064      	beq.n	800c3f0 <HAL_TIM_ConfigClockSource+0x158>
 800c326:	2b70      	cmp	r3, #112	; 0x70
 800c328:	d028      	beq.n	800c37c <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800c32a:	e08b      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c32c:	4a4c      	ldr	r2, [pc, #304]	; (800c460 <HAL_TIM_ConfigClockSource+0x1c8>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d07e      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c332:	4a4b      	ldr	r2, [pc, #300]	; (800c460 <HAL_TIM_ConfigClockSource+0x1c8>)
 800c334:	4293      	cmp	r3, r2
 800c336:	d810      	bhi.n	800c35a <HAL_TIM_ConfigClockSource+0xc2>
 800c338:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c33c:	d078      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c33e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c342:	d803      	bhi.n	800c34c <HAL_TIM_ConfigClockSource+0xb4>
 800c344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c348:	d02f      	beq.n	800c3aa <HAL_TIM_ConfigClockSource+0x112>
      break;
 800c34a:	e07b      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c34c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c350:	d06e      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c352:	4a44      	ldr	r2, [pc, #272]	; (800c464 <HAL_TIM_ConfigClockSource+0x1cc>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d06b      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c358:	e074      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c35a:	4a43      	ldr	r2, [pc, #268]	; (800c468 <HAL_TIM_ConfigClockSource+0x1d0>)
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d067      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c360:	4a41      	ldr	r2, [pc, #260]	; (800c468 <HAL_TIM_ConfigClockSource+0x1d0>)
 800c362:	4293      	cmp	r3, r2
 800c364:	d803      	bhi.n	800c36e <HAL_TIM_ConfigClockSource+0xd6>
 800c366:	4a41      	ldr	r2, [pc, #260]	; (800c46c <HAL_TIM_ConfigClockSource+0x1d4>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d061      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c36c:	e06a      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c36e:	4a40      	ldr	r2, [pc, #256]	; (800c470 <HAL_TIM_ConfigClockSource+0x1d8>)
 800c370:	4293      	cmp	r3, r2
 800c372:	d05d      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
 800c374:	4a3f      	ldr	r2, [pc, #252]	; (800c474 <HAL_TIM_ConfigClockSource+0x1dc>)
 800c376:	4293      	cmp	r3, r2
 800c378:	d05a      	beq.n	800c430 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c37a:	e063      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6818      	ldr	r0, [r3, #0]
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	6899      	ldr	r1, [r3, #8]
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	685a      	ldr	r2, [r3, #4]
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	68db      	ldr	r3, [r3, #12]
 800c38c:	f000 f9ca 	bl	800c724 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c39e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	609a      	str	r2, [r3, #8]
      break;
 800c3a8:	e04c      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6818      	ldr	r0, [r3, #0]
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	6899      	ldr	r1, [r3, #8]
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	685a      	ldr	r2, [r3, #4]
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	68db      	ldr	r3, [r3, #12]
 800c3ba:	f000 f9b3 	bl	800c724 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	689a      	ldr	r2, [r3, #8]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c3cc:	609a      	str	r2, [r3, #8]
      break;
 800c3ce:	e039      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6818      	ldr	r0, [r3, #0]
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	6859      	ldr	r1, [r3, #4]
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	68db      	ldr	r3, [r3, #12]
 800c3dc:	461a      	mov	r2, r3
 800c3de:	f000 f925 	bl	800c62c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	2150      	movs	r1, #80	; 0x50
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f000 f97e 	bl	800c6ea <TIM_ITRx_SetConfig>
      break;
 800c3ee:	e029      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6818      	ldr	r0, [r3, #0]
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	6859      	ldr	r1, [r3, #4]
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	461a      	mov	r2, r3
 800c3fe:	f000 f944 	bl	800c68a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	2160      	movs	r1, #96	; 0x60
 800c408:	4618      	mov	r0, r3
 800c40a:	f000 f96e 	bl	800c6ea <TIM_ITRx_SetConfig>
      break;
 800c40e:	e019      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6818      	ldr	r0, [r3, #0]
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	6859      	ldr	r1, [r3, #4]
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	461a      	mov	r2, r3
 800c41e:	f000 f905 	bl	800c62c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	2140      	movs	r1, #64	; 0x40
 800c428:	4618      	mov	r0, r3
 800c42a:	f000 f95e 	bl	800c6ea <TIM_ITRx_SetConfig>
      break;
 800c42e:	e009      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	4619      	mov	r1, r3
 800c43a:	4610      	mov	r0, r2
 800c43c:	f000 f955 	bl	800c6ea <TIM_ITRx_SetConfig>
      break;
 800c440:	e000      	b.n	800c444 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800c442:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2201      	movs	r2, #1
 800c448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2200      	movs	r2, #0
 800c450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c454:	2300      	movs	r3, #0
}
 800c456:	4618      	mov	r0, r3
 800c458:	3710      	adds	r7, #16
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}
 800c45e:	bf00      	nop
 800c460:	00100030 	.word	0x00100030
 800c464:	00100020 	.word	0x00100020
 800c468:	00100050 	.word	0x00100050
 800c46c:	00100040 	.word	0x00100040
 800c470:	00100060 	.word	0x00100060
 800c474:	00100070 	.word	0x00100070

0800c478 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c478:	b480      	push	{r7}
 800c47a:	b083      	sub	sp, #12
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c480:	bf00      	nop
 800c482:	370c      	adds	r7, #12
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr

0800c48c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c494:	bf00      	nop
 800c496:	370c      	adds	r7, #12
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b083      	sub	sp, #12
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c4bc:	bf00      	nop
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr

0800c4c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b083      	sub	sp, #12
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c4d0:	bf00      	nop
 800c4d2:	370c      	adds	r7, #12
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b085      	sub	sp, #20
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	4a46      	ldr	r2, [pc, #280]	; (800c608 <TIM_Base_SetConfig+0x12c>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d017      	beq.n	800c524 <TIM_Base_SetConfig+0x48>
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c4fa:	d013      	beq.n	800c524 <TIM_Base_SetConfig+0x48>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	4a43      	ldr	r2, [pc, #268]	; (800c60c <TIM_Base_SetConfig+0x130>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d00f      	beq.n	800c524 <TIM_Base_SetConfig+0x48>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	4a42      	ldr	r2, [pc, #264]	; (800c610 <TIM_Base_SetConfig+0x134>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d00b      	beq.n	800c524 <TIM_Base_SetConfig+0x48>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	4a41      	ldr	r2, [pc, #260]	; (800c614 <TIM_Base_SetConfig+0x138>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d007      	beq.n	800c524 <TIM_Base_SetConfig+0x48>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	4a40      	ldr	r2, [pc, #256]	; (800c618 <TIM_Base_SetConfig+0x13c>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d003      	beq.n	800c524 <TIM_Base_SetConfig+0x48>
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	4a3f      	ldr	r2, [pc, #252]	; (800c61c <TIM_Base_SetConfig+0x140>)
 800c520:	4293      	cmp	r3, r2
 800c522:	d108      	bne.n	800c536 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c52a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	68fa      	ldr	r2, [r7, #12]
 800c532:	4313      	orrs	r3, r2
 800c534:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	4a33      	ldr	r2, [pc, #204]	; (800c608 <TIM_Base_SetConfig+0x12c>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d023      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c544:	d01f      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	4a30      	ldr	r2, [pc, #192]	; (800c60c <TIM_Base_SetConfig+0x130>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d01b      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	4a2f      	ldr	r2, [pc, #188]	; (800c610 <TIM_Base_SetConfig+0x134>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d017      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	4a2e      	ldr	r2, [pc, #184]	; (800c614 <TIM_Base_SetConfig+0x138>)
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d013      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	4a2d      	ldr	r2, [pc, #180]	; (800c618 <TIM_Base_SetConfig+0x13c>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d00f      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	4a2d      	ldr	r2, [pc, #180]	; (800c620 <TIM_Base_SetConfig+0x144>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d00b      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	4a2c      	ldr	r2, [pc, #176]	; (800c624 <TIM_Base_SetConfig+0x148>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d007      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a2b      	ldr	r2, [pc, #172]	; (800c628 <TIM_Base_SetConfig+0x14c>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d003      	beq.n	800c586 <TIM_Base_SetConfig+0xaa>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	4a26      	ldr	r2, [pc, #152]	; (800c61c <TIM_Base_SetConfig+0x140>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d108      	bne.n	800c598 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c58c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	68db      	ldr	r3, [r3, #12]
 800c592:	68fa      	ldr	r2, [r7, #12]
 800c594:	4313      	orrs	r3, r2
 800c596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	695b      	ldr	r3, [r3, #20]
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	689a      	ldr	r2, [r3, #8]
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	681a      	ldr	r2, [r3, #0]
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	4a12      	ldr	r2, [pc, #72]	; (800c608 <TIM_Base_SetConfig+0x12c>)
 800c5c0:	4293      	cmp	r3, r2
 800c5c2:	d013      	beq.n	800c5ec <TIM_Base_SetConfig+0x110>
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	4a14      	ldr	r2, [pc, #80]	; (800c618 <TIM_Base_SetConfig+0x13c>)
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	d00f      	beq.n	800c5ec <TIM_Base_SetConfig+0x110>
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	4a14      	ldr	r2, [pc, #80]	; (800c620 <TIM_Base_SetConfig+0x144>)
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d00b      	beq.n	800c5ec <TIM_Base_SetConfig+0x110>
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a13      	ldr	r2, [pc, #76]	; (800c624 <TIM_Base_SetConfig+0x148>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d007      	beq.n	800c5ec <TIM_Base_SetConfig+0x110>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a12      	ldr	r2, [pc, #72]	; (800c628 <TIM_Base_SetConfig+0x14c>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d003      	beq.n	800c5ec <TIM_Base_SetConfig+0x110>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a0d      	ldr	r2, [pc, #52]	; (800c61c <TIM_Base_SetConfig+0x140>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d103      	bne.n	800c5f4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	691a      	ldr	r2, [r3, #16]
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	615a      	str	r2, [r3, #20]
}
 800c5fa:	bf00      	nop
 800c5fc:	3714      	adds	r7, #20
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	40012c00 	.word	0x40012c00
 800c60c:	40000400 	.word	0x40000400
 800c610:	40000800 	.word	0x40000800
 800c614:	40000c00 	.word	0x40000c00
 800c618:	40013400 	.word	0x40013400
 800c61c:	40015000 	.word	0x40015000
 800c620:	40014000 	.word	0x40014000
 800c624:	40014400 	.word	0x40014400
 800c628:	40014800 	.word	0x40014800

0800c62c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c62c:	b480      	push	{r7}
 800c62e:	b087      	sub	sp, #28
 800c630:	af00      	add	r7, sp, #0
 800c632:	60f8      	str	r0, [r7, #12]
 800c634:	60b9      	str	r1, [r7, #8]
 800c636:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	6a1b      	ldr	r3, [r3, #32]
 800c63c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	6a1b      	ldr	r3, [r3, #32]
 800c642:	f023 0201 	bic.w	r2, r3, #1
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	699b      	ldr	r3, [r3, #24]
 800c64e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c650:	693b      	ldr	r3, [r7, #16]
 800c652:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c656:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	011b      	lsls	r3, r3, #4
 800c65c:	693a      	ldr	r2, [r7, #16]
 800c65e:	4313      	orrs	r3, r2
 800c660:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	f023 030a 	bic.w	r3, r3, #10
 800c668:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c66a:	697a      	ldr	r2, [r7, #20]
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	4313      	orrs	r3, r2
 800c670:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	693a      	ldr	r2, [r7, #16]
 800c676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	697a      	ldr	r2, [r7, #20]
 800c67c:	621a      	str	r2, [r3, #32]
}
 800c67e:	bf00      	nop
 800c680:	371c      	adds	r7, #28
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr

0800c68a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c68a:	b480      	push	{r7}
 800c68c:	b087      	sub	sp, #28
 800c68e:	af00      	add	r7, sp, #0
 800c690:	60f8      	str	r0, [r7, #12]
 800c692:	60b9      	str	r1, [r7, #8]
 800c694:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	6a1b      	ldr	r3, [r3, #32]
 800c69a:	f023 0210 	bic.w	r2, r3, #16
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	699b      	ldr	r3, [r3, #24]
 800c6a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	6a1b      	ldr	r3, [r3, #32]
 800c6ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c6b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	031b      	lsls	r3, r3, #12
 800c6ba:	697a      	ldr	r2, [r7, #20]
 800c6bc:	4313      	orrs	r3, r2
 800c6be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c6c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	011b      	lsls	r3, r3, #4
 800c6cc:	693a      	ldr	r2, [r7, #16]
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	697a      	ldr	r2, [r7, #20]
 800c6d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	693a      	ldr	r2, [r7, #16]
 800c6dc:	621a      	str	r2, [r3, #32]
}
 800c6de:	bf00      	nop
 800c6e0:	371c      	adds	r7, #28
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e8:	4770      	bx	lr

0800c6ea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c6ea:	b480      	push	{r7}
 800c6ec:	b085      	sub	sp, #20
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	6078      	str	r0, [r7, #4]
 800c6f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	689b      	ldr	r3, [r3, #8]
 800c6f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800c700:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c704:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c706:	683a      	ldr	r2, [r7, #0]
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	4313      	orrs	r3, r2
 800c70c:	f043 0307 	orr.w	r3, r3, #7
 800c710:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	68fa      	ldr	r2, [r7, #12]
 800c716:	609a      	str	r2, [r3, #8]
}
 800c718:	bf00      	nop
 800c71a:	3714      	adds	r7, #20
 800c71c:	46bd      	mov	sp, r7
 800c71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c722:	4770      	bx	lr

0800c724 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c724:	b480      	push	{r7}
 800c726:	b087      	sub	sp, #28
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
 800c730:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	689b      	ldr	r3, [r3, #8]
 800c736:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c73e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	021a      	lsls	r2, r3, #8
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	431a      	orrs	r2, r3
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	4313      	orrs	r3, r2
 800c74c:	697a      	ldr	r2, [r7, #20]
 800c74e:	4313      	orrs	r3, r2
 800c750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	697a      	ldr	r2, [r7, #20]
 800c756:	609a      	str	r2, [r3, #8]
}
 800c758:	bf00      	nop
 800c75a:	371c      	adds	r7, #28
 800c75c:	46bd      	mov	sp, r7
 800c75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c762:	4770      	bx	lr

0800c764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c764:	b480      	push	{r7}
 800c766:	b085      	sub	sp, #20
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
 800c76c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c774:	2b01      	cmp	r3, #1
 800c776:	d101      	bne.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c778:	2302      	movs	r3, #2
 800c77a:	e074      	b.n	800c866 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2201      	movs	r2, #1
 800c780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2202      	movs	r2, #2
 800c788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	685b      	ldr	r3, [r3, #4]
 800c792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	689b      	ldr	r3, [r3, #8]
 800c79a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a34      	ldr	r2, [pc, #208]	; (800c874 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d009      	beq.n	800c7ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	4a33      	ldr	r2, [pc, #204]	; (800c878 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	d004      	beq.n	800c7ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4a31      	ldr	r2, [pc, #196]	; (800c87c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	d108      	bne.n	800c7cc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c7c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	685b      	ldr	r3, [r3, #4]
 800c7c6:	68fa      	ldr	r2, [r7, #12]
 800c7c8:	4313      	orrs	r3, r2
 800c7ca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800c7d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c7d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	68fa      	ldr	r2, [r7, #12]
 800c7e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	4a21      	ldr	r2, [pc, #132]	; (800c874 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d022      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c7fc:	d01d      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	4a1f      	ldr	r2, [pc, #124]	; (800c880 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c804:	4293      	cmp	r3, r2
 800c806:	d018      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	4a1d      	ldr	r2, [pc, #116]	; (800c884 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d013      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4a1c      	ldr	r2, [pc, #112]	; (800c888 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d00e      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	4a15      	ldr	r2, [pc, #84]	; (800c878 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c822:	4293      	cmp	r3, r2
 800c824:	d009      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a18      	ldr	r2, [pc, #96]	; (800c88c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d004      	beq.n	800c83a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	4a11      	ldr	r2, [pc, #68]	; (800c87c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d10c      	bne.n	800c854 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c840:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	689b      	ldr	r3, [r3, #8]
 800c846:	68ba      	ldr	r2, [r7, #8]
 800c848:	4313      	orrs	r3, r2
 800c84a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	68ba      	ldr	r2, [r7, #8]
 800c852:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2201      	movs	r2, #1
 800c858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2200      	movs	r2, #0
 800c860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c864:	2300      	movs	r3, #0
}
 800c866:	4618      	mov	r0, r3
 800c868:	3714      	adds	r7, #20
 800c86a:	46bd      	mov	sp, r7
 800c86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop
 800c874:	40012c00 	.word	0x40012c00
 800c878:	40013400 	.word	0x40013400
 800c87c:	40015000 	.word	0x40015000
 800c880:	40000400 	.word	0x40000400
 800c884:	40000800 	.word	0x40000800
 800c888:	40000c00 	.word	0x40000c00
 800c88c:	40014000 	.word	0x40014000

0800c890 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c890:	b480      	push	{r7}
 800c892:	b085      	sub	sp, #20
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c89a:	2300      	movs	r3, #0
 800c89c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c8a4:	2b01      	cmp	r3, #1
 800c8a6:	d101      	bne.n	800c8ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c8a8:	2302      	movs	r3, #2
 800c8aa:	e096      	b.n	800c9da <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	68db      	ldr	r3, [r3, #12]
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	685b      	ldr	r3, [r3, #4]
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	691b      	ldr	r3, [r3, #16]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	695b      	ldr	r3, [r3, #20]
 800c904:	4313      	orrs	r3, r2
 800c906:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c912:	4313      	orrs	r3, r2
 800c914:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	699b      	ldr	r3, [r3, #24]
 800c920:	041b      	lsls	r3, r3, #16
 800c922:	4313      	orrs	r3, r2
 800c924:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4a2f      	ldr	r2, [pc, #188]	; (800c9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d009      	beq.n	800c944 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4a2d      	ldr	r2, [pc, #180]	; (800c9ec <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c936:	4293      	cmp	r3, r2
 800c938:	d004      	beq.n	800c944 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	4a2c      	ldr	r2, [pc, #176]	; (800c9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c940:	4293      	cmp	r3, r2
 800c942:	d106      	bne.n	800c952 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	69db      	ldr	r3, [r3, #28]
 800c94e:	4313      	orrs	r3, r2
 800c950:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4a24      	ldr	r2, [pc, #144]	; (800c9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c958:	4293      	cmp	r3, r2
 800c95a:	d009      	beq.n	800c970 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	4a22      	ldr	r2, [pc, #136]	; (800c9ec <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d004      	beq.n	800c970 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	4a21      	ldr	r2, [pc, #132]	; (800c9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c96c:	4293      	cmp	r3, r2
 800c96e:	d12b      	bne.n	800c9c8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c97a:	051b      	lsls	r3, r3, #20
 800c97c:	4313      	orrs	r3, r2
 800c97e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	6a1b      	ldr	r3, [r3, #32]
 800c98a:	4313      	orrs	r3, r2
 800c98c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c998:	4313      	orrs	r3, r2
 800c99a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	4a11      	ldr	r2, [pc, #68]	; (800c9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d009      	beq.n	800c9ba <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	4a10      	ldr	r2, [pc, #64]	; (800c9ec <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	d004      	beq.n	800c9ba <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	4a0e      	ldr	r2, [pc, #56]	; (800c9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d106      	bne.n	800c9c8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9c4:	4313      	orrs	r3, r2
 800c9c6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	68fa      	ldr	r2, [r7, #12]
 800c9ce:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c9d8:	2300      	movs	r3, #0
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3714      	adds	r7, #20
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e4:	4770      	bx	lr
 800c9e6:	bf00      	nop
 800c9e8:	40012c00 	.word	0x40012c00
 800c9ec:	40013400 	.word	0x40013400
 800c9f0:	40015000 	.word	0x40015000

0800c9f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c9fc:	bf00      	nop
 800c9fe:	370c      	adds	r7, #12
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b083      	sub	sp, #12
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ca10:	bf00      	nop
 800ca12:	370c      	adds	r7, #12
 800ca14:	46bd      	mov	sp, r7
 800ca16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1a:	4770      	bx	lr

0800ca1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ca24:	bf00      	nop
 800ca26:	370c      	adds	r7, #12
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr

0800ca30 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ca30:	b480      	push	{r7}
 800ca32:	b083      	sub	sp, #12
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ca38:	bf00      	nop
 800ca3a:	370c      	adds	r7, #12
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr

0800ca44 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ca4c:	bf00      	nop
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ca60:	bf00      	nop
 800ca62:	370c      	adds	r7, #12
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr

0800ca6c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b083      	sub	sp, #12
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ca74:	bf00      	nop
 800ca76:	370c      	adds	r7, #12
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <LL_EXTI_EnableIT_0_31>:
{
 800ca80:	b480      	push	{r7}
 800ca82:	b083      	sub	sp, #12
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800ca88:	4b05      	ldr	r3, [pc, #20]	; (800caa0 <LL_EXTI_EnableIT_0_31+0x20>)
 800ca8a:	681a      	ldr	r2, [r3, #0]
 800ca8c:	4904      	ldr	r1, [pc, #16]	; (800caa0 <LL_EXTI_EnableIT_0_31+0x20>)
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	4313      	orrs	r3, r2
 800ca92:	600b      	str	r3, [r1, #0]
}
 800ca94:	bf00      	nop
 800ca96:	370c      	adds	r7, #12
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9e:	4770      	bx	lr
 800caa0:	40010400 	.word	0x40010400

0800caa4 <LL_EXTI_EnableIT_32_63>:
{
 800caa4:	b480      	push	{r7}
 800caa6:	b083      	sub	sp, #12
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800caac:	4b05      	ldr	r3, [pc, #20]	; (800cac4 <LL_EXTI_EnableIT_32_63+0x20>)
 800caae:	6a1a      	ldr	r2, [r3, #32]
 800cab0:	4904      	ldr	r1, [pc, #16]	; (800cac4 <LL_EXTI_EnableIT_32_63+0x20>)
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	4313      	orrs	r3, r2
 800cab6:	620b      	str	r3, [r1, #32]
}
 800cab8:	bf00      	nop
 800caba:	370c      	adds	r7, #12
 800cabc:	46bd      	mov	sp, r7
 800cabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac2:	4770      	bx	lr
 800cac4:	40010400 	.word	0x40010400

0800cac8 <LL_EXTI_DisableIT_0_31>:
{
 800cac8:	b480      	push	{r7}
 800caca:	b083      	sub	sp, #12
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800cad0:	4b06      	ldr	r3, [pc, #24]	; (800caec <LL_EXTI_DisableIT_0_31+0x24>)
 800cad2:	681a      	ldr	r2, [r3, #0]
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	43db      	mvns	r3, r3
 800cad8:	4904      	ldr	r1, [pc, #16]	; (800caec <LL_EXTI_DisableIT_0_31+0x24>)
 800cada:	4013      	ands	r3, r2
 800cadc:	600b      	str	r3, [r1, #0]
}
 800cade:	bf00      	nop
 800cae0:	370c      	adds	r7, #12
 800cae2:	46bd      	mov	sp, r7
 800cae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae8:	4770      	bx	lr
 800caea:	bf00      	nop
 800caec:	40010400 	.word	0x40010400

0800caf0 <LL_EXTI_DisableIT_32_63>:
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800caf8:	4b06      	ldr	r3, [pc, #24]	; (800cb14 <LL_EXTI_DisableIT_32_63+0x24>)
 800cafa:	6a1a      	ldr	r2, [r3, #32]
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	43db      	mvns	r3, r3
 800cb00:	4904      	ldr	r1, [pc, #16]	; (800cb14 <LL_EXTI_DisableIT_32_63+0x24>)
 800cb02:	4013      	ands	r3, r2
 800cb04:	620b      	str	r3, [r1, #32]
}
 800cb06:	bf00      	nop
 800cb08:	370c      	adds	r7, #12
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb10:	4770      	bx	lr
 800cb12:	bf00      	nop
 800cb14:	40010400 	.word	0x40010400

0800cb18 <LL_EXTI_EnableEvent_0_31>:
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b083      	sub	sp, #12
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800cb20:	4b05      	ldr	r3, [pc, #20]	; (800cb38 <LL_EXTI_EnableEvent_0_31+0x20>)
 800cb22:	685a      	ldr	r2, [r3, #4]
 800cb24:	4904      	ldr	r1, [pc, #16]	; (800cb38 <LL_EXTI_EnableEvent_0_31+0x20>)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	604b      	str	r3, [r1, #4]
}
 800cb2c:	bf00      	nop
 800cb2e:	370c      	adds	r7, #12
 800cb30:	46bd      	mov	sp, r7
 800cb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb36:	4770      	bx	lr
 800cb38:	40010400 	.word	0x40010400

0800cb3c <LL_EXTI_EnableEvent_32_63>:
{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b083      	sub	sp, #12
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800cb44:	4b05      	ldr	r3, [pc, #20]	; (800cb5c <LL_EXTI_EnableEvent_32_63+0x20>)
 800cb46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cb48:	4904      	ldr	r1, [pc, #16]	; (800cb5c <LL_EXTI_EnableEvent_32_63+0x20>)
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	4313      	orrs	r3, r2
 800cb4e:	624b      	str	r3, [r1, #36]	; 0x24
}
 800cb50:	bf00      	nop
 800cb52:	370c      	adds	r7, #12
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr
 800cb5c:	40010400 	.word	0x40010400

0800cb60 <LL_EXTI_DisableEvent_0_31>:
{
 800cb60:	b480      	push	{r7}
 800cb62:	b083      	sub	sp, #12
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800cb68:	4b06      	ldr	r3, [pc, #24]	; (800cb84 <LL_EXTI_DisableEvent_0_31+0x24>)
 800cb6a:	685a      	ldr	r2, [r3, #4]
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	43db      	mvns	r3, r3
 800cb70:	4904      	ldr	r1, [pc, #16]	; (800cb84 <LL_EXTI_DisableEvent_0_31+0x24>)
 800cb72:	4013      	ands	r3, r2
 800cb74:	604b      	str	r3, [r1, #4]
}
 800cb76:	bf00      	nop
 800cb78:	370c      	adds	r7, #12
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr
 800cb82:	bf00      	nop
 800cb84:	40010400 	.word	0x40010400

0800cb88 <LL_EXTI_DisableEvent_32_63>:
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b083      	sub	sp, #12
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800cb90:	4b06      	ldr	r3, [pc, #24]	; (800cbac <LL_EXTI_DisableEvent_32_63+0x24>)
 800cb92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	43db      	mvns	r3, r3
 800cb98:	4904      	ldr	r1, [pc, #16]	; (800cbac <LL_EXTI_DisableEvent_32_63+0x24>)
 800cb9a:	4013      	ands	r3, r2
 800cb9c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800cb9e:	bf00      	nop
 800cba0:	370c      	adds	r7, #12
 800cba2:	46bd      	mov	sp, r7
 800cba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba8:	4770      	bx	lr
 800cbaa:	bf00      	nop
 800cbac:	40010400 	.word	0x40010400

0800cbb0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800cbb0:	b480      	push	{r7}
 800cbb2:	b083      	sub	sp, #12
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800cbb8:	4b05      	ldr	r3, [pc, #20]	; (800cbd0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800cbba:	689a      	ldr	r2, [r3, #8]
 800cbbc:	4904      	ldr	r1, [pc, #16]	; (800cbd0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	4313      	orrs	r3, r2
 800cbc2:	608b      	str	r3, [r1, #8]
}
 800cbc4:	bf00      	nop
 800cbc6:	370c      	adds	r7, #12
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbce:	4770      	bx	lr
 800cbd0:	40010400 	.word	0x40010400

0800cbd4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b083      	sub	sp, #12
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800cbdc:	4b05      	ldr	r3, [pc, #20]	; (800cbf4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800cbde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cbe0:	4904      	ldr	r1, [pc, #16]	; (800cbf4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	628b      	str	r3, [r1, #40]	; 0x28
}
 800cbe8:	bf00      	nop
 800cbea:	370c      	adds	r7, #12
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr
 800cbf4:	40010400 	.word	0x40010400

0800cbf8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b083      	sub	sp, #12
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800cc00:	4b06      	ldr	r3, [pc, #24]	; (800cc1c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800cc02:	689a      	ldr	r2, [r3, #8]
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	43db      	mvns	r3, r3
 800cc08:	4904      	ldr	r1, [pc, #16]	; (800cc1c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800cc0a:	4013      	ands	r3, r2
 800cc0c:	608b      	str	r3, [r1, #8]
}
 800cc0e:	bf00      	nop
 800cc10:	370c      	adds	r7, #12
 800cc12:	46bd      	mov	sp, r7
 800cc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc18:	4770      	bx	lr
 800cc1a:	bf00      	nop
 800cc1c:	40010400 	.word	0x40010400

0800cc20 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800cc20:	b480      	push	{r7}
 800cc22:	b083      	sub	sp, #12
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800cc28:	4b06      	ldr	r3, [pc, #24]	; (800cc44 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800cc2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	43db      	mvns	r3, r3
 800cc30:	4904      	ldr	r1, [pc, #16]	; (800cc44 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800cc32:	4013      	ands	r3, r2
 800cc34:	628b      	str	r3, [r1, #40]	; 0x28
}
 800cc36:	bf00      	nop
 800cc38:	370c      	adds	r7, #12
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr
 800cc42:	bf00      	nop
 800cc44:	40010400 	.word	0x40010400

0800cc48 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800cc48:	b480      	push	{r7}
 800cc4a:	b083      	sub	sp, #12
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800cc50:	4b05      	ldr	r3, [pc, #20]	; (800cc68 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800cc52:	68da      	ldr	r2, [r3, #12]
 800cc54:	4904      	ldr	r1, [pc, #16]	; (800cc68 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	4313      	orrs	r3, r2
 800cc5a:	60cb      	str	r3, [r1, #12]
}
 800cc5c:	bf00      	nop
 800cc5e:	370c      	adds	r7, #12
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr
 800cc68:	40010400 	.word	0x40010400

0800cc6c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b083      	sub	sp, #12
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800cc74:	4b05      	ldr	r3, [pc, #20]	; (800cc8c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800cc76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc78:	4904      	ldr	r1, [pc, #16]	; (800cc8c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	4313      	orrs	r3, r2
 800cc7e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800cc80:	bf00      	nop
 800cc82:	370c      	adds	r7, #12
 800cc84:	46bd      	mov	sp, r7
 800cc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8a:	4770      	bx	lr
 800cc8c:	40010400 	.word	0x40010400

0800cc90 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800cc90:	b480      	push	{r7}
 800cc92:	b083      	sub	sp, #12
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800cc98:	4b06      	ldr	r3, [pc, #24]	; (800ccb4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800cc9a:	68da      	ldr	r2, [r3, #12]
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	43db      	mvns	r3, r3
 800cca0:	4904      	ldr	r1, [pc, #16]	; (800ccb4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800cca2:	4013      	ands	r3, r2
 800cca4:	60cb      	str	r3, [r1, #12]
}
 800cca6:	bf00      	nop
 800cca8:	370c      	adds	r7, #12
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb0:	4770      	bx	lr
 800ccb2:	bf00      	nop
 800ccb4:	40010400 	.word	0x40010400

0800ccb8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b083      	sub	sp, #12
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800ccc0:	4b06      	ldr	r3, [pc, #24]	; (800ccdc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ccc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	43db      	mvns	r3, r3
 800ccc8:	4904      	ldr	r1, [pc, #16]	; (800ccdc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ccca:	4013      	ands	r3, r2
 800cccc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ccce:	bf00      	nop
 800ccd0:	370c      	adds	r7, #12
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd8:	4770      	bx	lr
 800ccda:	bf00      	nop
 800ccdc:	40010400 	.word	0x40010400

0800cce0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b084      	sub	sp, #16
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800cce8:	2300      	movs	r3, #0
 800ccea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	7a1b      	ldrb	r3, [r3, #8]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f000 80c8 	beq.w	800ce86 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d05d      	beq.n	800cdba <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	7a5b      	ldrb	r3, [r3, #9]
 800cd02:	2b01      	cmp	r3, #1
 800cd04:	d00e      	beq.n	800cd24 <LL_EXTI_Init+0x44>
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	d017      	beq.n	800cd3a <LL_EXTI_Init+0x5a>
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d120      	bne.n	800cd50 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	4618      	mov	r0, r3
 800cd14:	f7ff ff24 	bl	800cb60 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f7ff feaf 	bl	800ca80 <LL_EXTI_EnableIT_0_31>
          break;
 800cd22:	e018      	b.n	800cd56 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	4618      	mov	r0, r3
 800cd2a:	f7ff fecd 	bl	800cac8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	4618      	mov	r0, r3
 800cd34:	f7ff fef0 	bl	800cb18 <LL_EXTI_EnableEvent_0_31>
          break;
 800cd38:	e00d      	b.n	800cd56 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	4618      	mov	r0, r3
 800cd40:	f7ff fe9e 	bl	800ca80 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f7ff fee5 	bl	800cb18 <LL_EXTI_EnableEvent_0_31>
          break;
 800cd4e:	e002      	b.n	800cd56 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800cd50:	2301      	movs	r3, #1
 800cd52:	60fb      	str	r3, [r7, #12]
          break;
 800cd54:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	7a9b      	ldrb	r3, [r3, #10]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d02d      	beq.n	800cdba <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	7a9b      	ldrb	r3, [r3, #10]
 800cd62:	2b02      	cmp	r3, #2
 800cd64:	d00e      	beq.n	800cd84 <LL_EXTI_Init+0xa4>
 800cd66:	2b03      	cmp	r3, #3
 800cd68:	d017      	beq.n	800cd9a <LL_EXTI_Init+0xba>
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d120      	bne.n	800cdb0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	4618      	mov	r0, r3
 800cd74:	f7ff ff8c 	bl	800cc90 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f7ff ff17 	bl	800cbb0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800cd82:	e01b      	b.n	800cdbc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7ff ff35 	bl	800cbf8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4618      	mov	r0, r3
 800cd94:	f7ff ff58 	bl	800cc48 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800cd98:	e010      	b.n	800cdbc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f7ff ff06 	bl	800cbb0 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7ff ff4d 	bl	800cc48 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800cdae:	e005      	b.n	800cdbc <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	f043 0302 	orr.w	r3, r3, #2
 800cdb6:	60fb      	str	r3, [r7, #12]
            break;
 800cdb8:	e000      	b.n	800cdbc <LL_EXTI_Init+0xdc>
        }
      }
 800cdba:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	685b      	ldr	r3, [r3, #4]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d075      	beq.n	800ceb0 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	7a5b      	ldrb	r3, [r3, #9]
 800cdc8:	2b01      	cmp	r3, #1
 800cdca:	d00e      	beq.n	800cdea <LL_EXTI_Init+0x10a>
 800cdcc:	2b02      	cmp	r3, #2
 800cdce:	d017      	beq.n	800ce00 <LL_EXTI_Init+0x120>
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d120      	bne.n	800ce16 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f7ff fed5 	bl	800cb88 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7ff fe5e 	bl	800caa4 <LL_EXTI_EnableIT_32_63>
          break;
 800cde8:	e01a      	b.n	800ce20 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	685b      	ldr	r3, [r3, #4]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7ff fe7e 	bl	800caf0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	685b      	ldr	r3, [r3, #4]
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f7ff fe9f 	bl	800cb3c <LL_EXTI_EnableEvent_32_63>
          break;
 800cdfe:	e00f      	b.n	800ce20 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	4618      	mov	r0, r3
 800ce06:	f7ff fe4d 	bl	800caa4 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7ff fe94 	bl	800cb3c <LL_EXTI_EnableEvent_32_63>
          break;
 800ce14:	e004      	b.n	800ce20 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f043 0304 	orr.w	r3, r3, #4
 800ce1c:	60fb      	str	r3, [r7, #12]
          break;
 800ce1e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	7a9b      	ldrb	r3, [r3, #10]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d043      	beq.n	800ceb0 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	7a9b      	ldrb	r3, [r3, #10]
 800ce2c:	2b02      	cmp	r3, #2
 800ce2e:	d00e      	beq.n	800ce4e <LL_EXTI_Init+0x16e>
 800ce30:	2b03      	cmp	r3, #3
 800ce32:	d017      	beq.n	800ce64 <LL_EXTI_Init+0x184>
 800ce34:	2b01      	cmp	r3, #1
 800ce36:	d120      	bne.n	800ce7a <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	685b      	ldr	r3, [r3, #4]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7ff ff3b 	bl	800ccb8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	685b      	ldr	r3, [r3, #4]
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7ff fec4 	bl	800cbd4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800ce4c:	e031      	b.n	800ceb2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	685b      	ldr	r3, [r3, #4]
 800ce52:	4618      	mov	r0, r3
 800ce54:	f7ff fee4 	bl	800cc20 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	685b      	ldr	r3, [r3, #4]
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	f7ff ff05 	bl	800cc6c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ce62:	e026      	b.n	800ceb2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	685b      	ldr	r3, [r3, #4]
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f7ff feb3 	bl	800cbd4 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	685b      	ldr	r3, [r3, #4]
 800ce72:	4618      	mov	r0, r3
 800ce74:	f7ff fefa 	bl	800cc6c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ce78:	e01b      	b.n	800ceb2 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f043 0305 	orr.w	r3, r3, #5
 800ce80:	60fb      	str	r3, [r7, #12]
            break;
 800ce82:	bf00      	nop
 800ce84:	e015      	b.n	800ceb2 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f7ff fe1c 	bl	800cac8 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7ff fe63 	bl	800cb60 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f7ff fe26 	bl	800caf0 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	685b      	ldr	r3, [r3, #4]
 800cea8:	4618      	mov	r0, r3
 800ceaa:	f7ff fe6d 	bl	800cb88 <LL_EXTI_DisableEvent_32_63>
 800ceae:	e000      	b.n	800ceb2 <LL_EXTI_Init+0x1d2>
      }
 800ceb0:	bf00      	nop
  }

  return status;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}

0800cebc <LL_GPIO_SetPinMode>:
{
 800cebc:	b480      	push	{r7}
 800cebe:	b089      	sub	sp, #36	; 0x24
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	60b9      	str	r1, [r7, #8]
 800cec6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	fa93 f3a3 	rbit	r3, r3
 800ced6:	613b      	str	r3, [r7, #16]
  return result;
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	fab3 f383 	clz	r3, r3
 800cede:	b2db      	uxtb	r3, r3
 800cee0:	005b      	lsls	r3, r3, #1
 800cee2:	2103      	movs	r1, #3
 800cee4:	fa01 f303 	lsl.w	r3, r1, r3
 800cee8:	43db      	mvns	r3, r3
 800ceea:	401a      	ands	r2, r3
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	fa93 f3a3 	rbit	r3, r3
 800cef6:	61bb      	str	r3, [r7, #24]
  return result;
 800cef8:	69bb      	ldr	r3, [r7, #24]
 800cefa:	fab3 f383 	clz	r3, r3
 800cefe:	b2db      	uxtb	r3, r3
 800cf00:	005b      	lsls	r3, r3, #1
 800cf02:	6879      	ldr	r1, [r7, #4]
 800cf04:	fa01 f303 	lsl.w	r3, r1, r3
 800cf08:	431a      	orrs	r2, r3
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	601a      	str	r2, [r3, #0]
}
 800cf0e:	bf00      	nop
 800cf10:	3724      	adds	r7, #36	; 0x24
 800cf12:	46bd      	mov	sp, r7
 800cf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf18:	4770      	bx	lr

0800cf1a <LL_GPIO_SetPinOutputType>:
{
 800cf1a:	b480      	push	{r7}
 800cf1c:	b085      	sub	sp, #20
 800cf1e:	af00      	add	r7, sp, #0
 800cf20:	60f8      	str	r0, [r7, #12]
 800cf22:	60b9      	str	r1, [r7, #8]
 800cf24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	685a      	ldr	r2, [r3, #4]
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	43db      	mvns	r3, r3
 800cf2e:	401a      	ands	r2, r3
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	6879      	ldr	r1, [r7, #4]
 800cf34:	fb01 f303 	mul.w	r3, r1, r3
 800cf38:	431a      	orrs	r2, r3
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	605a      	str	r2, [r3, #4]
}
 800cf3e:	bf00      	nop
 800cf40:	3714      	adds	r7, #20
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr

0800cf4a <LL_GPIO_SetPinSpeed>:
{
 800cf4a:	b480      	push	{r7}
 800cf4c:	b089      	sub	sp, #36	; 0x24
 800cf4e:	af00      	add	r7, sp, #0
 800cf50:	60f8      	str	r0, [r7, #12]
 800cf52:	60b9      	str	r1, [r7, #8]
 800cf54:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	689a      	ldr	r2, [r3, #8]
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf5e:	697b      	ldr	r3, [r7, #20]
 800cf60:	fa93 f3a3 	rbit	r3, r3
 800cf64:	613b      	str	r3, [r7, #16]
  return result;
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	fab3 f383 	clz	r3, r3
 800cf6c:	b2db      	uxtb	r3, r3
 800cf6e:	005b      	lsls	r3, r3, #1
 800cf70:	2103      	movs	r1, #3
 800cf72:	fa01 f303 	lsl.w	r3, r1, r3
 800cf76:	43db      	mvns	r3, r3
 800cf78:	401a      	ands	r2, r3
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf7e:	69fb      	ldr	r3, [r7, #28]
 800cf80:	fa93 f3a3 	rbit	r3, r3
 800cf84:	61bb      	str	r3, [r7, #24]
  return result;
 800cf86:	69bb      	ldr	r3, [r7, #24]
 800cf88:	fab3 f383 	clz	r3, r3
 800cf8c:	b2db      	uxtb	r3, r3
 800cf8e:	005b      	lsls	r3, r3, #1
 800cf90:	6879      	ldr	r1, [r7, #4]
 800cf92:	fa01 f303 	lsl.w	r3, r1, r3
 800cf96:	431a      	orrs	r2, r3
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	609a      	str	r2, [r3, #8]
}
 800cf9c:	bf00      	nop
 800cf9e:	3724      	adds	r7, #36	; 0x24
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa6:	4770      	bx	lr

0800cfa8 <LL_GPIO_SetPinPull>:
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b089      	sub	sp, #36	; 0x24
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	60f8      	str	r0, [r7, #12]
 800cfb0:	60b9      	str	r1, [r7, #8]
 800cfb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	68da      	ldr	r2, [r3, #12]
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfbc:	697b      	ldr	r3, [r7, #20]
 800cfbe:	fa93 f3a3 	rbit	r3, r3
 800cfc2:	613b      	str	r3, [r7, #16]
  return result;
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	fab3 f383 	clz	r3, r3
 800cfca:	b2db      	uxtb	r3, r3
 800cfcc:	005b      	lsls	r3, r3, #1
 800cfce:	2103      	movs	r1, #3
 800cfd0:	fa01 f303 	lsl.w	r3, r1, r3
 800cfd4:	43db      	mvns	r3, r3
 800cfd6:	401a      	ands	r2, r3
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfdc:	69fb      	ldr	r3, [r7, #28]
 800cfde:	fa93 f3a3 	rbit	r3, r3
 800cfe2:	61bb      	str	r3, [r7, #24]
  return result;
 800cfe4:	69bb      	ldr	r3, [r7, #24]
 800cfe6:	fab3 f383 	clz	r3, r3
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	005b      	lsls	r3, r3, #1
 800cfee:	6879      	ldr	r1, [r7, #4]
 800cff0:	fa01 f303 	lsl.w	r3, r1, r3
 800cff4:	431a      	orrs	r2, r3
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	60da      	str	r2, [r3, #12]
}
 800cffa:	bf00      	nop
 800cffc:	3724      	adds	r7, #36	; 0x24
 800cffe:	46bd      	mov	sp, r7
 800d000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d004:	4770      	bx	lr

0800d006 <LL_GPIO_SetAFPin_0_7>:
{
 800d006:	b480      	push	{r7}
 800d008:	b089      	sub	sp, #36	; 0x24
 800d00a:	af00      	add	r7, sp, #0
 800d00c:	60f8      	str	r0, [r7, #12]
 800d00e:	60b9      	str	r1, [r7, #8]
 800d010:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	6a1a      	ldr	r2, [r3, #32]
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d01a:	697b      	ldr	r3, [r7, #20]
 800d01c:	fa93 f3a3 	rbit	r3, r3
 800d020:	613b      	str	r3, [r7, #16]
  return result;
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	fab3 f383 	clz	r3, r3
 800d028:	b2db      	uxtb	r3, r3
 800d02a:	009b      	lsls	r3, r3, #2
 800d02c:	210f      	movs	r1, #15
 800d02e:	fa01 f303 	lsl.w	r3, r1, r3
 800d032:	43db      	mvns	r3, r3
 800d034:	401a      	ands	r2, r3
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d03a:	69fb      	ldr	r3, [r7, #28]
 800d03c:	fa93 f3a3 	rbit	r3, r3
 800d040:	61bb      	str	r3, [r7, #24]
  return result;
 800d042:	69bb      	ldr	r3, [r7, #24]
 800d044:	fab3 f383 	clz	r3, r3
 800d048:	b2db      	uxtb	r3, r3
 800d04a:	009b      	lsls	r3, r3, #2
 800d04c:	6879      	ldr	r1, [r7, #4]
 800d04e:	fa01 f303 	lsl.w	r3, r1, r3
 800d052:	431a      	orrs	r2, r3
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	621a      	str	r2, [r3, #32]
}
 800d058:	bf00      	nop
 800d05a:	3724      	adds	r7, #36	; 0x24
 800d05c:	46bd      	mov	sp, r7
 800d05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d062:	4770      	bx	lr

0800d064 <LL_GPIO_SetAFPin_8_15>:
{
 800d064:	b480      	push	{r7}
 800d066:	b089      	sub	sp, #36	; 0x24
 800d068:	af00      	add	r7, sp, #0
 800d06a:	60f8      	str	r0, [r7, #12]
 800d06c:	60b9      	str	r1, [r7, #8]
 800d06e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	0a1b      	lsrs	r3, r3, #8
 800d078:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	fa93 f3a3 	rbit	r3, r3
 800d080:	613b      	str	r3, [r7, #16]
  return result;
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	fab3 f383 	clz	r3, r3
 800d088:	b2db      	uxtb	r3, r3
 800d08a:	009b      	lsls	r3, r3, #2
 800d08c:	210f      	movs	r1, #15
 800d08e:	fa01 f303 	lsl.w	r3, r1, r3
 800d092:	43db      	mvns	r3, r3
 800d094:	401a      	ands	r2, r3
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	0a1b      	lsrs	r3, r3, #8
 800d09a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d09c:	69fb      	ldr	r3, [r7, #28]
 800d09e:	fa93 f3a3 	rbit	r3, r3
 800d0a2:	61bb      	str	r3, [r7, #24]
  return result;
 800d0a4:	69bb      	ldr	r3, [r7, #24]
 800d0a6:	fab3 f383 	clz	r3, r3
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	009b      	lsls	r3, r3, #2
 800d0ae:	6879      	ldr	r1, [r7, #4]
 800d0b0:	fa01 f303 	lsl.w	r3, r1, r3
 800d0b4:	431a      	orrs	r2, r3
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	625a      	str	r2, [r3, #36]	; 0x24
}
 800d0ba:	bf00      	nop
 800d0bc:	3724      	adds	r7, #36	; 0x24
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c4:	4770      	bx	lr

0800d0c6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d0c6:	b580      	push	{r7, lr}
 800d0c8:	b086      	sub	sp, #24
 800d0ca:	af00      	add	r7, sp, #0
 800d0cc:	6078      	str	r0, [r7, #4]
 800d0ce:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	fa93 f3a3 	rbit	r3, r3
 800d0dc:	60bb      	str	r3, [r7, #8]
  return result;
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	fab3 f383 	clz	r3, r3
 800d0e4:	b2db      	uxtb	r3, r3
 800d0e6:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d0e8:	e040      	b.n	800d16c <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	2101      	movs	r1, #1
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	fa01 f303 	lsl.w	r3, r1, r3
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d032      	beq.n	800d166 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	685b      	ldr	r3, [r3, #4]
 800d104:	461a      	mov	r2, r3
 800d106:	6939      	ldr	r1, [r7, #16]
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f7ff fed7 	bl	800cebc <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	685b      	ldr	r3, [r3, #4]
 800d112:	2b01      	cmp	r3, #1
 800d114:	d003      	beq.n	800d11e <LL_GPIO_Init+0x58>
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	685b      	ldr	r3, [r3, #4]
 800d11a:	2b02      	cmp	r3, #2
 800d11c:	d106      	bne.n	800d12c <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	689b      	ldr	r3, [r3, #8]
 800d122:	461a      	mov	r2, r3
 800d124:	6939      	ldr	r1, [r7, #16]
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f7ff ff0f 	bl	800cf4a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	691b      	ldr	r3, [r3, #16]
 800d130:	461a      	mov	r2, r3
 800d132:	6939      	ldr	r1, [r7, #16]
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f7ff ff37 	bl	800cfa8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	2b02      	cmp	r3, #2
 800d140:	d111      	bne.n	800d166 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	2bff      	cmp	r3, #255	; 0xff
 800d146:	d807      	bhi.n	800d158 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	695b      	ldr	r3, [r3, #20]
 800d14c:	461a      	mov	r2, r3
 800d14e:	6939      	ldr	r1, [r7, #16]
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f7ff ff58 	bl	800d006 <LL_GPIO_SetAFPin_0_7>
 800d156:	e006      	b.n	800d166 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	695b      	ldr	r3, [r3, #20]
 800d15c:	461a      	mov	r2, r3
 800d15e:	6939      	ldr	r1, [r7, #16]
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f7ff ff7f 	bl	800d064 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800d166:	697b      	ldr	r3, [r7, #20]
 800d168:	3301      	adds	r3, #1
 800d16a:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	681a      	ldr	r2, [r3, #0]
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	fa22 f303 	lsr.w	r3, r2, r3
 800d176:	2b00      	cmp	r3, #0
 800d178:	d1b7      	bne.n	800d0ea <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	685b      	ldr	r3, [r3, #4]
 800d17e:	2b01      	cmp	r3, #1
 800d180:	d003      	beq.n	800d18a <LL_GPIO_Init+0xc4>
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	685b      	ldr	r3, [r3, #4]
 800d186:	2b02      	cmp	r3, #2
 800d188:	d107      	bne.n	800d19a <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	6819      	ldr	r1, [r3, #0]
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	68db      	ldr	r3, [r3, #12]
 800d192:	461a      	mov	r2, r3
 800d194:	6878      	ldr	r0, [r7, #4]
 800d196:	f7ff fec0 	bl	800cf1a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800d19a:	2300      	movs	r3, #0
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	3718      	adds	r7, #24
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}

0800d1a4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800d1a4:	b590      	push	{r4, r7, lr}
 800d1a6:	b087      	sub	sp, #28
 800d1a8:	af02      	add	r7, sp, #8
 800d1aa:	4604      	mov	r4, r0
 800d1ac:	4608      	mov	r0, r1
 800d1ae:	4611      	mov	r1, r2
 800d1b0:	461a      	mov	r2, r3
 800d1b2:	4623      	mov	r3, r4
 800d1b4:	80fb      	strh	r3, [r7, #6]
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	80bb      	strh	r3, [r7, #4]
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	807b      	strh	r3, [r7, #2]
 800d1be:	4613      	mov	r3, r2
 800d1c0:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800d1c6:	7bfa      	ldrb	r2, [r7, #15]
 800d1c8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d93a      	bls.n	800d246 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800d1d0:	88ba      	ldrh	r2, [r7, #4]
 800d1d2:	7bfb      	ldrb	r3, [r7, #15]
 800d1d4:	441a      	add	r2, r3
 800d1d6:	88b9      	ldrh	r1, [r7, #4]
 800d1d8:	883b      	ldrh	r3, [r7, #0]
 800d1da:	4419      	add	r1, r3
 800d1dc:	7bfb      	ldrb	r3, [r7, #15]
 800d1de:	1acb      	subs	r3, r1, r3
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	f000 8090 	beq.w	800d306 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800d1e6:	88fa      	ldrh	r2, [r7, #6]
 800d1e8:	7bfb      	ldrb	r3, [r7, #15]
 800d1ea:	441a      	add	r2, r3
 800d1ec:	88f9      	ldrh	r1, [r7, #6]
 800d1ee:	887b      	ldrh	r3, [r7, #2]
 800d1f0:	4419      	add	r1, r3
 800d1f2:	7bfb      	ldrb	r3, [r7, #15]
 800d1f4:	1acb      	subs	r3, r1, r3
 800d1f6:	429a      	cmp	r2, r3
 800d1f8:	f000 8085 	beq.w	800d306 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800d1fc:	7bfb      	ldrb	r3, [r7, #15]
 800d1fe:	b29a      	uxth	r2, r3
 800d200:	88fb      	ldrh	r3, [r7, #6]
 800d202:	4413      	add	r3, r2
 800d204:	b298      	uxth	r0, r3
 800d206:	7bfb      	ldrb	r3, [r7, #15]
 800d208:	b29a      	uxth	r2, r3
 800d20a:	88bb      	ldrh	r3, [r7, #4]
 800d20c:	4413      	add	r3, r2
 800d20e:	b299      	uxth	r1, r3
 800d210:	7bfb      	ldrb	r3, [r7, #15]
 800d212:	b29b      	uxth	r3, r3
 800d214:	005b      	lsls	r3, r3, #1
 800d216:	b29b      	uxth	r3, r3
 800d218:	887a      	ldrh	r2, [r7, #2]
 800d21a:	1ad3      	subs	r3, r2, r3
 800d21c:	b29b      	uxth	r3, r3
 800d21e:	3301      	adds	r3, #1
 800d220:	b29c      	uxth	r4, r3
 800d222:	7bfb      	ldrb	r3, [r7, #15]
 800d224:	b29b      	uxth	r3, r3
 800d226:	005b      	lsls	r3, r3, #1
 800d228:	b29b      	uxth	r3, r3
 800d22a:	883a      	ldrh	r2, [r7, #0]
 800d22c:	1ad3      	subs	r3, r2, r3
 800d22e:	b29b      	uxth	r3, r3
 800d230:	3301      	adds	r3, #1
 800d232:	b29a      	uxth	r2, r3
 800d234:	2304      	movs	r3, #4
 800d236:	9301      	str	r3, [sp, #4]
 800d238:	8c3b      	ldrh	r3, [r7, #32]
 800d23a:	9300      	str	r3, [sp, #0]
 800d23c:	4613      	mov	r3, r2
 800d23e:	4622      	mov	r2, r4
 800d240:	f000 fcd6 	bl	800dbf0 <ILI9341_Draw_Rectangle>
				goto finish;
 800d244:	e060      	b.n	800d308 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800d246:	7bfb      	ldrb	r3, [r7, #15]
 800d248:	b29a      	uxth	r2, r3
 800d24a:	88fb      	ldrh	r3, [r7, #6]
 800d24c:	4413      	add	r3, r2
 800d24e:	b298      	uxth	r0, r3
 800d250:	7bfb      	ldrb	r3, [r7, #15]
 800d252:	b29a      	uxth	r2, r3
 800d254:	88bb      	ldrh	r3, [r7, #4]
 800d256:	4413      	add	r3, r2
 800d258:	b299      	uxth	r1, r3
 800d25a:	7bfb      	ldrb	r3, [r7, #15]
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	005b      	lsls	r3, r3, #1
 800d260:	b29b      	uxth	r3, r3
 800d262:	887a      	ldrh	r2, [r7, #2]
 800d264:	1ad3      	subs	r3, r2, r3
 800d266:	b29a      	uxth	r2, r3
 800d268:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d26c:	b29b      	uxth	r3, r3
 800d26e:	f000 fa81 	bl	800d774 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800d272:	7bfb      	ldrb	r3, [r7, #15]
 800d274:	b29a      	uxth	r2, r3
 800d276:	88fb      	ldrh	r3, [r7, #6]
 800d278:	4413      	add	r3, r2
 800d27a:	b298      	uxth	r0, r3
										(y + h) - b,
 800d27c:	88ba      	ldrh	r2, [r7, #4]
 800d27e:	883b      	ldrh	r3, [r7, #0]
 800d280:	4413      	add	r3, r2
 800d282:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800d284:	7bfb      	ldrb	r3, [r7, #15]
 800d286:	b29b      	uxth	r3, r3
 800d288:	1ad3      	subs	r3, r2, r3
 800d28a:	b299      	uxth	r1, r3
 800d28c:	7bfb      	ldrb	r3, [r7, #15]
 800d28e:	b29b      	uxth	r3, r3
 800d290:	887a      	ldrh	r2, [r7, #2]
 800d292:	1ad3      	subs	r3, r2, r3
 800d294:	b29a      	uxth	r2, r3
 800d296:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	f000 fa6a 	bl	800d774 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800d2a0:	7bfb      	ldrb	r3, [r7, #15]
 800d2a2:	b29a      	uxth	r2, r3
 800d2a4:	88fb      	ldrh	r3, [r7, #6]
 800d2a6:	4413      	add	r3, r2
 800d2a8:	b298      	uxth	r0, r3
 800d2aa:	7bfb      	ldrb	r3, [r7, #15]
 800d2ac:	b29a      	uxth	r2, r3
 800d2ae:	88bb      	ldrh	r3, [r7, #4]
 800d2b0:	4413      	add	r3, r2
 800d2b2:	b299      	uxth	r1, r3
 800d2b4:	7bfb      	ldrb	r3, [r7, #15]
 800d2b6:	b29b      	uxth	r3, r3
 800d2b8:	005b      	lsls	r3, r3, #1
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	883a      	ldrh	r2, [r7, #0]
 800d2be:	1ad3      	subs	r3, r2, r3
 800d2c0:	b29a      	uxth	r2, r3
 800d2c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d2c6:	b29b      	uxth	r3, r3
 800d2c8:	f000 fa9c 	bl	800d804 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800d2cc:	88fa      	ldrh	r2, [r7, #6]
 800d2ce:	887b      	ldrh	r3, [r7, #2]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	7bfb      	ldrb	r3, [r7, #15]
 800d2d6:	b29b      	uxth	r3, r3
 800d2d8:	1ad3      	subs	r3, r2, r3
 800d2da:	b298      	uxth	r0, r3
 800d2dc:	7bfb      	ldrb	r3, [r7, #15]
 800d2de:	b29a      	uxth	r2, r3
 800d2e0:	88bb      	ldrh	r3, [r7, #4]
 800d2e2:	4413      	add	r3, r2
 800d2e4:	b299      	uxth	r1, r3
 800d2e6:	7bfb      	ldrb	r3, [r7, #15]
 800d2e8:	b29b      	uxth	r3, r3
 800d2ea:	005b      	lsls	r3, r3, #1
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	883a      	ldrh	r2, [r7, #0]
 800d2f0:	1ad3      	subs	r3, r2, r3
 800d2f2:	b29a      	uxth	r2, r3
 800d2f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d2f8:	b29b      	uxth	r3, r3
 800d2fa:	f000 fa83 	bl	800d804 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800d2fe:	7bfb      	ldrb	r3, [r7, #15]
 800d300:	3301      	adds	r3, #1
 800d302:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800d304:	e75f      	b.n	800d1c6 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800d306:	bf00      	nop
	// done
	return;
 800d308:	bf00      	nop
}
 800d30a:	3714      	adds	r7, #20
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd90      	pop	{r4, r7, pc}

0800d310 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800d310:	b590      	push	{r4, r7, lr}
 800d312:	b089      	sub	sp, #36	; 0x24
 800d314:	af02      	add	r7, sp, #8
 800d316:	4604      	mov	r4, r0
 800d318:	4608      	mov	r0, r1
 800d31a:	4611      	mov	r1, r2
 800d31c:	461a      	mov	r2, r3
 800d31e:	4623      	mov	r3, r4
 800d320:	71fb      	strb	r3, [r7, #7]
 800d322:	4603      	mov	r3, r0
 800d324:	80bb      	strh	r3, [r7, #4]
 800d326:	460b      	mov	r3, r1
 800d328:	807b      	strh	r3, [r7, #2]
 800d32a:	4613      	mov	r3, r2
 800d32c:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800d32e:	79fb      	ldrb	r3, [r7, #7]
 800d330:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800d332:	7dfb      	ldrb	r3, [r7, #23]
 800d334:	2b1f      	cmp	r3, #31
 800d336:	d802      	bhi.n	800d33e <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800d338:	2300      	movs	r3, #0
 800d33a:	71fb      	strb	r3, [r7, #7]
 800d33c:	e002      	b.n	800d344 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800d33e:	7dfb      	ldrb	r3, [r7, #23]
 800d340:	3b20      	subs	r3, #32
 800d342:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800d344:	2300      	movs	r3, #0
 800d346:	753b      	strb	r3, [r7, #20]
 800d348:	e012      	b.n	800d370 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800d34a:	7dfa      	ldrb	r2, [r7, #23]
 800d34c:	7d38      	ldrb	r0, [r7, #20]
 800d34e:	7d39      	ldrb	r1, [r7, #20]
 800d350:	4c48      	ldr	r4, [pc, #288]	; (800d474 <ILI9341_Draw_Char+0x164>)
 800d352:	4613      	mov	r3, r2
 800d354:	005b      	lsls	r3, r3, #1
 800d356:	4413      	add	r3, r2
 800d358:	005b      	lsls	r3, r3, #1
 800d35a:	4423      	add	r3, r4
 800d35c:	4403      	add	r3, r0
 800d35e:	781a      	ldrb	r2, [r3, #0]
 800d360:	f107 0318 	add.w	r3, r7, #24
 800d364:	440b      	add	r3, r1
 800d366:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800d36a:	7d3b      	ldrb	r3, [r7, #20]
 800d36c:	3301      	adds	r3, #1
 800d36e:	753b      	strb	r3, [r7, #20]
 800d370:	7d3b      	ldrb	r3, [r7, #20]
 800d372:	2b05      	cmp	r3, #5
 800d374:	d9e9      	bls.n	800d34a <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800d376:	2300      	movs	r3, #0
 800d378:	757b      	strb	r3, [r7, #21]
 800d37a:	e074      	b.n	800d466 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800d37c:	2300      	movs	r3, #0
 800d37e:	75bb      	strb	r3, [r7, #22]
 800d380:	e06b      	b.n	800d45a <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800d382:	7d7b      	ldrb	r3, [r7, #21]
 800d384:	f107 0218 	add.w	r2, r7, #24
 800d388:	4413      	add	r3, r2
 800d38a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d38e:	461a      	mov	r2, r3
 800d390:	7dbb      	ldrb	r3, [r7, #22]
 800d392:	fa42 f303 	asr.w	r3, r2, r3
 800d396:	f003 0301 	and.w	r3, r3, #1
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d02d      	beq.n	800d3fa <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800d39e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d3a0:	2b01      	cmp	r3, #1
 800d3a2:	d10e      	bne.n	800d3c2 <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800d3a4:	7d7b      	ldrb	r3, [r7, #21]
 800d3a6:	b29a      	uxth	r2, r3
 800d3a8:	88bb      	ldrh	r3, [r7, #4]
 800d3aa:	4413      	add	r3, r2
 800d3ac:	b298      	uxth	r0, r3
 800d3ae:	7dbb      	ldrb	r3, [r7, #22]
 800d3b0:	b29a      	uxth	r2, r3
 800d3b2:	887b      	ldrh	r3, [r7, #2]
 800d3b4:	4413      	add	r3, r2
 800d3b6:	b29b      	uxth	r3, r3
 800d3b8:	883a      	ldrh	r2, [r7, #0]
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	f000 fae0 	bl	800d980 <ILI9341_Draw_Pixel>
 800d3c0:	e048      	b.n	800d454 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800d3c2:	7d7b      	ldrb	r3, [r7, #21]
 800d3c4:	b29b      	uxth	r3, r3
 800d3c6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d3c8:	fb12 f303 	smulbb	r3, r2, r3
 800d3cc:	b29a      	uxth	r2, r3
 800d3ce:	88bb      	ldrh	r3, [r7, #4]
 800d3d0:	4413      	add	r3, r2
 800d3d2:	b298      	uxth	r0, r3
 800d3d4:	7dbb      	ldrb	r3, [r7, #22]
 800d3d6:	b29b      	uxth	r3, r3
 800d3d8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d3da:	fb12 f303 	smulbb	r3, r2, r3
 800d3de:	b29a      	uxth	r2, r3
 800d3e0:	887b      	ldrh	r3, [r7, #2]
 800d3e2:	4413      	add	r3, r2
 800d3e4:	b299      	uxth	r1, r3
 800d3e6:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800d3e8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	9301      	str	r3, [sp, #4]
 800d3ee:	883b      	ldrh	r3, [r7, #0]
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	4623      	mov	r3, r4
 800d3f4:	f000 fbfc 	bl	800dbf0 <ILI9341_Draw_Rectangle>
 800d3f8:	e02c      	b.n	800d454 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800d3fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d3fc:	2b01      	cmp	r3, #1
 800d3fe:	d10e      	bne.n	800d41e <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800d400:	7d7b      	ldrb	r3, [r7, #21]
 800d402:	b29a      	uxth	r2, r3
 800d404:	88bb      	ldrh	r3, [r7, #4]
 800d406:	4413      	add	r3, r2
 800d408:	b298      	uxth	r0, r3
 800d40a:	7dbb      	ldrb	r3, [r7, #22]
 800d40c:	b29a      	uxth	r2, r3
 800d40e:	887b      	ldrh	r3, [r7, #2]
 800d410:	4413      	add	r3, r2
 800d412:	b29b      	uxth	r3, r3
 800d414:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800d416:	4619      	mov	r1, r3
 800d418:	f000 fab2 	bl	800d980 <ILI9341_Draw_Pixel>
 800d41c:	e01a      	b.n	800d454 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800d41e:	7d7b      	ldrb	r3, [r7, #21]
 800d420:	b29b      	uxth	r3, r3
 800d422:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d424:	fb12 f303 	smulbb	r3, r2, r3
 800d428:	b29a      	uxth	r2, r3
 800d42a:	88bb      	ldrh	r3, [r7, #4]
 800d42c:	4413      	add	r3, r2
 800d42e:	b298      	uxth	r0, r3
 800d430:	7dbb      	ldrb	r3, [r7, #22]
 800d432:	b29b      	uxth	r3, r3
 800d434:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d436:	fb12 f303 	smulbb	r3, r2, r3
 800d43a:	b29a      	uxth	r2, r3
 800d43c:	887b      	ldrh	r3, [r7, #2]
 800d43e:	4413      	add	r3, r2
 800d440:	b299      	uxth	r1, r3
 800d442:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800d444:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d446:	2301      	movs	r3, #1
 800d448:	9301      	str	r3, [sp, #4]
 800d44a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d44c:	9300      	str	r3, [sp, #0]
 800d44e:	4623      	mov	r3, r4
 800d450:	f000 fbce 	bl	800dbf0 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800d454:	7dbb      	ldrb	r3, [r7, #22]
 800d456:	3301      	adds	r3, #1
 800d458:	75bb      	strb	r3, [r7, #22]
 800d45a:	7dbb      	ldrb	r3, [r7, #22]
 800d45c:	2b07      	cmp	r3, #7
 800d45e:	d990      	bls.n	800d382 <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800d460:	7d7b      	ldrb	r3, [r7, #21]
 800d462:	3301      	adds	r3, #1
 800d464:	757b      	strb	r3, [r7, #21]
 800d466:	7d7b      	ldrb	r3, [r7, #21]
 800d468:	2b05      	cmp	r3, #5
 800d46a:	d987      	bls.n	800d37c <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800d46c:	bf00      	nop
 800d46e:	371c      	adds	r7, #28
 800d470:	46bd      	mov	sp, r7
 800d472:	bd90      	pop	{r4, r7, pc}
 800d474:	08011d60 	.word	0x08011d60

0800d478 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800d478:	b590      	push	{r4, r7, lr}
 800d47a:	b087      	sub	sp, #28
 800d47c:	af02      	add	r7, sp, #8
 800d47e:	60f8      	str	r0, [r7, #12]
 800d480:	4608      	mov	r0, r1
 800d482:	4611      	mov	r1, r2
 800d484:	461a      	mov	r2, r3
 800d486:	4603      	mov	r3, r0
 800d488:	817b      	strh	r3, [r7, #10]
 800d48a:	460b      	mov	r3, r1
 800d48c:	813b      	strh	r3, [r7, #8]
 800d48e:	4613      	mov	r3, r2
 800d490:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800d492:	e016      	b.n	800d4c2 <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	1c5a      	adds	r2, r3, #1
 800d498:	60fa      	str	r2, [r7, #12]
 800d49a:	7818      	ldrb	r0, [r3, #0]
 800d49c:	88fc      	ldrh	r4, [r7, #6]
 800d49e:	893a      	ldrh	r2, [r7, #8]
 800d4a0:	8979      	ldrh	r1, [r7, #10]
 800d4a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4a4:	9301      	str	r3, [sp, #4]
 800d4a6:	8c3b      	ldrh	r3, [r7, #32]
 800d4a8:	9300      	str	r3, [sp, #0]
 800d4aa:	4623      	mov	r3, r4
 800d4ac:	f7ff ff30 	bl	800d310 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800d4b0:	8c3b      	ldrh	r3, [r7, #32]
 800d4b2:	461a      	mov	r2, r3
 800d4b4:	0052      	lsls	r2, r2, #1
 800d4b6:	4413      	add	r3, r2
 800d4b8:	005b      	lsls	r3, r3, #1
 800d4ba:	b29a      	uxth	r2, r3
 800d4bc:	897b      	ldrh	r3, [r7, #10]
 800d4be:	4413      	add	r3, r2
 800d4c0:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	781b      	ldrb	r3, [r3, #0]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d1e4      	bne.n	800d494 <ILI9341_Draw_Text+0x1c>
    }


}
 800d4ca:	bf00      	nop
 800d4cc:	3714      	adds	r7, #20
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd90      	pop	{r4, r7, pc}
	...

0800d4d4 <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b084      	sub	sp, #16
 800d4d8:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800d4de:	2300      	movs	r3, #0
 800d4e0:	80fb      	strh	r3, [r7, #6]
 800d4e2:	e010      	b.n	800d506 <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800d4e4:	88fb      	ldrh	r3, [r7, #6]
 800d4e6:	4a0c      	ldr	r2, [pc, #48]	; (800d518 <ILI9341_FillScreenGradient+0x44>)
 800d4e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d4ec:	b29b      	uxth	r3, r3
 800d4ee:	88b9      	ldrh	r1, [r7, #4]
 800d4f0:	88f8      	ldrh	r0, [r7, #6]
 800d4f2:	2204      	movs	r2, #4
 800d4f4:	9201      	str	r2, [sp, #4]
 800d4f6:	9300      	str	r3, [sp, #0]
 800d4f8:	23f0      	movs	r3, #240	; 0xf0
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	f000 fb78 	bl	800dbf0 <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800d500:	88fb      	ldrh	r3, [r7, #6]
 800d502:	3301      	adds	r3, #1
 800d504:	80fb      	strh	r3, [r7, #6]
 800d506:	88fb      	ldrh	r3, [r7, #6]
 800d508:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800d50c:	d9ea      	bls.n	800d4e4 <ILI9341_FillScreenGradient+0x10>

	}
}
 800d50e:	bf00      	nop
 800d510:	3708      	adds	r7, #8
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	20000cbc 	.word	0x20000cbc

0800d51c <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800d520:	f000 fc3a 	bl	800dd98 <_LCD_Enable>
	ILI9341_SPI_Init();
 800d524:	f000 f908 	bl	800d738 <ILI9341_SPI_Init>
	_LCD_Reset();
 800d528:	f000 fc46 	bl	800ddb8 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800d52c:	2001      	movs	r0, #1
 800d52e:	f000 fd11 	bl	800df54 <_LCD_SendCommand>
	HAL_Delay(2000);
 800d532:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800d536:	f7fa fdf7 	bl	8008128 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800d53a:	20cb      	movs	r0, #203	; 0xcb
 800d53c:	f000 fd0a 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800d540:	2039      	movs	r0, #57	; 0x39
 800d542:	f000 fd39 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800d546:	202c      	movs	r0, #44	; 0x2c
 800d548:	f000 fd36 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x00);
 800d54c:	2000      	movs	r0, #0
 800d54e:	f000 fd33 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x34);
 800d552:	2034      	movs	r0, #52	; 0x34
 800d554:	f000 fd30 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x02);
 800d558:	2002      	movs	r0, #2
 800d55a:	f000 fd2d 	bl	800dfb8 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800d55e:	20cf      	movs	r0, #207	; 0xcf
 800d560:	f000 fcf8 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d564:	2000      	movs	r0, #0
 800d566:	f000 fd27 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800d56a:	20c1      	movs	r0, #193	; 0xc1
 800d56c:	f000 fd24 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x30);
 800d570:	2030      	movs	r0, #48	; 0x30
 800d572:	f000 fd21 	bl	800dfb8 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800d576:	20e8      	movs	r0, #232	; 0xe8
 800d578:	f000 fcec 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800d57c:	2085      	movs	r0, #133	; 0x85
 800d57e:	f000 fd1b 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x00);
 800d582:	2000      	movs	r0, #0
 800d584:	f000 fd18 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x78);
 800d588:	2078      	movs	r0, #120	; 0x78
 800d58a:	f000 fd15 	bl	800dfb8 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800d58e:	20ea      	movs	r0, #234	; 0xea
 800d590:	f000 fce0 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d594:	2000      	movs	r0, #0
 800d596:	f000 fd0f 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x00);
 800d59a:	2000      	movs	r0, #0
 800d59c:	f000 fd0c 	bl	800dfb8 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800d5a0:	20ed      	movs	r0, #237	; 0xed
 800d5a2:	f000 fcd7 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800d5a6:	2064      	movs	r0, #100	; 0x64
 800d5a8:	f000 fd06 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d5ac:	2003      	movs	r0, #3
 800d5ae:	f000 fd03 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x12);
 800d5b2:	2012      	movs	r0, #18
 800d5b4:	f000 fd00 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x81);
 800d5b8:	2081      	movs	r0, #129	; 0x81
 800d5ba:	f000 fcfd 	bl	800dfb8 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800d5be:	20f7      	movs	r0, #247	; 0xf7
 800d5c0:	f000 fcc8 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800d5c4:	2020      	movs	r0, #32
 800d5c6:	f000 fcf7 	bl	800dfb8 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800d5ca:	20c0      	movs	r0, #192	; 0xc0
 800d5cc:	f000 fcc2 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800d5d0:	2023      	movs	r0, #35	; 0x23
 800d5d2:	f000 fcf1 	bl	800dfb8 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800d5d6:	20c1      	movs	r0, #193	; 0xc1
 800d5d8:	f000 fcbc 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800d5dc:	2010      	movs	r0, #16
 800d5de:	f000 fceb 	bl	800dfb8 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800d5e2:	20c5      	movs	r0, #197	; 0xc5
 800d5e4:	f000 fcb6 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800d5e8:	203e      	movs	r0, #62	; 0x3e
 800d5ea:	f000 fce5 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x28);
 800d5ee:	2028      	movs	r0, #40	; 0x28
 800d5f0:	f000 fce2 	bl	800dfb8 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800d5f4:	20c7      	movs	r0, #199	; 0xc7
 800d5f6:	f000 fcad 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800d5fa:	2086      	movs	r0, #134	; 0x86
 800d5fc:	f000 fcdc 	bl	800dfb8 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800d600:	2036      	movs	r0, #54	; 0x36
 800d602:	f000 fca7 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800d606:	2048      	movs	r0, #72	; 0x48
 800d608:	f000 fcd6 	bl	800dfb8 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800d60c:	203a      	movs	r0, #58	; 0x3a
 800d60e:	f000 fca1 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800d612:	2055      	movs	r0, #85	; 0x55
 800d614:	f000 fcd0 	bl	800dfb8 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800d618:	20b1      	movs	r0, #177	; 0xb1
 800d61a:	f000 fc9b 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d61e:	2000      	movs	r0, #0
 800d620:	f000 fcca 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x18);
 800d624:	2018      	movs	r0, #24
 800d626:	f000 fcc7 	bl	800dfb8 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800d62a:	20b6      	movs	r0, #182	; 0xb6
 800d62c:	f000 fc92 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800d630:	2008      	movs	r0, #8
 800d632:	f000 fcc1 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x82);
 800d636:	2082      	movs	r0, #130	; 0x82
 800d638:	f000 fcbe 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x27);
 800d63c:	2027      	movs	r0, #39	; 0x27
 800d63e:	f000 fcbb 	bl	800dfb8 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800d642:	20f2      	movs	r0, #242	; 0xf2
 800d644:	f000 fc86 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d648:	2000      	movs	r0, #0
 800d64a:	f000 fcb5 	bl	800dfb8 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800d64e:	2026      	movs	r0, #38	; 0x26
 800d650:	f000 fc80 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800d654:	2001      	movs	r0, #1
 800d656:	f000 fcaf 	bl	800dfb8 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800d65a:	20e0      	movs	r0, #224	; 0xe0
 800d65c:	f000 fc7a 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800d660:	200f      	movs	r0, #15
 800d662:	f000 fca9 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d666:	2031      	movs	r0, #49	; 0x31
 800d668:	f000 fca6 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800d66c:	202b      	movs	r0, #43	; 0x2b
 800d66e:	f000 fca3 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800d672:	200c      	movs	r0, #12
 800d674:	f000 fca0 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d678:	200e      	movs	r0, #14
 800d67a:	f000 fc9d 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x08);
 800d67e:	2008      	movs	r0, #8
 800d680:	f000 fc9a 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800d684:	204e      	movs	r0, #78	; 0x4e
 800d686:	f000 fc97 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800d68a:	20f1      	movs	r0, #241	; 0xf1
 800d68c:	f000 fc94 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x37);
 800d690:	2037      	movs	r0, #55	; 0x37
 800d692:	f000 fc91 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x07);
 800d696:	2007      	movs	r0, #7
 800d698:	f000 fc8e 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x10);
 800d69c:	2010      	movs	r0, #16
 800d69e:	f000 fc8b 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d6a2:	2003      	movs	r0, #3
 800d6a4:	f000 fc88 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d6a8:	200e      	movs	r0, #14
 800d6aa:	f000 fc85 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x09);
 800d6ae:	2009      	movs	r0, #9
 800d6b0:	f000 fc82 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x00);
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	f000 fc7f 	bl	800dfb8 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800d6ba:	20e1      	movs	r0, #225	; 0xe1
 800d6bc:	f000 fc4a 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	f000 fc79 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d6c6:	200e      	movs	r0, #14
 800d6c8:	f000 fc76 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x14);
 800d6cc:	2014      	movs	r0, #20
 800d6ce:	f000 fc73 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d6d2:	2003      	movs	r0, #3
 800d6d4:	f000 fc70 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x11);
 800d6d8:	2011      	movs	r0, #17
 800d6da:	f000 fc6d 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x07);
 800d6de:	2007      	movs	r0, #7
 800d6e0:	f000 fc6a 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d6e4:	2031      	movs	r0, #49	; 0x31
 800d6e6:	f000 fc67 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800d6ea:	20c1      	movs	r0, #193	; 0xc1
 800d6ec:	f000 fc64 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x48);
 800d6f0:	2048      	movs	r0, #72	; 0x48
 800d6f2:	f000 fc61 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x08);
 800d6f6:	2008      	movs	r0, #8
 800d6f8:	f000 fc5e 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800d6fc:	200f      	movs	r0, #15
 800d6fe:	f000 fc5b 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800d702:	200c      	movs	r0, #12
 800d704:	f000 fc58 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d708:	2031      	movs	r0, #49	; 0x31
 800d70a:	f000 fc55 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x36);
 800d70e:	2036      	movs	r0, #54	; 0x36
 800d710:	f000 fc52 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800d714:	200f      	movs	r0, #15
 800d716:	f000 fc4f 	bl	800dfb8 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800d71a:	2011      	movs	r0, #17
 800d71c:	f000 fc1a 	bl	800df54 <_LCD_SendCommand>
	HAL_Delay(240);
 800d720:	20f0      	movs	r0, #240	; 0xf0
 800d722:	f7fa fd01 	bl	8008128 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800d726:	2029      	movs	r0, #41	; 0x29
 800d728:	f000 fc14 	bl	800df54 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800d72c:	2000      	movs	r0, #0
 800d72e:	f000 fae5 	bl	800dcfc <ILI9341_Set_Rotation>
}
 800d732:	bf00      	nop
 800d734:	bd80      	pop	{r7, pc}
	...

0800d738 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800d738:	b480      	push	{r7}
 800d73a:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d73c:	4b0b      	ldr	r3, [pc, #44]	; (800d76c <ILI9341_SPI_Init+0x34>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d744:	2b40      	cmp	r3, #64	; 0x40
 800d746:	d005      	beq.n	800d754 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800d748:	4b08      	ldr	r3, [pc, #32]	; (800d76c <ILI9341_SPI_Init+0x34>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	4a07      	ldr	r2, [pc, #28]	; (800d76c <ILI9341_SPI_Init+0x34>)
 800d74e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d752:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d754:	4b06      	ldr	r3, [pc, #24]	; (800d770 <ILI9341_SPI_Init+0x38>)
 800d756:	695b      	ldr	r3, [r3, #20]
 800d758:	4a05      	ldr	r2, [pc, #20]	; (800d770 <ILI9341_SPI_Init+0x38>)
 800d75a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d75e:	6153      	str	r3, [r2, #20]
}
 800d760:	bf00      	nop
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop
 800d76c:	40003c00 	.word	0x40003c00
 800d770:	48000400 	.word	0x48000400

0800d774 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800d774:	b590      	push	{r4, r7, lr}
 800d776:	b085      	sub	sp, #20
 800d778:	af02      	add	r7, sp, #8
 800d77a:	4604      	mov	r4, r0
 800d77c:	4608      	mov	r0, r1
 800d77e:	4611      	mov	r1, r2
 800d780:	461a      	mov	r2, r3
 800d782:	4623      	mov	r3, r4
 800d784:	80fb      	strh	r3, [r7, #6]
 800d786:	4603      	mov	r3, r0
 800d788:	80bb      	strh	r3, [r7, #4]
 800d78a:	460b      	mov	r3, r1
 800d78c:	807b      	strh	r3, [r7, #2]
 800d78e:	4613      	mov	r3, r2
 800d790:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d792:	4b1a      	ldr	r3, [pc, #104]	; (800d7fc <ILI9341_Draw_Horizontal_Line+0x88>)
 800d794:	881b      	ldrh	r3, [r3, #0]
 800d796:	b29b      	uxth	r3, r3
 800d798:	88fa      	ldrh	r2, [r7, #6]
 800d79a:	429a      	cmp	r2, r3
 800d79c:	d229      	bcs.n	800d7f2 <ILI9341_Draw_Horizontal_Line+0x7e>
 800d79e:	4b18      	ldr	r3, [pc, #96]	; (800d800 <ILI9341_Draw_Horizontal_Line+0x8c>)
 800d7a0:	881b      	ldrh	r3, [r3, #0]
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	88ba      	ldrh	r2, [r7, #4]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d223      	bcs.n	800d7f2 <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800d7aa:	88fa      	ldrh	r2, [r7, #6]
 800d7ac:	887b      	ldrh	r3, [r7, #2]
 800d7ae:	4413      	add	r3, r2
 800d7b0:	3b01      	subs	r3, #1
 800d7b2:	4a12      	ldr	r2, [pc, #72]	; (800d7fc <ILI9341_Draw_Horizontal_Line+0x88>)
 800d7b4:	8812      	ldrh	r2, [r2, #0]
 800d7b6:	b292      	uxth	r2, r2
 800d7b8:	4293      	cmp	r3, r2
 800d7ba:	db05      	blt.n	800d7c8 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800d7bc:	4b0f      	ldr	r3, [pc, #60]	; (800d7fc <ILI9341_Draw_Horizontal_Line+0x88>)
 800d7be:	881b      	ldrh	r3, [r3, #0]
 800d7c0:	b29a      	uxth	r2, r3
 800d7c2:	88fb      	ldrh	r3, [r7, #6]
 800d7c4:	1ad3      	subs	r3, r2, r3
 800d7c6:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800d7c8:	88fa      	ldrh	r2, [r7, #6]
 800d7ca:	887b      	ldrh	r3, [r7, #2]
 800d7cc:	4413      	add	r3, r2
 800d7ce:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d7d0:	3b01      	subs	r3, #1
 800d7d2:	b29a      	uxth	r2, r3
 800d7d4:	88bb      	ldrh	r3, [r7, #4]
 800d7d6:	88b9      	ldrh	r1, [r7, #4]
 800d7d8:	88f8      	ldrh	r0, [r7, #6]
 800d7da:	f000 f85b 	bl	800d894 <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800d7de:	887c      	ldrh	r4, [r7, #2]
 800d7e0:	883a      	ldrh	r2, [r7, #0]
 800d7e2:	88b9      	ldrh	r1, [r7, #4]
 800d7e4:	88f8      	ldrh	r0, [r7, #6]
 800d7e6:	2303      	movs	r3, #3
 800d7e8:	9300      	str	r3, [sp, #0]
 800d7ea:	4623      	mov	r3, r4
 800d7ec:	f000 fb02 	bl	800ddf4 <_LCD_Write_Frame>
 800d7f0:	e000      	b.n	800d7f4 <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d7f2:	bf00      	nop
}
 800d7f4:	370c      	adds	r7, #12
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd90      	pop	{r4, r7, pc}
 800d7fa:	bf00      	nop
 800d7fc:	20000cb6 	.word	0x20000cb6
 800d800:	20000cb4 	.word	0x20000cb4

0800d804 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800d804:	b590      	push	{r4, r7, lr}
 800d806:	b085      	sub	sp, #20
 800d808:	af02      	add	r7, sp, #8
 800d80a:	4604      	mov	r4, r0
 800d80c:	4608      	mov	r0, r1
 800d80e:	4611      	mov	r1, r2
 800d810:	461a      	mov	r2, r3
 800d812:	4623      	mov	r3, r4
 800d814:	80fb      	strh	r3, [r7, #6]
 800d816:	4603      	mov	r3, r0
 800d818:	80bb      	strh	r3, [r7, #4]
 800d81a:	460b      	mov	r3, r1
 800d81c:	807b      	strh	r3, [r7, #2]
 800d81e:	4613      	mov	r3, r2
 800d820:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800d822:	4b1a      	ldr	r3, [pc, #104]	; (800d88c <ILI9341_Draw_Vertical_Line+0x88>)
 800d824:	881b      	ldrh	r3, [r3, #0]
 800d826:	b29b      	uxth	r3, r3
 800d828:	88fa      	ldrh	r2, [r7, #6]
 800d82a:	429a      	cmp	r2, r3
 800d82c:	d229      	bcs.n	800d882 <ILI9341_Draw_Vertical_Line+0x7e>
 800d82e:	4b18      	ldr	r3, [pc, #96]	; (800d890 <ILI9341_Draw_Vertical_Line+0x8c>)
 800d830:	881b      	ldrh	r3, [r3, #0]
 800d832:	b29b      	uxth	r3, r3
 800d834:	88ba      	ldrh	r2, [r7, #4]
 800d836:	429a      	cmp	r2, r3
 800d838:	d223      	bcs.n	800d882 <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800d83a:	88ba      	ldrh	r2, [r7, #4]
 800d83c:	887b      	ldrh	r3, [r7, #2]
 800d83e:	4413      	add	r3, r2
 800d840:	3b01      	subs	r3, #1
 800d842:	4a13      	ldr	r2, [pc, #76]	; (800d890 <ILI9341_Draw_Vertical_Line+0x8c>)
 800d844:	8812      	ldrh	r2, [r2, #0]
 800d846:	b292      	uxth	r2, r2
 800d848:	4293      	cmp	r3, r2
 800d84a:	db05      	blt.n	800d858 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800d84c:	4b10      	ldr	r3, [pc, #64]	; (800d890 <ILI9341_Draw_Vertical_Line+0x8c>)
 800d84e:	881b      	ldrh	r3, [r3, #0]
 800d850:	b29a      	uxth	r2, r3
 800d852:	88bb      	ldrh	r3, [r7, #4]
 800d854:	1ad3      	subs	r3, r2, r3
 800d856:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800d858:	88ba      	ldrh	r2, [r7, #4]
 800d85a:	887b      	ldrh	r3, [r7, #2]
 800d85c:	4413      	add	r3, r2
 800d85e:	b29b      	uxth	r3, r3
 800d860:	3b01      	subs	r3, #1
 800d862:	b29b      	uxth	r3, r3
 800d864:	88fa      	ldrh	r2, [r7, #6]
 800d866:	88b9      	ldrh	r1, [r7, #4]
 800d868:	88f8      	ldrh	r0, [r7, #6]
 800d86a:	f000 f813 	bl	800d894 <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800d86e:	887c      	ldrh	r4, [r7, #2]
 800d870:	883a      	ldrh	r2, [r7, #0]
 800d872:	88b9      	ldrh	r1, [r7, #4]
 800d874:	88f8      	ldrh	r0, [r7, #6]
 800d876:	2303      	movs	r3, #3
 800d878:	9300      	str	r3, [sp, #0]
 800d87a:	4623      	mov	r3, r4
 800d87c:	f000 faba 	bl	800ddf4 <_LCD_Write_Frame>
 800d880:	e000      	b.n	800d884 <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800d882:	bf00      	nop
}
 800d884:	370c      	adds	r7, #12
 800d886:	46bd      	mov	sp, r7
 800d888:	bd90      	pop	{r4, r7, pc}
 800d88a:	bf00      	nop
 800d88c:	20000cb6 	.word	0x20000cb6
 800d890:	20000cb4 	.word	0x20000cb4

0800d894 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800d894:	b590      	push	{r4, r7, lr}
 800d896:	b083      	sub	sp, #12
 800d898:	af00      	add	r7, sp, #0
 800d89a:	4604      	mov	r4, r0
 800d89c:	4608      	mov	r0, r1
 800d89e:	4611      	mov	r1, r2
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	4623      	mov	r3, r4
 800d8a4:	80fb      	strh	r3, [r7, #6]
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	80bb      	strh	r3, [r7, #4]
 800d8aa:	460b      	mov	r3, r1
 800d8ac:	807b      	strh	r3, [r7, #2]
 800d8ae:	4613      	mov	r3, r2
 800d8b0:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800d8b2:	202a      	movs	r0, #42	; 0x2a
 800d8b4:	f000 fb4e 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800d8b8:	88fb      	ldrh	r3, [r7, #6]
 800d8ba:	0a1b      	lsrs	r3, r3, #8
 800d8bc:	b29b      	uxth	r3, r3
 800d8be:	b2db      	uxtb	r3, r3
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f000 fb79 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(sc);
 800d8c6:	88fb      	ldrh	r3, [r7, #6]
 800d8c8:	b2db      	uxtb	r3, r3
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f000 fb74 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800d8d0:	887b      	ldrh	r3, [r7, #2]
 800d8d2:	0a1b      	lsrs	r3, r3, #8
 800d8d4:	b29b      	uxth	r3, r3
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f000 fb6d 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(ec);
 800d8de:	887b      	ldrh	r3, [r7, #2]
 800d8e0:	b2db      	uxtb	r3, r3
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	f000 fb68 	bl	800dfb8 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800d8e8:	202b      	movs	r0, #43	; 0x2b
 800d8ea:	f000 fb33 	bl	800df54 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800d8ee:	88bb      	ldrh	r3, [r7, #4]
 800d8f0:	0a1b      	lsrs	r3, r3, #8
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f000 fb5e 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(sp);
 800d8fc:	88bb      	ldrh	r3, [r7, #4]
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	4618      	mov	r0, r3
 800d902:	f000 fb59 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800d906:	883b      	ldrh	r3, [r7, #0]
 800d908:	0a1b      	lsrs	r3, r3, #8
 800d90a:	b29b      	uxth	r3, r3
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	4618      	mov	r0, r3
 800d910:	f000 fb52 	bl	800dfb8 <_LCD_SendData>
	_LCD_SendData(ep);
 800d914:	883b      	ldrh	r3, [r7, #0]
 800d916:	b2db      	uxtb	r3, r3
 800d918:	4618      	mov	r0, r3
 800d91a:	f000 fb4d 	bl	800dfb8 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800d91e:	202c      	movs	r0, #44	; 0x2c
 800d920:	f000 fb18 	bl	800df54 <_LCD_SendCommand>
}
 800d924:	bf00      	nop
 800d926:	370c      	adds	r7, #12
 800d928:	46bd      	mov	sp, r7
 800d92a:	bd90      	pop	{r4, r7, pc}

0800d92c <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b084      	sub	sp, #16
 800d930:	af02      	add	r7, sp, #8
 800d932:	4603      	mov	r3, r0
 800d934:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800d936:	4b10      	ldr	r3, [pc, #64]	; (800d978 <ILI9341_Fill_Screen+0x4c>)
 800d938:	881b      	ldrh	r3, [r3, #0]
 800d93a:	b29a      	uxth	r2, r3
 800d93c:	4b0f      	ldr	r3, [pc, #60]	; (800d97c <ILI9341_Fill_Screen+0x50>)
 800d93e:	881b      	ldrh	r3, [r3, #0]
 800d940:	b29b      	uxth	r3, r3
 800d942:	2100      	movs	r1, #0
 800d944:	2000      	movs	r0, #0
 800d946:	f7ff ffa5 	bl	800d894 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800d94a:	4b0b      	ldr	r3, [pc, #44]	; (800d978 <ILI9341_Fill_Screen+0x4c>)
 800d94c:	881b      	ldrh	r3, [r3, #0]
 800d94e:	b29b      	uxth	r3, r3
 800d950:	461a      	mov	r2, r3
 800d952:	4b0a      	ldr	r3, [pc, #40]	; (800d97c <ILI9341_Fill_Screen+0x50>)
 800d954:	881b      	ldrh	r3, [r3, #0]
 800d956:	b29b      	uxth	r3, r3
 800d958:	fb03 f302 	mul.w	r3, r3, r2
 800d95c:	4619      	mov	r1, r3
 800d95e:	88fa      	ldrh	r2, [r7, #6]
 800d960:	2304      	movs	r3, #4
 800d962:	9300      	str	r3, [sp, #0]
 800d964:	460b      	mov	r3, r1
 800d966:	2100      	movs	r1, #0
 800d968:	2000      	movs	r0, #0
 800d96a:	f000 fa43 	bl	800ddf4 <_LCD_Write_Frame>
}
 800d96e:	bf00      	nop
 800d970:	3708      	adds	r7, #8
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}
 800d976:	bf00      	nop
 800d978:	20000cb6 	.word	0x20000cb6
 800d97c:	20000cb4 	.word	0x20000cb4

0800d980 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b08c      	sub	sp, #48	; 0x30
 800d984:	af00      	add	r7, sp, #0
 800d986:	4603      	mov	r3, r0
 800d988:	80fb      	strh	r3, [r7, #6]
 800d98a:	460b      	mov	r3, r1
 800d98c:	80bb      	strh	r3, [r7, #4]
 800d98e:	4613      	mov	r3, r2
 800d990:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800d992:	4b94      	ldr	r3, [pc, #592]	; (800dbe4 <ILI9341_Draw_Pixel+0x264>)
 800d994:	881b      	ldrh	r3, [r3, #0]
 800d996:	b29b      	uxth	r3, r3
 800d998:	88fa      	ldrh	r2, [r7, #6]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	f080 811e 	bcs.w	800dbdc <ILI9341_Draw_Pixel+0x25c>
 800d9a0:	4b91      	ldr	r3, [pc, #580]	; (800dbe8 <ILI9341_Draw_Pixel+0x268>)
 800d9a2:	881b      	ldrh	r3, [r3, #0]
 800d9a4:	b29b      	uxth	r3, r3
 800d9a6:	88ba      	ldrh	r2, [r7, #4]
 800d9a8:	429a      	cmp	r2, r3
 800d9aa:	f080 8117 	bcs.w	800dbdc <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d9ae:	4b8f      	ldr	r3, [pc, #572]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9b0:	695b      	ldr	r3, [r3, #20]
 800d9b2:	4a8e      	ldr	r2, [pc, #568]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9b8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d9ba:	4b8c      	ldr	r3, [pc, #560]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9bc:	695b      	ldr	r3, [r3, #20]
 800d9be:	4a8b      	ldr	r2, [pc, #556]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9c4:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	2100      	movs	r1, #0
 800d9ca:	202a      	movs	r0, #42	; 0x2a
 800d9cc:	f000 fb26 	bl	800e01c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9d4:	e008      	b.n	800d9e8 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d9d6:	4b85      	ldr	r3, [pc, #532]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9d8:	695b      	ldr	r3, [r3, #20]
 800d9da:	4a84      	ldr	r2, [pc, #528]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9e0:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9ea:	2b02      	cmp	r3, #2
 800d9ec:	ddf3      	ble.n	800d9d6 <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d9ee:	4b7f      	ldr	r3, [pc, #508]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9f0:	695b      	ldr	r3, [r3, #20]
 800d9f2:	4a7e      	ldr	r2, [pc, #504]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9f8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d9fa:	4b7c      	ldr	r3, [pc, #496]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800d9fc:	695b      	ldr	r3, [r3, #20]
 800d9fe:	4a7b      	ldr	r2, [pc, #492]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da04:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da06:	4b79      	ldr	r3, [pc, #484]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da08:	695b      	ldr	r3, [r3, #20]
 800da0a:	4a78      	ldr	r2, [pc, #480]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da10:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800da12:	88fb      	ldrh	r3, [r7, #6]
 800da14:	0a1b      	lsrs	r3, r3, #8
 800da16:	b29b      	uxth	r3, r3
 800da18:	b2db      	uxtb	r3, r3
 800da1a:	753b      	strb	r3, [r7, #20]
 800da1c:	88fb      	ldrh	r3, [r7, #6]
 800da1e:	b2db      	uxtb	r3, r3
 800da20:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800da22:	88fb      	ldrh	r3, [r7, #6]
 800da24:	3301      	adds	r3, #1
 800da26:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800da2c:	88fb      	ldrh	r3, [r7, #6]
 800da2e:	b2db      	uxtb	r3, r3
 800da30:	3301      	adds	r3, #1
 800da32:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800da34:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800da36:	f107 0014 	add.w	r0, r7, #20
 800da3a:	230a      	movs	r3, #10
 800da3c:	2200      	movs	r2, #0
 800da3e:	2104      	movs	r1, #4
 800da40:	f000 fb1e 	bl	800e080 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800da44:	2300      	movs	r3, #0
 800da46:	62bb      	str	r3, [r7, #40]	; 0x28
 800da48:	e008      	b.n	800da5c <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da4a:	4b68      	ldr	r3, [pc, #416]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da4c:	695b      	ldr	r3, [r3, #20]
 800da4e:	4a67      	ldr	r2, [pc, #412]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da54:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800da56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da58:	3301      	adds	r3, #1
 800da5a:	62bb      	str	r3, [r7, #40]	; 0x28
 800da5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da5e:	2b02      	cmp	r3, #2
 800da60:	ddf3      	ble.n	800da4a <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800da62:	4b62      	ldr	r3, [pc, #392]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da64:	695b      	ldr	r3, [r3, #20]
 800da66:	4a61      	ldr	r2, [pc, #388]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da6c:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800da6e:	4b5f      	ldr	r3, [pc, #380]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da70:	695b      	ldr	r3, [r3, #20]
 800da72:	4a5e      	ldr	r2, [pc, #376]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800da78:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da7a:	4b5c      	ldr	r3, [pc, #368]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da7c:	695b      	ldr	r3, [r3, #20]
 800da7e:	4a5b      	ldr	r2, [pc, #364]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da84:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800da86:	2200      	movs	r2, #0
 800da88:	2100      	movs	r1, #0
 800da8a:	202b      	movs	r0, #43	; 0x2b
 800da8c:	f000 fac6 	bl	800e01c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800da90:	2300      	movs	r3, #0
 800da92:	627b      	str	r3, [r7, #36]	; 0x24
 800da94:	e008      	b.n	800daa8 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da96:	4b55      	ldr	r3, [pc, #340]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da98:	695b      	ldr	r3, [r3, #20]
 800da9a:	4a54      	ldr	r2, [pc, #336]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800da9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800daa0:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800daa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daa4:	3301      	adds	r3, #1
 800daa6:	627b      	str	r3, [r7, #36]	; 0x24
 800daa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daaa:	2b02      	cmp	r3, #2
 800daac:	ddf3      	ble.n	800da96 <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800daae:	4b4f      	ldr	r3, [pc, #316]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dab0:	695b      	ldr	r3, [r3, #20]
 800dab2:	4a4e      	ldr	r2, [pc, #312]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dab8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800daba:	4b4c      	ldr	r3, [pc, #304]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dabc:	695b      	ldr	r3, [r3, #20]
 800dabe:	4a4b      	ldr	r2, [pc, #300]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dac4:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800dac6:	4b49      	ldr	r3, [pc, #292]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dac8:	695b      	ldr	r3, [r3, #20]
 800daca:	4a48      	ldr	r2, [pc, #288]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dacc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dad0:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800dad2:	88bb      	ldrh	r3, [r7, #4]
 800dad4:	0a1b      	lsrs	r3, r3, #8
 800dad6:	b29b      	uxth	r3, r3
 800dad8:	b2db      	uxtb	r3, r3
 800dada:	743b      	strb	r3, [r7, #16]
 800dadc:	88bb      	ldrh	r3, [r7, #4]
 800dade:	b2db      	uxtb	r3, r3
 800dae0:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800dae2:	88bb      	ldrh	r3, [r7, #4]
 800dae4:	3301      	adds	r3, #1
 800dae6:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800dae8:	b2db      	uxtb	r3, r3
 800daea:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800daec:	88bb      	ldrh	r3, [r7, #4]
 800daee:	b2db      	uxtb	r3, r3
 800daf0:	3301      	adds	r3, #1
 800daf2:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800daf4:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800daf6:	f107 0010 	add.w	r0, r7, #16
 800dafa:	230a      	movs	r3, #10
 800dafc:	2200      	movs	r2, #0
 800dafe:	2104      	movs	r1, #4
 800db00:	f000 fabe 	bl	800e080 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800db04:	2300      	movs	r3, #0
 800db06:	623b      	str	r3, [r7, #32]
 800db08:	e008      	b.n	800db1c <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800db0a:	4b38      	ldr	r3, [pc, #224]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db0c:	695b      	ldr	r3, [r3, #20]
 800db0e:	4a37      	ldr	r2, [pc, #220]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db14:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800db16:	6a3b      	ldr	r3, [r7, #32]
 800db18:	3301      	adds	r3, #1
 800db1a:	623b      	str	r3, [r7, #32]
 800db1c:	6a3b      	ldr	r3, [r7, #32]
 800db1e:	2b02      	cmp	r3, #2
 800db20:	ddf3      	ble.n	800db0a <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800db22:	4b32      	ldr	r3, [pc, #200]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db24:	695b      	ldr	r3, [r3, #20]
 800db26:	4a31      	ldr	r2, [pc, #196]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db2c:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800db2e:	4b2f      	ldr	r3, [pc, #188]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db30:	695b      	ldr	r3, [r3, #20]
 800db32:	4a2e      	ldr	r2, [pc, #184]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db38:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800db3a:	4b2c      	ldr	r3, [pc, #176]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db3c:	695b      	ldr	r3, [r3, #20]
 800db3e:	4a2b      	ldr	r2, [pc, #172]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db44:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800db46:	2200      	movs	r2, #0
 800db48:	2100      	movs	r1, #0
 800db4a:	202c      	movs	r0, #44	; 0x2c
 800db4c:	f000 fa66 	bl	800e01c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800db50:	2300      	movs	r3, #0
 800db52:	61fb      	str	r3, [r7, #28]
 800db54:	e008      	b.n	800db68 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800db56:	4b25      	ldr	r3, [pc, #148]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db58:	695b      	ldr	r3, [r3, #20]
 800db5a:	4a24      	ldr	r2, [pc, #144]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db60:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800db62:	69fb      	ldr	r3, [r7, #28]
 800db64:	3301      	adds	r3, #1
 800db66:	61fb      	str	r3, [r7, #28]
 800db68:	69fb      	ldr	r3, [r7, #28]
 800db6a:	2b02      	cmp	r3, #2
 800db6c:	ddf3      	ble.n	800db56 <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800db6e:	4b1f      	ldr	r3, [pc, #124]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db70:	695b      	ldr	r3, [r3, #20]
 800db72:	4a1e      	ldr	r2, [pc, #120]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db78:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800db7a:	4b1c      	ldr	r3, [pc, #112]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db7c:	695b      	ldr	r3, [r3, #20]
 800db7e:	4a1b      	ldr	r2, [pc, #108]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db84:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800db86:	4b19      	ldr	r3, [pc, #100]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db88:	695b      	ldr	r3, [r3, #20]
 800db8a:	4a18      	ldr	r2, [pc, #96]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800db8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db90:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800db92:	887b      	ldrh	r3, [r7, #2]
 800db94:	0a1b      	lsrs	r3, r3, #8
 800db96:	b29b      	uxth	r3, r3
 800db98:	b2db      	uxtb	r3, r3
 800db9a:	733b      	strb	r3, [r7, #12]
 800db9c:	887b      	ldrh	r3, [r7, #2]
 800db9e:	b2db      	uxtb	r3, r3
 800dba0:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 10);
 800dba2:	f107 000c 	add.w	r0, r7, #12
 800dba6:	230a      	movs	r3, #10
 800dba8:	2200      	movs	r2, #0
 800dbaa:	2104      	movs	r1, #4
 800dbac:	f000 fa68 	bl	800e080 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	61bb      	str	r3, [r7, #24]
 800dbb4:	e008      	b.n	800dbc8 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800dbb6:	4b0d      	ldr	r3, [pc, #52]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dbb8:	695b      	ldr	r3, [r3, #20]
 800dbba:	4a0c      	ldr	r2, [pc, #48]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dbbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dbc0:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800dbc2:	69bb      	ldr	r3, [r7, #24]
 800dbc4:	3301      	adds	r3, #1
 800dbc6:	61bb      	str	r3, [r7, #24]
 800dbc8:	69bb      	ldr	r3, [r7, #24]
 800dbca:	2b02      	cmp	r3, #2
 800dbcc:	ddf3      	ble.n	800dbb6 <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800dbce:	4b07      	ldr	r3, [pc, #28]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dbd0:	695b      	ldr	r3, [r3, #20]
 800dbd2:	4a06      	ldr	r2, [pc, #24]	; (800dbec <ILI9341_Draw_Pixel+0x26c>)
 800dbd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbd8:	6153      	str	r3, [r2, #20]
 800dbda:	e000      	b.n	800dbde <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800dbdc:	bf00      	nop


}
 800dbde:	3730      	adds	r7, #48	; 0x30
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	bd80      	pop	{r7, pc}
 800dbe4:	20000cb6 	.word	0x20000cb6
 800dbe8:	20000cb4 	.word	0x20000cb4
 800dbec:	48000400 	.word	0x48000400

0800dbf0 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800dbf0:	b590      	push	{r4, r7, lr}
 800dbf2:	b087      	sub	sp, #28
 800dbf4:	af02      	add	r7, sp, #8
 800dbf6:	4604      	mov	r4, r0
 800dbf8:	4608      	mov	r0, r1
 800dbfa:	4611      	mov	r1, r2
 800dbfc:	461a      	mov	r2, r3
 800dbfe:	4623      	mov	r3, r4
 800dc00:	80fb      	strh	r3, [r7, #6]
 800dc02:	4603      	mov	r3, r0
 800dc04:	80bb      	strh	r3, [r7, #4]
 800dc06:	460b      	mov	r3, r1
 800dc08:	807b      	strh	r3, [r7, #2]
 800dc0a:	4613      	mov	r3, r2
 800dc0c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800dc0e:	4b39      	ldr	r3, [pc, #228]	; (800dcf4 <ILI9341_Draw_Rectangle+0x104>)
 800dc10:	881b      	ldrh	r3, [r3, #0]
 800dc12:	b29b      	uxth	r3, r3
 800dc14:	88fa      	ldrh	r2, [r7, #6]
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d268      	bcs.n	800dcec <ILI9341_Draw_Rectangle+0xfc>
 800dc1a:	4b37      	ldr	r3, [pc, #220]	; (800dcf8 <ILI9341_Draw_Rectangle+0x108>)
 800dc1c:	881b      	ldrh	r3, [r3, #0]
 800dc1e:	b29b      	uxth	r3, r3
 800dc20:	88ba      	ldrh	r2, [r7, #4]
 800dc22:	429a      	cmp	r2, r3
 800dc24:	d262      	bcs.n	800dcec <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800dc26:	88fa      	ldrh	r2, [r7, #6]
 800dc28:	887b      	ldrh	r3, [r7, #2]
 800dc2a:	4413      	add	r3, r2
 800dc2c:	3b01      	subs	r3, #1
 800dc2e:	4a31      	ldr	r2, [pc, #196]	; (800dcf4 <ILI9341_Draw_Rectangle+0x104>)
 800dc30:	8812      	ldrh	r2, [r2, #0]
 800dc32:	b292      	uxth	r2, r2
 800dc34:	4293      	cmp	r3, r2
 800dc36:	db05      	blt.n	800dc44 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800dc38:	4b2e      	ldr	r3, [pc, #184]	; (800dcf4 <ILI9341_Draw_Rectangle+0x104>)
 800dc3a:	881b      	ldrh	r3, [r3, #0]
 800dc3c:	b29a      	uxth	r2, r3
 800dc3e:	88fb      	ldrh	r3, [r7, #6]
 800dc40:	1ad3      	subs	r3, r2, r3
 800dc42:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800dc44:	88ba      	ldrh	r2, [r7, #4]
 800dc46:	883b      	ldrh	r3, [r7, #0]
 800dc48:	4413      	add	r3, r2
 800dc4a:	3b01      	subs	r3, #1
 800dc4c:	4a2a      	ldr	r2, [pc, #168]	; (800dcf8 <ILI9341_Draw_Rectangle+0x108>)
 800dc4e:	8812      	ldrh	r2, [r2, #0]
 800dc50:	b292      	uxth	r2, r2
 800dc52:	4293      	cmp	r3, r2
 800dc54:	db05      	blt.n	800dc62 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800dc56:	4b28      	ldr	r3, [pc, #160]	; (800dcf8 <ILI9341_Draw_Rectangle+0x108>)
 800dc58:	881b      	ldrh	r3, [r3, #0]
 800dc5a:	b29a      	uxth	r2, r3
 800dc5c:	88bb      	ldrh	r3, [r7, #4]
 800dc5e:	1ad3      	subs	r3, r2, r3
 800dc60:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800dc62:	88fa      	ldrh	r2, [r7, #6]
 800dc64:	887b      	ldrh	r3, [r7, #2]
 800dc66:	4413      	add	r3, r2
 800dc68:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800dc6a:	3b01      	subs	r3, #1
 800dc6c:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800dc6e:	88ba      	ldrh	r2, [r7, #4]
 800dc70:	883b      	ldrh	r3, [r7, #0]
 800dc72:	4413      	add	r3, r2
 800dc74:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800dc76:	3b01      	subs	r3, #1
 800dc78:	b29b      	uxth	r3, r3
 800dc7a:	88b9      	ldrh	r1, [r7, #4]
 800dc7c:	88f8      	ldrh	r0, [r7, #6]
 800dc7e:	4622      	mov	r2, r4
 800dc80:	f7ff fe08 	bl	800d894 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800dc84:	883a      	ldrh	r2, [r7, #0]
 800dc86:	887b      	ldrh	r3, [r7, #2]
 800dc88:	fb12 f303 	smulbb	r3, r2, r3
 800dc8c:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800dc8e:	2300      	movs	r3, #0
 800dc90:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800dc92:	89fb      	ldrh	r3, [r7, #14]
 800dc94:	f003 0301 	and.w	r3, r3, #1
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d009      	beq.n	800dcb0 <ILI9341_Draw_Rectangle+0xc0>
 800dc9c:	89fb      	ldrh	r3, [r7, #14]
 800dc9e:	2b01      	cmp	r3, #1
 800dca0:	d906      	bls.n	800dcb0 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800dca2:	2301      	movs	r3, #1
 800dca4:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800dca6:	89fb      	ldrh	r3, [r7, #14]
 800dca8:	085b      	lsrs	r3, r3, #1
 800dcaa:	b29b      	uxth	r3, r3
 800dcac:	005b      	lsls	r3, r3, #1
 800dcae:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800dcb0:	89fc      	ldrh	r4, [r7, #14]
 800dcb2:	8c3a      	ldrh	r2, [r7, #32]
 800dcb4:	88b9      	ldrh	r1, [r7, #4]
 800dcb6:	88f8      	ldrh	r0, [r7, #6]
 800dcb8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800dcbc:	9300      	str	r3, [sp, #0]
 800dcbe:	4623      	mov	r3, r4
 800dcc0:	f000 f898 	bl	800ddf4 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800dcc4:	7b7b      	ldrb	r3, [r7, #13]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d011      	beq.n	800dcee <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800dcca:	88fa      	ldrh	r2, [r7, #6]
 800dccc:	887b      	ldrh	r3, [r7, #2]
 800dcce:	4413      	add	r3, r2
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	3b01      	subs	r3, #1
 800dcd4:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800dcd6:	88ba      	ldrh	r2, [r7, #4]
 800dcd8:	883b      	ldrh	r3, [r7, #0]
 800dcda:	4413      	add	r3, r2
 800dcdc:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800dcde:	3b01      	subs	r3, #1
 800dce0:	b29b      	uxth	r3, r3
 800dce2:	8c3a      	ldrh	r2, [r7, #32]
 800dce4:	4619      	mov	r1, r3
 800dce6:	f7ff fe4b 	bl	800d980 <ILI9341_Draw_Pixel>
 800dcea:	e000      	b.n	800dcee <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800dcec:	bf00      	nop
							colour);
	}
}
 800dcee:	3714      	adds	r7, #20
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd90      	pop	{r4, r7, pc}
 800dcf4:	20000cb6 	.word	0x20000cb6
 800dcf8:	20000cb4 	.word	0x20000cb4

0800dcfc <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b084      	sub	sp, #16
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	4603      	mov	r3, r0
 800dd04:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800dd06:	79fb      	ldrb	r3, [r7, #7]
 800dd08:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800dd0a:	2036      	movs	r0, #54	; 0x36
 800dd0c:	f000 f922 	bl	800df54 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800dd10:	7bfb      	ldrb	r3, [r7, #15]
 800dd12:	2b03      	cmp	r3, #3
 800dd14:	d836      	bhi.n	800dd84 <ILI9341_Set_Rotation+0x88>
 800dd16:	a201      	add	r2, pc, #4	; (adr r2, 800dd1c <ILI9341_Set_Rotation+0x20>)
 800dd18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd1c:	0800dd2d 	.word	0x0800dd2d
 800dd20:	0800dd43 	.word	0x0800dd43
 800dd24:	0800dd59 	.word	0x0800dd59
 800dd28:	0800dd6f 	.word	0x0800dd6f
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800dd2c:	2048      	movs	r0, #72	; 0x48
 800dd2e:	f000 f943 	bl	800dfb8 <_LCD_SendData>
			LCD_WIDTH = 240;
 800dd32:	4b17      	ldr	r3, [pc, #92]	; (800dd90 <ILI9341_Set_Rotation+0x94>)
 800dd34:	22f0      	movs	r2, #240	; 0xf0
 800dd36:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800dd38:	4b16      	ldr	r3, [pc, #88]	; (800dd94 <ILI9341_Set_Rotation+0x98>)
 800dd3a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800dd3e:	801a      	strh	r2, [r3, #0]
			break;
 800dd40:	e021      	b.n	800dd86 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800dd42:	2028      	movs	r0, #40	; 0x28
 800dd44:	f000 f938 	bl	800dfb8 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800dd48:	4b11      	ldr	r3, [pc, #68]	; (800dd90 <ILI9341_Set_Rotation+0x94>)
 800dd4a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800dd4e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800dd50:	4b10      	ldr	r3, [pc, #64]	; (800dd94 <ILI9341_Set_Rotation+0x98>)
 800dd52:	22f0      	movs	r2, #240	; 0xf0
 800dd54:	801a      	strh	r2, [r3, #0]
			break;
 800dd56:	e016      	b.n	800dd86 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800dd58:	2088      	movs	r0, #136	; 0x88
 800dd5a:	f000 f92d 	bl	800dfb8 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800dd5e:	4b0c      	ldr	r3, [pc, #48]	; (800dd90 <ILI9341_Set_Rotation+0x94>)
 800dd60:	22f0      	movs	r2, #240	; 0xf0
 800dd62:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800dd64:	4b0b      	ldr	r3, [pc, #44]	; (800dd94 <ILI9341_Set_Rotation+0x98>)
 800dd66:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800dd6a:	801a      	strh	r2, [r3, #0]
			break;
 800dd6c:	e00b      	b.n	800dd86 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800dd6e:	20e8      	movs	r0, #232	; 0xe8
 800dd70:	f000 f922 	bl	800dfb8 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800dd74:	4b06      	ldr	r3, [pc, #24]	; (800dd90 <ILI9341_Set_Rotation+0x94>)
 800dd76:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800dd7a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800dd7c:	4b05      	ldr	r3, [pc, #20]	; (800dd94 <ILI9341_Set_Rotation+0x98>)
 800dd7e:	22f0      	movs	r2, #240	; 0xf0
 800dd80:	801a      	strh	r2, [r3, #0]
			break;
 800dd82:	e000      	b.n	800dd86 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800dd84:	bf00      	nop
	}
}
 800dd86:	bf00      	nop
 800dd88:	3710      	adds	r7, #16
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bd80      	pop	{r7, pc}
 800dd8e:	bf00      	nop
 800dd90:	20000cb6 	.word	0x20000cb6
 800dd94:	20000cb4 	.word	0x20000cb4

0800dd98 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800dd98:	b480      	push	{r7}
 800dd9a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800dd9c:	4b05      	ldr	r3, [pc, #20]	; (800ddb4 <_LCD_Enable+0x1c>)
 800dd9e:	695b      	ldr	r3, [r3, #20]
 800dda0:	4a04      	ldr	r2, [pc, #16]	; (800ddb4 <_LCD_Enable+0x1c>)
 800dda2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dda6:	6153      	str	r3, [r2, #20]
}
 800dda8:	bf00      	nop
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb0:	4770      	bx	lr
 800ddb2:	bf00      	nop
 800ddb4:	48000400 	.word	0x48000400

0800ddb8 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800ddbc:	4b0c      	ldr	r3, [pc, #48]	; (800ddf0 <_LCD_Reset+0x38>)
 800ddbe:	695b      	ldr	r3, [r3, #20]
 800ddc0:	4a0b      	ldr	r2, [pc, #44]	; (800ddf0 <_LCD_Reset+0x38>)
 800ddc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ddc6:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800ddc8:	20c8      	movs	r0, #200	; 0xc8
 800ddca:	f7fa f9ad 	bl	8008128 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ddce:	4b08      	ldr	r3, [pc, #32]	; (800ddf0 <_LCD_Reset+0x38>)
 800ddd0:	695b      	ldr	r3, [r3, #20]
 800ddd2:	4a07      	ldr	r2, [pc, #28]	; (800ddf0 <_LCD_Reset+0x38>)
 800ddd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ddd8:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800ddda:	20c8      	movs	r0, #200	; 0xc8
 800dddc:	f7fa f9a4 	bl	8008128 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800dde0:	4b03      	ldr	r3, [pc, #12]	; (800ddf0 <_LCD_Reset+0x38>)
 800dde2:	695b      	ldr	r3, [r3, #20]
 800dde4:	4a02      	ldr	r2, [pc, #8]	; (800ddf0 <_LCD_Reset+0x38>)
 800dde6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ddea:	6153      	str	r3, [r2, #20]
}
 800ddec:	bf00      	nop
 800ddee:	bd80      	pop	{r7, pc}
 800ddf0:	48000400 	.word	0x48000400

0800ddf4 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800ddf4:	b5b0      	push	{r4, r5, r7, lr}
 800ddf6:	b08e      	sub	sp, #56	; 0x38
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	607b      	str	r3, [r7, #4]
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	81fb      	strh	r3, [r7, #14]
 800de00:	460b      	mov	r3, r1
 800de02:	81bb      	strh	r3, [r7, #12]
 800de04:	4613      	mov	r3, r2
 800de06:	817b      	strh	r3, [r7, #10]
 800de08:	466b      	mov	r3, sp
 800de0a:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800de0c:	2300      	movs	r3, #0
 800de0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	005b      	lsls	r3, r3, #1
 800de14:	4a4d      	ldr	r2, [pc, #308]	; (800df4c <_LCD_Write_Frame+0x158>)
 800de16:	8812      	ldrh	r2, [r2, #0]
 800de18:	4293      	cmp	r3, r2
 800de1a:	d202      	bcs.n	800de22 <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800de20:	e002      	b.n	800de28 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800de22:	4b4a      	ldr	r3, [pc, #296]	; (800df4c <_LCD_Write_Frame+0x158>)
 800de24:	881b      	ldrh	r3, [r3, #0]
 800de26:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800de28:	897b      	ldrh	r3, [r7, #10]
 800de2a:	0a1b      	lsrs	r3, r3, #8
 800de2c:	b29b      	uxth	r3, r3
 800de2e:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800de30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de32:	4603      	mov	r3, r0
 800de34:	3b01      	subs	r3, #1
 800de36:	61bb      	str	r3, [r7, #24]
 800de38:	4601      	mov	r1, r0
 800de3a:	f04f 0200 	mov.w	r2, #0
 800de3e:	f04f 0300 	mov.w	r3, #0
 800de42:	f04f 0400 	mov.w	r4, #0
 800de46:	00d4      	lsls	r4, r2, #3
 800de48:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800de4c:	00cb      	lsls	r3, r1, #3
 800de4e:	4601      	mov	r1, r0
 800de50:	f04f 0200 	mov.w	r2, #0
 800de54:	f04f 0300 	mov.w	r3, #0
 800de58:	f04f 0400 	mov.w	r4, #0
 800de5c:	00d4      	lsls	r4, r2, #3
 800de5e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800de62:	00cb      	lsls	r3, r1, #3
 800de64:	1dc3      	adds	r3, r0, #7
 800de66:	08db      	lsrs	r3, r3, #3
 800de68:	00db      	lsls	r3, r3, #3
 800de6a:	ebad 0d03 	sub.w	sp, sp, r3
 800de6e:	466b      	mov	r3, sp
 800de70:	3300      	adds	r3, #0
 800de72:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800de74:	2300      	movs	r3, #0
 800de76:	633b      	str	r3, [r7, #48]	; 0x30
 800de78:	e00d      	b.n	800de96 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800de7a:	697a      	ldr	r2, [r7, #20]
 800de7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de7e:	4413      	add	r3, r2
 800de80:	7ffa      	ldrb	r2, [r7, #31]
 800de82:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800de84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de86:	3301      	adds	r3, #1
 800de88:	897a      	ldrh	r2, [r7, #10]
 800de8a:	b2d1      	uxtb	r1, r2
 800de8c:	697a      	ldr	r2, [r7, #20]
 800de8e:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800de90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de92:	3302      	adds	r3, #2
 800de94:	633b      	str	r3, [r7, #48]	; 0x30
 800de96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de9a:	429a      	cmp	r2, r3
 800de9c:	d3ed      	bcc.n	800de7a <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	005b      	lsls	r3, r3, #1
 800dea2:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800dea4:	2301      	movs	r3, #1
 800dea6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800dea8:	2300      	movs	r3, #0
 800deaa:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d00d      	beq.n	800dece <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800deb2:	693a      	ldr	r2, [r7, #16]
 800deb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800deba:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800debc:	693b      	ldr	r3, [r7, #16]
 800debe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dec0:	fbb3 f2f2 	udiv	r2, r3, r2
 800dec4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dec6:	fb01 f202 	mul.w	r2, r1, r2
 800deca:	1a9b      	subs	r3, r3, r2
 800decc:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800dece:	4b20      	ldr	r3, [pc, #128]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800ded0:	695b      	ldr	r3, [r3, #20]
 800ded2:	4a1f      	ldr	r2, [pc, #124]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800ded4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ded8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800deda:	4b1d      	ldr	r3, [pc, #116]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800dedc:	695b      	ldr	r3, [r3, #20]
 800dede:	4a1c      	ldr	r2, [pc, #112]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800dee0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dee4:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800dee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d00f      	beq.n	800df0c <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800deec:	2300      	movs	r3, #0
 800deee:	627b      	str	r3, [r7, #36]	; 0x24
 800def0:	e008      	b.n	800df04 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800def2:	6978      	ldr	r0, [r7, #20]
 800def4:	230a      	movs	r3, #10
 800def6:	2200      	movs	r2, #0
 800def8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800defa:	f000 f8c1 	bl	800e080 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800defe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df00:	3301      	adds	r3, #1
 800df02:	627b      	str	r3, [r7, #36]	; 0x24
 800df04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df08:	429a      	cmp	r2, r3
 800df0a:	d3f2      	bcc.n	800def2 <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800df0c:	6978      	ldr	r0, [r7, #20]
 800df0e:	230a      	movs	r3, #10
 800df10:	2200      	movs	r2, #0
 800df12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800df14:	f000 f8b4 	bl	800e080 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800df18:	2300      	movs	r3, #0
 800df1a:	623b      	str	r3, [r7, #32]
 800df1c:	e008      	b.n	800df30 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800df1e:	4b0c      	ldr	r3, [pc, #48]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800df20:	695b      	ldr	r3, [r3, #20]
 800df22:	4a0b      	ldr	r2, [pc, #44]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800df24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df28:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800df2a:	6a3b      	ldr	r3, [r7, #32]
 800df2c:	3301      	adds	r3, #1
 800df2e:	623b      	str	r3, [r7, #32]
 800df30:	6a3b      	ldr	r3, [r7, #32]
 800df32:	2b02      	cmp	r3, #2
 800df34:	ddf3      	ble.n	800df1e <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800df36:	4b06      	ldr	r3, [pc, #24]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800df38:	695b      	ldr	r3, [r3, #20]
 800df3a:	4a05      	ldr	r2, [pc, #20]	; (800df50 <_LCD_Write_Frame+0x15c>)
 800df3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df40:	6153      	str	r3, [r2, #20]
 800df42:	46ad      	mov	sp, r5

}
 800df44:	bf00      	nop
 800df46:	3738      	adds	r7, #56	; 0x38
 800df48:	46bd      	mov	sp, r7
 800df4a:	bdb0      	pop	{r4, r5, r7, pc}
 800df4c:	20000cb8 	.word	0x20000cb8
 800df50:	48000400 	.word	0x48000400

0800df54 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b084      	sub	sp, #16
 800df58:	af00      	add	r7, sp, #0
 800df5a:	4603      	mov	r3, r0
 800df5c:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800df5e:	4b15      	ldr	r3, [pc, #84]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800df60:	695b      	ldr	r3, [r3, #20]
 800df62:	4a14      	ldr	r2, [pc, #80]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800df64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df68:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800df6a:	4b12      	ldr	r3, [pc, #72]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800df6c:	695b      	ldr	r3, [r3, #20]
 800df6e:	4a11      	ldr	r2, [pc, #68]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800df70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800df74:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800df76:	79fb      	ldrb	r3, [r7, #7]
 800df78:	2200      	movs	r2, #0
 800df7a:	2100      	movs	r1, #0
 800df7c:	4618      	mov	r0, r3
 800df7e:	f000 f84d 	bl	800e01c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800df82:	2300      	movs	r3, #0
 800df84:	60fb      	str	r3, [r7, #12]
 800df86:	e008      	b.n	800df9a <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800df88:	4b0a      	ldr	r3, [pc, #40]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800df8a:	695b      	ldr	r3, [r3, #20]
 800df8c:	4a09      	ldr	r2, [pc, #36]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800df8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df92:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	3301      	adds	r3, #1
 800df98:	60fb      	str	r3, [r7, #12]
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2b02      	cmp	r3, #2
 800df9e:	ddf3      	ble.n	800df88 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800dfa0:	4b04      	ldr	r3, [pc, #16]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800dfa2:	695b      	ldr	r3, [r3, #20]
 800dfa4:	4a03      	ldr	r2, [pc, #12]	; (800dfb4 <_LCD_SendCommand+0x60>)
 800dfa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfaa:	6153      	str	r3, [r2, #20]
}
 800dfac:	bf00      	nop
 800dfae:	3710      	adds	r7, #16
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}
 800dfb4:	48000400 	.word	0x48000400

0800dfb8 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b084      	sub	sp, #16
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800dfc2:	4b15      	ldr	r3, [pc, #84]	; (800e018 <_LCD_SendData+0x60>)
 800dfc4:	695b      	ldr	r3, [r3, #20]
 800dfc6:	4a14      	ldr	r2, [pc, #80]	; (800e018 <_LCD_SendData+0x60>)
 800dfc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfcc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800dfce:	4b12      	ldr	r3, [pc, #72]	; (800e018 <_LCD_SendData+0x60>)
 800dfd0:	695b      	ldr	r3, [r3, #20]
 800dfd2:	4a11      	ldr	r2, [pc, #68]	; (800e018 <_LCD_SendData+0x60>)
 800dfd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dfd8:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800dfda:	79fb      	ldrb	r3, [r7, #7]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	2100      	movs	r1, #0
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f000 f81b 	bl	800e01c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	60fb      	str	r3, [r7, #12]
 800dfea:	e008      	b.n	800dffe <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800dfec:	4b0a      	ldr	r3, [pc, #40]	; (800e018 <_LCD_SendData+0x60>)
 800dfee:	695b      	ldr	r3, [r3, #20]
 800dff0:	4a09      	ldr	r2, [pc, #36]	; (800e018 <_LCD_SendData+0x60>)
 800dff2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dff6:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	3301      	adds	r3, #1
 800dffc:	60fb      	str	r3, [r7, #12]
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	2b02      	cmp	r3, #2
 800e002:	ddf3      	ble.n	800dfec <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e004:	4b04      	ldr	r3, [pc, #16]	; (800e018 <_LCD_SendData+0x60>)
 800e006:	695b      	ldr	r3, [r3, #20]
 800e008:	4a03      	ldr	r2, [pc, #12]	; (800e018 <_LCD_SendData+0x60>)
 800e00a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e00e:	6153      	str	r3, [r2, #20]
}
 800e010:	bf00      	nop
 800e012:	3710      	adds	r7, #16
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}
 800e018:	48000400 	.word	0x48000400

0800e01c <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800e01c:	b480      	push	{r7}
 800e01e:	b085      	sub	sp, #20
 800e020:	af00      	add	r7, sp, #0
 800e022:	4603      	mov	r3, r0
 800e024:	71fb      	strb	r3, [r7, #7]
 800e026:	460b      	mov	r3, r1
 800e028:	71bb      	strb	r3, [r7, #6]
 800e02a:	4613      	mov	r3, r2
 800e02c:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e02e:	2300      	movs	r3, #0
 800e030:	60fb      	str	r3, [r7, #12]
 800e032:	e003      	b.n	800e03c <_SPI_SendByte+0x20>
   		asm("nop");
 800e034:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	3301      	adds	r3, #1
 800e03a:	60fb      	str	r3, [r7, #12]
 800e03c:	79bb      	ldrb	r3, [r7, #6]
 800e03e:	68fa      	ldr	r2, [r7, #12]
 800e040:	429a      	cmp	r2, r3
 800e042:	dbf7      	blt.n	800e034 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800e044:	4b0c      	ldr	r3, [pc, #48]	; (800e078 <_SPI_SendByte+0x5c>)
 800e046:	689b      	ldr	r3, [r3, #8]
 800e048:	f003 0302 	and.w	r3, r3, #2
 800e04c:	2b02      	cmp	r3, #2
 800e04e:	d102      	bne.n	800e056 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800e050:	4a0a      	ldr	r2, [pc, #40]	; (800e07c <_SPI_SendByte+0x60>)
 800e052:	79fb      	ldrb	r3, [r7, #7]
 800e054:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800e056:	2300      	movs	r3, #0
 800e058:	60bb      	str	r3, [r7, #8]
 800e05a:	e003      	b.n	800e064 <_SPI_SendByte+0x48>
   		asm("nop");
 800e05c:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800e05e:	68bb      	ldr	r3, [r7, #8]
 800e060:	3301      	adds	r3, #1
 800e062:	60bb      	str	r3, [r7, #8]
 800e064:	797b      	ldrb	r3, [r7, #5]
 800e066:	68ba      	ldr	r2, [r7, #8]
 800e068:	429a      	cmp	r2, r3
 800e06a:	dbf7      	blt.n	800e05c <_SPI_SendByte+0x40>

#endif

}
 800e06c:	bf00      	nop
 800e06e:	3714      	adds	r7, #20
 800e070:	46bd      	mov	sp, r7
 800e072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e076:	4770      	bx	lr
 800e078:	40003c00 	.word	0x40003c00
 800e07c:	40003c0c 	.word	0x40003c0c

0800e080 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800e080:	b480      	push	{r7}
 800e082:	b089      	sub	sp, #36	; 0x24
 800e084:	af00      	add	r7, sp, #0
 800e086:	60f8      	str	r0, [r7, #12]
 800e088:	60b9      	str	r1, [r7, #8]
 800e08a:	4611      	mov	r1, r2
 800e08c:	461a      	mov	r2, r3
 800e08e:	460b      	mov	r3, r1
 800e090:	71fb      	strb	r3, [r7, #7]
 800e092:	4613      	mov	r3, r2
 800e094:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e096:	2300      	movs	r3, #0
 800e098:	61fb      	str	r3, [r7, #28]
 800e09a:	e003      	b.n	800e0a4 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800e09c:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e09e:	69fb      	ldr	r3, [r7, #28]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	61fb      	str	r3, [r7, #28]
 800e0a4:	79fb      	ldrb	r3, [r7, #7]
 800e0a6:	69fa      	ldr	r2, [r7, #28]
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	dbf7      	blt.n	800e09c <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800e0b0:	e01d      	b.n	800e0ee <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800e0b2:	4b1c      	ldr	r3, [pc, #112]	; (800e124 <_SPI_SendByteMultiByte+0xa4>)
 800e0b4:	689b      	ldr	r3, [r3, #8]
 800e0b6:	f003 0302 	and.w	r3, r3, #2
 800e0ba:	2b02      	cmp	r3, #2
 800e0bc:	d117      	bne.n	800e0ee <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	2b01      	cmp	r3, #1
 800e0c2:	d90a      	bls.n	800e0da <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800e0c4:	69bb      	ldr	r3, [r7, #24]
 800e0c6:	881a      	ldrh	r2, [r3, #0]
 800e0c8:	4b16      	ldr	r3, [pc, #88]	; (800e124 <_SPI_SendByteMultiByte+0xa4>)
 800e0ca:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800e0cc:	69bb      	ldr	r3, [r7, #24]
 800e0ce:	3302      	adds	r3, #2
 800e0d0:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	3b02      	subs	r3, #2
 800e0d6:	60bb      	str	r3, [r7, #8]
 800e0d8:	e009      	b.n	800e0ee <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800e0da:	4a13      	ldr	r2, [pc, #76]	; (800e128 <_SPI_SendByteMultiByte+0xa8>)
 800e0dc:	69bb      	ldr	r3, [r7, #24]
 800e0de:	781b      	ldrb	r3, [r3, #0]
 800e0e0:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800e0e2:	69bb      	ldr	r3, [r7, #24]
 800e0e4:	3301      	adds	r3, #1
 800e0e6:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	3b01      	subs	r3, #1
 800e0ec:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d1de      	bne.n	800e0b2 <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800e0f4:	4b0b      	ldr	r3, [pc, #44]	; (800e124 <_SPI_SendByteMultiByte+0xa4>)
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	4a0a      	ldr	r2, [pc, #40]	; (800e124 <_SPI_SendByteMultiByte+0xa4>)
 800e0fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e0fe:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800e100:	2300      	movs	r3, #0
 800e102:	617b      	str	r3, [r7, #20]
 800e104:	e003      	b.n	800e10e <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800e106:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	3301      	adds	r3, #1
 800e10c:	617b      	str	r3, [r7, #20]
 800e10e:	79bb      	ldrb	r3, [r7, #6]
 800e110:	697a      	ldr	r2, [r7, #20]
 800e112:	429a      	cmp	r2, r3
 800e114:	dbf7      	blt.n	800e106 <_SPI_SendByteMultiByte+0x86>

#endif

}
 800e116:	bf00      	nop
 800e118:	3724      	adds	r7, #36	; 0x24
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr
 800e122:	bf00      	nop
 800e124:	40003c00 	.word	0x40003c00
 800e128:	40003c0c 	.word	0x40003c0c

0800e12c <__errno>:
 800e12c:	4b01      	ldr	r3, [pc, #4]	; (800e134 <__errno+0x8>)
 800e12e:	6818      	ldr	r0, [r3, #0]
 800e130:	4770      	bx	lr
 800e132:	bf00      	nop
 800e134:	20001cfc 	.word	0x20001cfc

0800e138 <__libc_init_array>:
 800e138:	b570      	push	{r4, r5, r6, lr}
 800e13a:	4e0d      	ldr	r6, [pc, #52]	; (800e170 <__libc_init_array+0x38>)
 800e13c:	4c0d      	ldr	r4, [pc, #52]	; (800e174 <__libc_init_array+0x3c>)
 800e13e:	1ba4      	subs	r4, r4, r6
 800e140:	10a4      	asrs	r4, r4, #2
 800e142:	2500      	movs	r5, #0
 800e144:	42a5      	cmp	r5, r4
 800e146:	d109      	bne.n	800e15c <__libc_init_array+0x24>
 800e148:	4e0b      	ldr	r6, [pc, #44]	; (800e178 <__libc_init_array+0x40>)
 800e14a:	4c0c      	ldr	r4, [pc, #48]	; (800e17c <__libc_init_array+0x44>)
 800e14c:	f002 fc30 	bl	80109b0 <_init>
 800e150:	1ba4      	subs	r4, r4, r6
 800e152:	10a4      	asrs	r4, r4, #2
 800e154:	2500      	movs	r5, #0
 800e156:	42a5      	cmp	r5, r4
 800e158:	d105      	bne.n	800e166 <__libc_init_array+0x2e>
 800e15a:	bd70      	pop	{r4, r5, r6, pc}
 800e15c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e160:	4798      	blx	r3
 800e162:	3501      	adds	r5, #1
 800e164:	e7ee      	b.n	800e144 <__libc_init_array+0xc>
 800e166:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e16a:	4798      	blx	r3
 800e16c:	3501      	adds	r5, #1
 800e16e:	e7f2      	b.n	800e156 <__libc_init_array+0x1e>
 800e170:	08012260 	.word	0x08012260
 800e174:	08012260 	.word	0x08012260
 800e178:	08012260 	.word	0x08012260
 800e17c:	08012264 	.word	0x08012264

0800e180 <memset>:
 800e180:	4402      	add	r2, r0
 800e182:	4603      	mov	r3, r0
 800e184:	4293      	cmp	r3, r2
 800e186:	d100      	bne.n	800e18a <memset+0xa>
 800e188:	4770      	bx	lr
 800e18a:	f803 1b01 	strb.w	r1, [r3], #1
 800e18e:	e7f9      	b.n	800e184 <memset+0x4>

0800e190 <__cvt>:
 800e190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e194:	ec55 4b10 	vmov	r4, r5, d0
 800e198:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e19a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e19e:	2d00      	cmp	r5, #0
 800e1a0:	460e      	mov	r6, r1
 800e1a2:	4691      	mov	r9, r2
 800e1a4:	4619      	mov	r1, r3
 800e1a6:	bfb8      	it	lt
 800e1a8:	4622      	movlt	r2, r4
 800e1aa:	462b      	mov	r3, r5
 800e1ac:	f027 0720 	bic.w	r7, r7, #32
 800e1b0:	bfbb      	ittet	lt
 800e1b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e1b6:	461d      	movlt	r5, r3
 800e1b8:	2300      	movge	r3, #0
 800e1ba:	232d      	movlt	r3, #45	; 0x2d
 800e1bc:	bfb8      	it	lt
 800e1be:	4614      	movlt	r4, r2
 800e1c0:	2f46      	cmp	r7, #70	; 0x46
 800e1c2:	700b      	strb	r3, [r1, #0]
 800e1c4:	d004      	beq.n	800e1d0 <__cvt+0x40>
 800e1c6:	2f45      	cmp	r7, #69	; 0x45
 800e1c8:	d100      	bne.n	800e1cc <__cvt+0x3c>
 800e1ca:	3601      	adds	r6, #1
 800e1cc:	2102      	movs	r1, #2
 800e1ce:	e000      	b.n	800e1d2 <__cvt+0x42>
 800e1d0:	2103      	movs	r1, #3
 800e1d2:	ab03      	add	r3, sp, #12
 800e1d4:	9301      	str	r3, [sp, #4]
 800e1d6:	ab02      	add	r3, sp, #8
 800e1d8:	9300      	str	r3, [sp, #0]
 800e1da:	4632      	mov	r2, r6
 800e1dc:	4653      	mov	r3, sl
 800e1de:	ec45 4b10 	vmov	d0, r4, r5
 800e1e2:	f000 fe25 	bl	800ee30 <_dtoa_r>
 800e1e6:	2f47      	cmp	r7, #71	; 0x47
 800e1e8:	4680      	mov	r8, r0
 800e1ea:	d102      	bne.n	800e1f2 <__cvt+0x62>
 800e1ec:	f019 0f01 	tst.w	r9, #1
 800e1f0:	d026      	beq.n	800e240 <__cvt+0xb0>
 800e1f2:	2f46      	cmp	r7, #70	; 0x46
 800e1f4:	eb08 0906 	add.w	r9, r8, r6
 800e1f8:	d111      	bne.n	800e21e <__cvt+0x8e>
 800e1fa:	f898 3000 	ldrb.w	r3, [r8]
 800e1fe:	2b30      	cmp	r3, #48	; 0x30
 800e200:	d10a      	bne.n	800e218 <__cvt+0x88>
 800e202:	2200      	movs	r2, #0
 800e204:	2300      	movs	r3, #0
 800e206:	4620      	mov	r0, r4
 800e208:	4629      	mov	r1, r5
 800e20a:	f7f2 fc85 	bl	8000b18 <__aeabi_dcmpeq>
 800e20e:	b918      	cbnz	r0, 800e218 <__cvt+0x88>
 800e210:	f1c6 0601 	rsb	r6, r6, #1
 800e214:	f8ca 6000 	str.w	r6, [sl]
 800e218:	f8da 3000 	ldr.w	r3, [sl]
 800e21c:	4499      	add	r9, r3
 800e21e:	2200      	movs	r2, #0
 800e220:	2300      	movs	r3, #0
 800e222:	4620      	mov	r0, r4
 800e224:	4629      	mov	r1, r5
 800e226:	f7f2 fc77 	bl	8000b18 <__aeabi_dcmpeq>
 800e22a:	b938      	cbnz	r0, 800e23c <__cvt+0xac>
 800e22c:	2230      	movs	r2, #48	; 0x30
 800e22e:	9b03      	ldr	r3, [sp, #12]
 800e230:	454b      	cmp	r3, r9
 800e232:	d205      	bcs.n	800e240 <__cvt+0xb0>
 800e234:	1c59      	adds	r1, r3, #1
 800e236:	9103      	str	r1, [sp, #12]
 800e238:	701a      	strb	r2, [r3, #0]
 800e23a:	e7f8      	b.n	800e22e <__cvt+0x9e>
 800e23c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e240:	9b03      	ldr	r3, [sp, #12]
 800e242:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e244:	eba3 0308 	sub.w	r3, r3, r8
 800e248:	4640      	mov	r0, r8
 800e24a:	6013      	str	r3, [r2, #0]
 800e24c:	b004      	add	sp, #16
 800e24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e252 <__exponent>:
 800e252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e254:	2900      	cmp	r1, #0
 800e256:	4604      	mov	r4, r0
 800e258:	bfba      	itte	lt
 800e25a:	4249      	neglt	r1, r1
 800e25c:	232d      	movlt	r3, #45	; 0x2d
 800e25e:	232b      	movge	r3, #43	; 0x2b
 800e260:	2909      	cmp	r1, #9
 800e262:	f804 2b02 	strb.w	r2, [r4], #2
 800e266:	7043      	strb	r3, [r0, #1]
 800e268:	dd20      	ble.n	800e2ac <__exponent+0x5a>
 800e26a:	f10d 0307 	add.w	r3, sp, #7
 800e26e:	461f      	mov	r7, r3
 800e270:	260a      	movs	r6, #10
 800e272:	fb91 f5f6 	sdiv	r5, r1, r6
 800e276:	fb06 1115 	mls	r1, r6, r5, r1
 800e27a:	3130      	adds	r1, #48	; 0x30
 800e27c:	2d09      	cmp	r5, #9
 800e27e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e282:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800e286:	4629      	mov	r1, r5
 800e288:	dc09      	bgt.n	800e29e <__exponent+0x4c>
 800e28a:	3130      	adds	r1, #48	; 0x30
 800e28c:	3b02      	subs	r3, #2
 800e28e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e292:	42bb      	cmp	r3, r7
 800e294:	4622      	mov	r2, r4
 800e296:	d304      	bcc.n	800e2a2 <__exponent+0x50>
 800e298:	1a10      	subs	r0, r2, r0
 800e29a:	b003      	add	sp, #12
 800e29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e29e:	4613      	mov	r3, r2
 800e2a0:	e7e7      	b.n	800e272 <__exponent+0x20>
 800e2a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2a6:	f804 2b01 	strb.w	r2, [r4], #1
 800e2aa:	e7f2      	b.n	800e292 <__exponent+0x40>
 800e2ac:	2330      	movs	r3, #48	; 0x30
 800e2ae:	4419      	add	r1, r3
 800e2b0:	7083      	strb	r3, [r0, #2]
 800e2b2:	1d02      	adds	r2, r0, #4
 800e2b4:	70c1      	strb	r1, [r0, #3]
 800e2b6:	e7ef      	b.n	800e298 <__exponent+0x46>

0800e2b8 <_printf_float>:
 800e2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2bc:	b08d      	sub	sp, #52	; 0x34
 800e2be:	460c      	mov	r4, r1
 800e2c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e2c4:	4616      	mov	r6, r2
 800e2c6:	461f      	mov	r7, r3
 800e2c8:	4605      	mov	r5, r0
 800e2ca:	f001 fce3 	bl	800fc94 <_localeconv_r>
 800e2ce:	6803      	ldr	r3, [r0, #0]
 800e2d0:	9304      	str	r3, [sp, #16]
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	f7f1 ffa4 	bl	8000220 <strlen>
 800e2d8:	2300      	movs	r3, #0
 800e2da:	930a      	str	r3, [sp, #40]	; 0x28
 800e2dc:	f8d8 3000 	ldr.w	r3, [r8]
 800e2e0:	9005      	str	r0, [sp, #20]
 800e2e2:	3307      	adds	r3, #7
 800e2e4:	f023 0307 	bic.w	r3, r3, #7
 800e2e8:	f103 0208 	add.w	r2, r3, #8
 800e2ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e2f0:	f8d4 b000 	ldr.w	fp, [r4]
 800e2f4:	f8c8 2000 	str.w	r2, [r8]
 800e2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e300:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e304:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e308:	9307      	str	r3, [sp, #28]
 800e30a:	f8cd 8018 	str.w	r8, [sp, #24]
 800e30e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e312:	4ba7      	ldr	r3, [pc, #668]	; (800e5b0 <_printf_float+0x2f8>)
 800e314:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e318:	f7f2 fc30 	bl	8000b7c <__aeabi_dcmpun>
 800e31c:	bb70      	cbnz	r0, 800e37c <_printf_float+0xc4>
 800e31e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e322:	4ba3      	ldr	r3, [pc, #652]	; (800e5b0 <_printf_float+0x2f8>)
 800e324:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e328:	f7f2 fc0a 	bl	8000b40 <__aeabi_dcmple>
 800e32c:	bb30      	cbnz	r0, 800e37c <_printf_float+0xc4>
 800e32e:	2200      	movs	r2, #0
 800e330:	2300      	movs	r3, #0
 800e332:	4640      	mov	r0, r8
 800e334:	4649      	mov	r1, r9
 800e336:	f7f2 fbf9 	bl	8000b2c <__aeabi_dcmplt>
 800e33a:	b110      	cbz	r0, 800e342 <_printf_float+0x8a>
 800e33c:	232d      	movs	r3, #45	; 0x2d
 800e33e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e342:	4a9c      	ldr	r2, [pc, #624]	; (800e5b4 <_printf_float+0x2fc>)
 800e344:	4b9c      	ldr	r3, [pc, #624]	; (800e5b8 <_printf_float+0x300>)
 800e346:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e34a:	bf8c      	ite	hi
 800e34c:	4690      	movhi	r8, r2
 800e34e:	4698      	movls	r8, r3
 800e350:	2303      	movs	r3, #3
 800e352:	f02b 0204 	bic.w	r2, fp, #4
 800e356:	6123      	str	r3, [r4, #16]
 800e358:	6022      	str	r2, [r4, #0]
 800e35a:	f04f 0900 	mov.w	r9, #0
 800e35e:	9700      	str	r7, [sp, #0]
 800e360:	4633      	mov	r3, r6
 800e362:	aa0b      	add	r2, sp, #44	; 0x2c
 800e364:	4621      	mov	r1, r4
 800e366:	4628      	mov	r0, r5
 800e368:	f000 f9e6 	bl	800e738 <_printf_common>
 800e36c:	3001      	adds	r0, #1
 800e36e:	f040 808d 	bne.w	800e48c <_printf_float+0x1d4>
 800e372:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e376:	b00d      	add	sp, #52	; 0x34
 800e378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e37c:	4642      	mov	r2, r8
 800e37e:	464b      	mov	r3, r9
 800e380:	4640      	mov	r0, r8
 800e382:	4649      	mov	r1, r9
 800e384:	f7f2 fbfa 	bl	8000b7c <__aeabi_dcmpun>
 800e388:	b110      	cbz	r0, 800e390 <_printf_float+0xd8>
 800e38a:	4a8c      	ldr	r2, [pc, #560]	; (800e5bc <_printf_float+0x304>)
 800e38c:	4b8c      	ldr	r3, [pc, #560]	; (800e5c0 <_printf_float+0x308>)
 800e38e:	e7da      	b.n	800e346 <_printf_float+0x8e>
 800e390:	6861      	ldr	r1, [r4, #4]
 800e392:	1c4b      	adds	r3, r1, #1
 800e394:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800e398:	a80a      	add	r0, sp, #40	; 0x28
 800e39a:	d13e      	bne.n	800e41a <_printf_float+0x162>
 800e39c:	2306      	movs	r3, #6
 800e39e:	6063      	str	r3, [r4, #4]
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e3a6:	ab09      	add	r3, sp, #36	; 0x24
 800e3a8:	9300      	str	r3, [sp, #0]
 800e3aa:	ec49 8b10 	vmov	d0, r8, r9
 800e3ae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e3b2:	6022      	str	r2, [r4, #0]
 800e3b4:	f8cd a004 	str.w	sl, [sp, #4]
 800e3b8:	6861      	ldr	r1, [r4, #4]
 800e3ba:	4628      	mov	r0, r5
 800e3bc:	f7ff fee8 	bl	800e190 <__cvt>
 800e3c0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800e3c4:	2b47      	cmp	r3, #71	; 0x47
 800e3c6:	4680      	mov	r8, r0
 800e3c8:	d109      	bne.n	800e3de <_printf_float+0x126>
 800e3ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3cc:	1cd8      	adds	r0, r3, #3
 800e3ce:	db02      	blt.n	800e3d6 <_printf_float+0x11e>
 800e3d0:	6862      	ldr	r2, [r4, #4]
 800e3d2:	4293      	cmp	r3, r2
 800e3d4:	dd47      	ble.n	800e466 <_printf_float+0x1ae>
 800e3d6:	f1aa 0a02 	sub.w	sl, sl, #2
 800e3da:	fa5f fa8a 	uxtb.w	sl, sl
 800e3de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e3e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e3e4:	d824      	bhi.n	800e430 <_printf_float+0x178>
 800e3e6:	3901      	subs	r1, #1
 800e3e8:	4652      	mov	r2, sl
 800e3ea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e3ee:	9109      	str	r1, [sp, #36]	; 0x24
 800e3f0:	f7ff ff2f 	bl	800e252 <__exponent>
 800e3f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3f6:	1813      	adds	r3, r2, r0
 800e3f8:	2a01      	cmp	r2, #1
 800e3fa:	4681      	mov	r9, r0
 800e3fc:	6123      	str	r3, [r4, #16]
 800e3fe:	dc02      	bgt.n	800e406 <_printf_float+0x14e>
 800e400:	6822      	ldr	r2, [r4, #0]
 800e402:	07d1      	lsls	r1, r2, #31
 800e404:	d501      	bpl.n	800e40a <_printf_float+0x152>
 800e406:	3301      	adds	r3, #1
 800e408:	6123      	str	r3, [r4, #16]
 800e40a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d0a5      	beq.n	800e35e <_printf_float+0xa6>
 800e412:	232d      	movs	r3, #45	; 0x2d
 800e414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e418:	e7a1      	b.n	800e35e <_printf_float+0xa6>
 800e41a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800e41e:	f000 8177 	beq.w	800e710 <_printf_float+0x458>
 800e422:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e426:	d1bb      	bne.n	800e3a0 <_printf_float+0xe8>
 800e428:	2900      	cmp	r1, #0
 800e42a:	d1b9      	bne.n	800e3a0 <_printf_float+0xe8>
 800e42c:	2301      	movs	r3, #1
 800e42e:	e7b6      	b.n	800e39e <_printf_float+0xe6>
 800e430:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800e434:	d119      	bne.n	800e46a <_printf_float+0x1b2>
 800e436:	2900      	cmp	r1, #0
 800e438:	6863      	ldr	r3, [r4, #4]
 800e43a:	dd0c      	ble.n	800e456 <_printf_float+0x19e>
 800e43c:	6121      	str	r1, [r4, #16]
 800e43e:	b913      	cbnz	r3, 800e446 <_printf_float+0x18e>
 800e440:	6822      	ldr	r2, [r4, #0]
 800e442:	07d2      	lsls	r2, r2, #31
 800e444:	d502      	bpl.n	800e44c <_printf_float+0x194>
 800e446:	3301      	adds	r3, #1
 800e448:	440b      	add	r3, r1
 800e44a:	6123      	str	r3, [r4, #16]
 800e44c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e44e:	65a3      	str	r3, [r4, #88]	; 0x58
 800e450:	f04f 0900 	mov.w	r9, #0
 800e454:	e7d9      	b.n	800e40a <_printf_float+0x152>
 800e456:	b913      	cbnz	r3, 800e45e <_printf_float+0x1a6>
 800e458:	6822      	ldr	r2, [r4, #0]
 800e45a:	07d0      	lsls	r0, r2, #31
 800e45c:	d501      	bpl.n	800e462 <_printf_float+0x1aa>
 800e45e:	3302      	adds	r3, #2
 800e460:	e7f3      	b.n	800e44a <_printf_float+0x192>
 800e462:	2301      	movs	r3, #1
 800e464:	e7f1      	b.n	800e44a <_printf_float+0x192>
 800e466:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800e46a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e46e:	4293      	cmp	r3, r2
 800e470:	db05      	blt.n	800e47e <_printf_float+0x1c6>
 800e472:	6822      	ldr	r2, [r4, #0]
 800e474:	6123      	str	r3, [r4, #16]
 800e476:	07d1      	lsls	r1, r2, #31
 800e478:	d5e8      	bpl.n	800e44c <_printf_float+0x194>
 800e47a:	3301      	adds	r3, #1
 800e47c:	e7e5      	b.n	800e44a <_printf_float+0x192>
 800e47e:	2b00      	cmp	r3, #0
 800e480:	bfd4      	ite	le
 800e482:	f1c3 0302 	rsble	r3, r3, #2
 800e486:	2301      	movgt	r3, #1
 800e488:	4413      	add	r3, r2
 800e48a:	e7de      	b.n	800e44a <_printf_float+0x192>
 800e48c:	6823      	ldr	r3, [r4, #0]
 800e48e:	055a      	lsls	r2, r3, #21
 800e490:	d407      	bmi.n	800e4a2 <_printf_float+0x1ea>
 800e492:	6923      	ldr	r3, [r4, #16]
 800e494:	4642      	mov	r2, r8
 800e496:	4631      	mov	r1, r6
 800e498:	4628      	mov	r0, r5
 800e49a:	47b8      	blx	r7
 800e49c:	3001      	adds	r0, #1
 800e49e:	d12b      	bne.n	800e4f8 <_printf_float+0x240>
 800e4a0:	e767      	b.n	800e372 <_printf_float+0xba>
 800e4a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e4a6:	f240 80dc 	bls.w	800e662 <_printf_float+0x3aa>
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e4b2:	f7f2 fb31 	bl	8000b18 <__aeabi_dcmpeq>
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	d033      	beq.n	800e522 <_printf_float+0x26a>
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	4a41      	ldr	r2, [pc, #260]	; (800e5c4 <_printf_float+0x30c>)
 800e4be:	4631      	mov	r1, r6
 800e4c0:	4628      	mov	r0, r5
 800e4c2:	47b8      	blx	r7
 800e4c4:	3001      	adds	r0, #1
 800e4c6:	f43f af54 	beq.w	800e372 <_printf_float+0xba>
 800e4ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e4ce:	429a      	cmp	r2, r3
 800e4d0:	db02      	blt.n	800e4d8 <_printf_float+0x220>
 800e4d2:	6823      	ldr	r3, [r4, #0]
 800e4d4:	07d8      	lsls	r0, r3, #31
 800e4d6:	d50f      	bpl.n	800e4f8 <_printf_float+0x240>
 800e4d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4dc:	4631      	mov	r1, r6
 800e4de:	4628      	mov	r0, r5
 800e4e0:	47b8      	blx	r7
 800e4e2:	3001      	adds	r0, #1
 800e4e4:	f43f af45 	beq.w	800e372 <_printf_float+0xba>
 800e4e8:	f04f 0800 	mov.w	r8, #0
 800e4ec:	f104 091a 	add.w	r9, r4, #26
 800e4f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4f2:	3b01      	subs	r3, #1
 800e4f4:	4543      	cmp	r3, r8
 800e4f6:	dc09      	bgt.n	800e50c <_printf_float+0x254>
 800e4f8:	6823      	ldr	r3, [r4, #0]
 800e4fa:	079b      	lsls	r3, r3, #30
 800e4fc:	f100 8103 	bmi.w	800e706 <_printf_float+0x44e>
 800e500:	68e0      	ldr	r0, [r4, #12]
 800e502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e504:	4298      	cmp	r0, r3
 800e506:	bfb8      	it	lt
 800e508:	4618      	movlt	r0, r3
 800e50a:	e734      	b.n	800e376 <_printf_float+0xbe>
 800e50c:	2301      	movs	r3, #1
 800e50e:	464a      	mov	r2, r9
 800e510:	4631      	mov	r1, r6
 800e512:	4628      	mov	r0, r5
 800e514:	47b8      	blx	r7
 800e516:	3001      	adds	r0, #1
 800e518:	f43f af2b 	beq.w	800e372 <_printf_float+0xba>
 800e51c:	f108 0801 	add.w	r8, r8, #1
 800e520:	e7e6      	b.n	800e4f0 <_printf_float+0x238>
 800e522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e524:	2b00      	cmp	r3, #0
 800e526:	dc2b      	bgt.n	800e580 <_printf_float+0x2c8>
 800e528:	2301      	movs	r3, #1
 800e52a:	4a26      	ldr	r2, [pc, #152]	; (800e5c4 <_printf_float+0x30c>)
 800e52c:	4631      	mov	r1, r6
 800e52e:	4628      	mov	r0, r5
 800e530:	47b8      	blx	r7
 800e532:	3001      	adds	r0, #1
 800e534:	f43f af1d 	beq.w	800e372 <_printf_float+0xba>
 800e538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e53a:	b923      	cbnz	r3, 800e546 <_printf_float+0x28e>
 800e53c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e53e:	b913      	cbnz	r3, 800e546 <_printf_float+0x28e>
 800e540:	6823      	ldr	r3, [r4, #0]
 800e542:	07d9      	lsls	r1, r3, #31
 800e544:	d5d8      	bpl.n	800e4f8 <_printf_float+0x240>
 800e546:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e54a:	4631      	mov	r1, r6
 800e54c:	4628      	mov	r0, r5
 800e54e:	47b8      	blx	r7
 800e550:	3001      	adds	r0, #1
 800e552:	f43f af0e 	beq.w	800e372 <_printf_float+0xba>
 800e556:	f04f 0900 	mov.w	r9, #0
 800e55a:	f104 0a1a 	add.w	sl, r4, #26
 800e55e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e560:	425b      	negs	r3, r3
 800e562:	454b      	cmp	r3, r9
 800e564:	dc01      	bgt.n	800e56a <_printf_float+0x2b2>
 800e566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e568:	e794      	b.n	800e494 <_printf_float+0x1dc>
 800e56a:	2301      	movs	r3, #1
 800e56c:	4652      	mov	r2, sl
 800e56e:	4631      	mov	r1, r6
 800e570:	4628      	mov	r0, r5
 800e572:	47b8      	blx	r7
 800e574:	3001      	adds	r0, #1
 800e576:	f43f aefc 	beq.w	800e372 <_printf_float+0xba>
 800e57a:	f109 0901 	add.w	r9, r9, #1
 800e57e:	e7ee      	b.n	800e55e <_printf_float+0x2a6>
 800e580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e582:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e584:	429a      	cmp	r2, r3
 800e586:	bfa8      	it	ge
 800e588:	461a      	movge	r2, r3
 800e58a:	2a00      	cmp	r2, #0
 800e58c:	4691      	mov	r9, r2
 800e58e:	dd07      	ble.n	800e5a0 <_printf_float+0x2e8>
 800e590:	4613      	mov	r3, r2
 800e592:	4631      	mov	r1, r6
 800e594:	4642      	mov	r2, r8
 800e596:	4628      	mov	r0, r5
 800e598:	47b8      	blx	r7
 800e59a:	3001      	adds	r0, #1
 800e59c:	f43f aee9 	beq.w	800e372 <_printf_float+0xba>
 800e5a0:	f104 031a 	add.w	r3, r4, #26
 800e5a4:	f04f 0b00 	mov.w	fp, #0
 800e5a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e5ac:	9306      	str	r3, [sp, #24]
 800e5ae:	e015      	b.n	800e5dc <_printf_float+0x324>
 800e5b0:	7fefffff 	.word	0x7fefffff
 800e5b4:	08011fa8 	.word	0x08011fa8
 800e5b8:	08011fa4 	.word	0x08011fa4
 800e5bc:	08011fb0 	.word	0x08011fb0
 800e5c0:	08011fac 	.word	0x08011fac
 800e5c4:	08011fb4 	.word	0x08011fb4
 800e5c8:	2301      	movs	r3, #1
 800e5ca:	9a06      	ldr	r2, [sp, #24]
 800e5cc:	4631      	mov	r1, r6
 800e5ce:	4628      	mov	r0, r5
 800e5d0:	47b8      	blx	r7
 800e5d2:	3001      	adds	r0, #1
 800e5d4:	f43f aecd 	beq.w	800e372 <_printf_float+0xba>
 800e5d8:	f10b 0b01 	add.w	fp, fp, #1
 800e5dc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e5e0:	ebaa 0309 	sub.w	r3, sl, r9
 800e5e4:	455b      	cmp	r3, fp
 800e5e6:	dcef      	bgt.n	800e5c8 <_printf_float+0x310>
 800e5e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e5ec:	429a      	cmp	r2, r3
 800e5ee:	44d0      	add	r8, sl
 800e5f0:	db15      	blt.n	800e61e <_printf_float+0x366>
 800e5f2:	6823      	ldr	r3, [r4, #0]
 800e5f4:	07da      	lsls	r2, r3, #31
 800e5f6:	d412      	bmi.n	800e61e <_printf_float+0x366>
 800e5f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5fc:	eba3 020a 	sub.w	r2, r3, sl
 800e600:	eba3 0a01 	sub.w	sl, r3, r1
 800e604:	4592      	cmp	sl, r2
 800e606:	bfa8      	it	ge
 800e608:	4692      	movge	sl, r2
 800e60a:	f1ba 0f00 	cmp.w	sl, #0
 800e60e:	dc0e      	bgt.n	800e62e <_printf_float+0x376>
 800e610:	f04f 0800 	mov.w	r8, #0
 800e614:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e618:	f104 091a 	add.w	r9, r4, #26
 800e61c:	e019      	b.n	800e652 <_printf_float+0x39a>
 800e61e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e622:	4631      	mov	r1, r6
 800e624:	4628      	mov	r0, r5
 800e626:	47b8      	blx	r7
 800e628:	3001      	adds	r0, #1
 800e62a:	d1e5      	bne.n	800e5f8 <_printf_float+0x340>
 800e62c:	e6a1      	b.n	800e372 <_printf_float+0xba>
 800e62e:	4653      	mov	r3, sl
 800e630:	4642      	mov	r2, r8
 800e632:	4631      	mov	r1, r6
 800e634:	4628      	mov	r0, r5
 800e636:	47b8      	blx	r7
 800e638:	3001      	adds	r0, #1
 800e63a:	d1e9      	bne.n	800e610 <_printf_float+0x358>
 800e63c:	e699      	b.n	800e372 <_printf_float+0xba>
 800e63e:	2301      	movs	r3, #1
 800e640:	464a      	mov	r2, r9
 800e642:	4631      	mov	r1, r6
 800e644:	4628      	mov	r0, r5
 800e646:	47b8      	blx	r7
 800e648:	3001      	adds	r0, #1
 800e64a:	f43f ae92 	beq.w	800e372 <_printf_float+0xba>
 800e64e:	f108 0801 	add.w	r8, r8, #1
 800e652:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e656:	1a9b      	subs	r3, r3, r2
 800e658:	eba3 030a 	sub.w	r3, r3, sl
 800e65c:	4543      	cmp	r3, r8
 800e65e:	dcee      	bgt.n	800e63e <_printf_float+0x386>
 800e660:	e74a      	b.n	800e4f8 <_printf_float+0x240>
 800e662:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e664:	2a01      	cmp	r2, #1
 800e666:	dc01      	bgt.n	800e66c <_printf_float+0x3b4>
 800e668:	07db      	lsls	r3, r3, #31
 800e66a:	d53a      	bpl.n	800e6e2 <_printf_float+0x42a>
 800e66c:	2301      	movs	r3, #1
 800e66e:	4642      	mov	r2, r8
 800e670:	4631      	mov	r1, r6
 800e672:	4628      	mov	r0, r5
 800e674:	47b8      	blx	r7
 800e676:	3001      	adds	r0, #1
 800e678:	f43f ae7b 	beq.w	800e372 <_printf_float+0xba>
 800e67c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e680:	4631      	mov	r1, r6
 800e682:	4628      	mov	r0, r5
 800e684:	47b8      	blx	r7
 800e686:	3001      	adds	r0, #1
 800e688:	f108 0801 	add.w	r8, r8, #1
 800e68c:	f43f ae71 	beq.w	800e372 <_printf_float+0xba>
 800e690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e692:	2200      	movs	r2, #0
 800e694:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800e698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e69c:	2300      	movs	r3, #0
 800e69e:	f7f2 fa3b 	bl	8000b18 <__aeabi_dcmpeq>
 800e6a2:	b9c8      	cbnz	r0, 800e6d8 <_printf_float+0x420>
 800e6a4:	4653      	mov	r3, sl
 800e6a6:	4642      	mov	r2, r8
 800e6a8:	4631      	mov	r1, r6
 800e6aa:	4628      	mov	r0, r5
 800e6ac:	47b8      	blx	r7
 800e6ae:	3001      	adds	r0, #1
 800e6b0:	d10e      	bne.n	800e6d0 <_printf_float+0x418>
 800e6b2:	e65e      	b.n	800e372 <_printf_float+0xba>
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	4652      	mov	r2, sl
 800e6b8:	4631      	mov	r1, r6
 800e6ba:	4628      	mov	r0, r5
 800e6bc:	47b8      	blx	r7
 800e6be:	3001      	adds	r0, #1
 800e6c0:	f43f ae57 	beq.w	800e372 <_printf_float+0xba>
 800e6c4:	f108 0801 	add.w	r8, r8, #1
 800e6c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6ca:	3b01      	subs	r3, #1
 800e6cc:	4543      	cmp	r3, r8
 800e6ce:	dcf1      	bgt.n	800e6b4 <_printf_float+0x3fc>
 800e6d0:	464b      	mov	r3, r9
 800e6d2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e6d6:	e6de      	b.n	800e496 <_printf_float+0x1de>
 800e6d8:	f04f 0800 	mov.w	r8, #0
 800e6dc:	f104 0a1a 	add.w	sl, r4, #26
 800e6e0:	e7f2      	b.n	800e6c8 <_printf_float+0x410>
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	e7df      	b.n	800e6a6 <_printf_float+0x3ee>
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	464a      	mov	r2, r9
 800e6ea:	4631      	mov	r1, r6
 800e6ec:	4628      	mov	r0, r5
 800e6ee:	47b8      	blx	r7
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	f43f ae3e 	beq.w	800e372 <_printf_float+0xba>
 800e6f6:	f108 0801 	add.w	r8, r8, #1
 800e6fa:	68e3      	ldr	r3, [r4, #12]
 800e6fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e6fe:	1a9b      	subs	r3, r3, r2
 800e700:	4543      	cmp	r3, r8
 800e702:	dcf0      	bgt.n	800e6e6 <_printf_float+0x42e>
 800e704:	e6fc      	b.n	800e500 <_printf_float+0x248>
 800e706:	f04f 0800 	mov.w	r8, #0
 800e70a:	f104 0919 	add.w	r9, r4, #25
 800e70e:	e7f4      	b.n	800e6fa <_printf_float+0x442>
 800e710:	2900      	cmp	r1, #0
 800e712:	f43f ae8b 	beq.w	800e42c <_printf_float+0x174>
 800e716:	2300      	movs	r3, #0
 800e718:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e71c:	ab09      	add	r3, sp, #36	; 0x24
 800e71e:	9300      	str	r3, [sp, #0]
 800e720:	ec49 8b10 	vmov	d0, r8, r9
 800e724:	6022      	str	r2, [r4, #0]
 800e726:	f8cd a004 	str.w	sl, [sp, #4]
 800e72a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e72e:	4628      	mov	r0, r5
 800e730:	f7ff fd2e 	bl	800e190 <__cvt>
 800e734:	4680      	mov	r8, r0
 800e736:	e648      	b.n	800e3ca <_printf_float+0x112>

0800e738 <_printf_common>:
 800e738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e73c:	4691      	mov	r9, r2
 800e73e:	461f      	mov	r7, r3
 800e740:	688a      	ldr	r2, [r1, #8]
 800e742:	690b      	ldr	r3, [r1, #16]
 800e744:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e748:	4293      	cmp	r3, r2
 800e74a:	bfb8      	it	lt
 800e74c:	4613      	movlt	r3, r2
 800e74e:	f8c9 3000 	str.w	r3, [r9]
 800e752:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e756:	4606      	mov	r6, r0
 800e758:	460c      	mov	r4, r1
 800e75a:	b112      	cbz	r2, 800e762 <_printf_common+0x2a>
 800e75c:	3301      	adds	r3, #1
 800e75e:	f8c9 3000 	str.w	r3, [r9]
 800e762:	6823      	ldr	r3, [r4, #0]
 800e764:	0699      	lsls	r1, r3, #26
 800e766:	bf42      	ittt	mi
 800e768:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e76c:	3302      	addmi	r3, #2
 800e76e:	f8c9 3000 	strmi.w	r3, [r9]
 800e772:	6825      	ldr	r5, [r4, #0]
 800e774:	f015 0506 	ands.w	r5, r5, #6
 800e778:	d107      	bne.n	800e78a <_printf_common+0x52>
 800e77a:	f104 0a19 	add.w	sl, r4, #25
 800e77e:	68e3      	ldr	r3, [r4, #12]
 800e780:	f8d9 2000 	ldr.w	r2, [r9]
 800e784:	1a9b      	subs	r3, r3, r2
 800e786:	42ab      	cmp	r3, r5
 800e788:	dc28      	bgt.n	800e7dc <_printf_common+0xa4>
 800e78a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e78e:	6822      	ldr	r2, [r4, #0]
 800e790:	3300      	adds	r3, #0
 800e792:	bf18      	it	ne
 800e794:	2301      	movne	r3, #1
 800e796:	0692      	lsls	r2, r2, #26
 800e798:	d42d      	bmi.n	800e7f6 <_printf_common+0xbe>
 800e79a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e79e:	4639      	mov	r1, r7
 800e7a0:	4630      	mov	r0, r6
 800e7a2:	47c0      	blx	r8
 800e7a4:	3001      	adds	r0, #1
 800e7a6:	d020      	beq.n	800e7ea <_printf_common+0xb2>
 800e7a8:	6823      	ldr	r3, [r4, #0]
 800e7aa:	68e5      	ldr	r5, [r4, #12]
 800e7ac:	f8d9 2000 	ldr.w	r2, [r9]
 800e7b0:	f003 0306 	and.w	r3, r3, #6
 800e7b4:	2b04      	cmp	r3, #4
 800e7b6:	bf08      	it	eq
 800e7b8:	1aad      	subeq	r5, r5, r2
 800e7ba:	68a3      	ldr	r3, [r4, #8]
 800e7bc:	6922      	ldr	r2, [r4, #16]
 800e7be:	bf0c      	ite	eq
 800e7c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7c4:	2500      	movne	r5, #0
 800e7c6:	4293      	cmp	r3, r2
 800e7c8:	bfc4      	itt	gt
 800e7ca:	1a9b      	subgt	r3, r3, r2
 800e7cc:	18ed      	addgt	r5, r5, r3
 800e7ce:	f04f 0900 	mov.w	r9, #0
 800e7d2:	341a      	adds	r4, #26
 800e7d4:	454d      	cmp	r5, r9
 800e7d6:	d11a      	bne.n	800e80e <_printf_common+0xd6>
 800e7d8:	2000      	movs	r0, #0
 800e7da:	e008      	b.n	800e7ee <_printf_common+0xb6>
 800e7dc:	2301      	movs	r3, #1
 800e7de:	4652      	mov	r2, sl
 800e7e0:	4639      	mov	r1, r7
 800e7e2:	4630      	mov	r0, r6
 800e7e4:	47c0      	blx	r8
 800e7e6:	3001      	adds	r0, #1
 800e7e8:	d103      	bne.n	800e7f2 <_printf_common+0xba>
 800e7ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7f2:	3501      	adds	r5, #1
 800e7f4:	e7c3      	b.n	800e77e <_printf_common+0x46>
 800e7f6:	18e1      	adds	r1, r4, r3
 800e7f8:	1c5a      	adds	r2, r3, #1
 800e7fa:	2030      	movs	r0, #48	; 0x30
 800e7fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e800:	4422      	add	r2, r4
 800e802:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e806:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e80a:	3302      	adds	r3, #2
 800e80c:	e7c5      	b.n	800e79a <_printf_common+0x62>
 800e80e:	2301      	movs	r3, #1
 800e810:	4622      	mov	r2, r4
 800e812:	4639      	mov	r1, r7
 800e814:	4630      	mov	r0, r6
 800e816:	47c0      	blx	r8
 800e818:	3001      	adds	r0, #1
 800e81a:	d0e6      	beq.n	800e7ea <_printf_common+0xb2>
 800e81c:	f109 0901 	add.w	r9, r9, #1
 800e820:	e7d8      	b.n	800e7d4 <_printf_common+0x9c>
	...

0800e824 <_printf_i>:
 800e824:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e828:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e82c:	460c      	mov	r4, r1
 800e82e:	7e09      	ldrb	r1, [r1, #24]
 800e830:	b085      	sub	sp, #20
 800e832:	296e      	cmp	r1, #110	; 0x6e
 800e834:	4617      	mov	r7, r2
 800e836:	4606      	mov	r6, r0
 800e838:	4698      	mov	r8, r3
 800e83a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e83c:	f000 80b3 	beq.w	800e9a6 <_printf_i+0x182>
 800e840:	d822      	bhi.n	800e888 <_printf_i+0x64>
 800e842:	2963      	cmp	r1, #99	; 0x63
 800e844:	d036      	beq.n	800e8b4 <_printf_i+0x90>
 800e846:	d80a      	bhi.n	800e85e <_printf_i+0x3a>
 800e848:	2900      	cmp	r1, #0
 800e84a:	f000 80b9 	beq.w	800e9c0 <_printf_i+0x19c>
 800e84e:	2958      	cmp	r1, #88	; 0x58
 800e850:	f000 8083 	beq.w	800e95a <_printf_i+0x136>
 800e854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e858:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e85c:	e032      	b.n	800e8c4 <_printf_i+0xa0>
 800e85e:	2964      	cmp	r1, #100	; 0x64
 800e860:	d001      	beq.n	800e866 <_printf_i+0x42>
 800e862:	2969      	cmp	r1, #105	; 0x69
 800e864:	d1f6      	bne.n	800e854 <_printf_i+0x30>
 800e866:	6820      	ldr	r0, [r4, #0]
 800e868:	6813      	ldr	r3, [r2, #0]
 800e86a:	0605      	lsls	r5, r0, #24
 800e86c:	f103 0104 	add.w	r1, r3, #4
 800e870:	d52a      	bpl.n	800e8c8 <_printf_i+0xa4>
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	6011      	str	r1, [r2, #0]
 800e876:	2b00      	cmp	r3, #0
 800e878:	da03      	bge.n	800e882 <_printf_i+0x5e>
 800e87a:	222d      	movs	r2, #45	; 0x2d
 800e87c:	425b      	negs	r3, r3
 800e87e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e882:	486f      	ldr	r0, [pc, #444]	; (800ea40 <_printf_i+0x21c>)
 800e884:	220a      	movs	r2, #10
 800e886:	e039      	b.n	800e8fc <_printf_i+0xd8>
 800e888:	2973      	cmp	r1, #115	; 0x73
 800e88a:	f000 809d 	beq.w	800e9c8 <_printf_i+0x1a4>
 800e88e:	d808      	bhi.n	800e8a2 <_printf_i+0x7e>
 800e890:	296f      	cmp	r1, #111	; 0x6f
 800e892:	d020      	beq.n	800e8d6 <_printf_i+0xb2>
 800e894:	2970      	cmp	r1, #112	; 0x70
 800e896:	d1dd      	bne.n	800e854 <_printf_i+0x30>
 800e898:	6823      	ldr	r3, [r4, #0]
 800e89a:	f043 0320 	orr.w	r3, r3, #32
 800e89e:	6023      	str	r3, [r4, #0]
 800e8a0:	e003      	b.n	800e8aa <_printf_i+0x86>
 800e8a2:	2975      	cmp	r1, #117	; 0x75
 800e8a4:	d017      	beq.n	800e8d6 <_printf_i+0xb2>
 800e8a6:	2978      	cmp	r1, #120	; 0x78
 800e8a8:	d1d4      	bne.n	800e854 <_printf_i+0x30>
 800e8aa:	2378      	movs	r3, #120	; 0x78
 800e8ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e8b0:	4864      	ldr	r0, [pc, #400]	; (800ea44 <_printf_i+0x220>)
 800e8b2:	e055      	b.n	800e960 <_printf_i+0x13c>
 800e8b4:	6813      	ldr	r3, [r2, #0]
 800e8b6:	1d19      	adds	r1, r3, #4
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	6011      	str	r1, [r2, #0]
 800e8bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e8c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	e08c      	b.n	800e9e2 <_printf_i+0x1be>
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	6011      	str	r1, [r2, #0]
 800e8cc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e8d0:	bf18      	it	ne
 800e8d2:	b21b      	sxthne	r3, r3
 800e8d4:	e7cf      	b.n	800e876 <_printf_i+0x52>
 800e8d6:	6813      	ldr	r3, [r2, #0]
 800e8d8:	6825      	ldr	r5, [r4, #0]
 800e8da:	1d18      	adds	r0, r3, #4
 800e8dc:	6010      	str	r0, [r2, #0]
 800e8de:	0628      	lsls	r0, r5, #24
 800e8e0:	d501      	bpl.n	800e8e6 <_printf_i+0xc2>
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	e002      	b.n	800e8ec <_printf_i+0xc8>
 800e8e6:	0668      	lsls	r0, r5, #25
 800e8e8:	d5fb      	bpl.n	800e8e2 <_printf_i+0xbe>
 800e8ea:	881b      	ldrh	r3, [r3, #0]
 800e8ec:	4854      	ldr	r0, [pc, #336]	; (800ea40 <_printf_i+0x21c>)
 800e8ee:	296f      	cmp	r1, #111	; 0x6f
 800e8f0:	bf14      	ite	ne
 800e8f2:	220a      	movne	r2, #10
 800e8f4:	2208      	moveq	r2, #8
 800e8f6:	2100      	movs	r1, #0
 800e8f8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e8fc:	6865      	ldr	r5, [r4, #4]
 800e8fe:	60a5      	str	r5, [r4, #8]
 800e900:	2d00      	cmp	r5, #0
 800e902:	f2c0 8095 	blt.w	800ea30 <_printf_i+0x20c>
 800e906:	6821      	ldr	r1, [r4, #0]
 800e908:	f021 0104 	bic.w	r1, r1, #4
 800e90c:	6021      	str	r1, [r4, #0]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d13d      	bne.n	800e98e <_printf_i+0x16a>
 800e912:	2d00      	cmp	r5, #0
 800e914:	f040 808e 	bne.w	800ea34 <_printf_i+0x210>
 800e918:	4665      	mov	r5, ip
 800e91a:	2a08      	cmp	r2, #8
 800e91c:	d10b      	bne.n	800e936 <_printf_i+0x112>
 800e91e:	6823      	ldr	r3, [r4, #0]
 800e920:	07db      	lsls	r3, r3, #31
 800e922:	d508      	bpl.n	800e936 <_printf_i+0x112>
 800e924:	6923      	ldr	r3, [r4, #16]
 800e926:	6862      	ldr	r2, [r4, #4]
 800e928:	429a      	cmp	r2, r3
 800e92a:	bfde      	ittt	le
 800e92c:	2330      	movle	r3, #48	; 0x30
 800e92e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e932:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e936:	ebac 0305 	sub.w	r3, ip, r5
 800e93a:	6123      	str	r3, [r4, #16]
 800e93c:	f8cd 8000 	str.w	r8, [sp]
 800e940:	463b      	mov	r3, r7
 800e942:	aa03      	add	r2, sp, #12
 800e944:	4621      	mov	r1, r4
 800e946:	4630      	mov	r0, r6
 800e948:	f7ff fef6 	bl	800e738 <_printf_common>
 800e94c:	3001      	adds	r0, #1
 800e94e:	d14d      	bne.n	800e9ec <_printf_i+0x1c8>
 800e950:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e954:	b005      	add	sp, #20
 800e956:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e95a:	4839      	ldr	r0, [pc, #228]	; (800ea40 <_printf_i+0x21c>)
 800e95c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e960:	6813      	ldr	r3, [r2, #0]
 800e962:	6821      	ldr	r1, [r4, #0]
 800e964:	1d1d      	adds	r5, r3, #4
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	6015      	str	r5, [r2, #0]
 800e96a:	060a      	lsls	r2, r1, #24
 800e96c:	d50b      	bpl.n	800e986 <_printf_i+0x162>
 800e96e:	07ca      	lsls	r2, r1, #31
 800e970:	bf44      	itt	mi
 800e972:	f041 0120 	orrmi.w	r1, r1, #32
 800e976:	6021      	strmi	r1, [r4, #0]
 800e978:	b91b      	cbnz	r3, 800e982 <_printf_i+0x15e>
 800e97a:	6822      	ldr	r2, [r4, #0]
 800e97c:	f022 0220 	bic.w	r2, r2, #32
 800e980:	6022      	str	r2, [r4, #0]
 800e982:	2210      	movs	r2, #16
 800e984:	e7b7      	b.n	800e8f6 <_printf_i+0xd2>
 800e986:	064d      	lsls	r5, r1, #25
 800e988:	bf48      	it	mi
 800e98a:	b29b      	uxthmi	r3, r3
 800e98c:	e7ef      	b.n	800e96e <_printf_i+0x14a>
 800e98e:	4665      	mov	r5, ip
 800e990:	fbb3 f1f2 	udiv	r1, r3, r2
 800e994:	fb02 3311 	mls	r3, r2, r1, r3
 800e998:	5cc3      	ldrb	r3, [r0, r3]
 800e99a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e99e:	460b      	mov	r3, r1
 800e9a0:	2900      	cmp	r1, #0
 800e9a2:	d1f5      	bne.n	800e990 <_printf_i+0x16c>
 800e9a4:	e7b9      	b.n	800e91a <_printf_i+0xf6>
 800e9a6:	6813      	ldr	r3, [r2, #0]
 800e9a8:	6825      	ldr	r5, [r4, #0]
 800e9aa:	6961      	ldr	r1, [r4, #20]
 800e9ac:	1d18      	adds	r0, r3, #4
 800e9ae:	6010      	str	r0, [r2, #0]
 800e9b0:	0628      	lsls	r0, r5, #24
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	d501      	bpl.n	800e9ba <_printf_i+0x196>
 800e9b6:	6019      	str	r1, [r3, #0]
 800e9b8:	e002      	b.n	800e9c0 <_printf_i+0x19c>
 800e9ba:	066a      	lsls	r2, r5, #25
 800e9bc:	d5fb      	bpl.n	800e9b6 <_printf_i+0x192>
 800e9be:	8019      	strh	r1, [r3, #0]
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	6123      	str	r3, [r4, #16]
 800e9c4:	4665      	mov	r5, ip
 800e9c6:	e7b9      	b.n	800e93c <_printf_i+0x118>
 800e9c8:	6813      	ldr	r3, [r2, #0]
 800e9ca:	1d19      	adds	r1, r3, #4
 800e9cc:	6011      	str	r1, [r2, #0]
 800e9ce:	681d      	ldr	r5, [r3, #0]
 800e9d0:	6862      	ldr	r2, [r4, #4]
 800e9d2:	2100      	movs	r1, #0
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	f7f1 fc2b 	bl	8000230 <memchr>
 800e9da:	b108      	cbz	r0, 800e9e0 <_printf_i+0x1bc>
 800e9dc:	1b40      	subs	r0, r0, r5
 800e9de:	6060      	str	r0, [r4, #4]
 800e9e0:	6863      	ldr	r3, [r4, #4]
 800e9e2:	6123      	str	r3, [r4, #16]
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e9ea:	e7a7      	b.n	800e93c <_printf_i+0x118>
 800e9ec:	6923      	ldr	r3, [r4, #16]
 800e9ee:	462a      	mov	r2, r5
 800e9f0:	4639      	mov	r1, r7
 800e9f2:	4630      	mov	r0, r6
 800e9f4:	47c0      	blx	r8
 800e9f6:	3001      	adds	r0, #1
 800e9f8:	d0aa      	beq.n	800e950 <_printf_i+0x12c>
 800e9fa:	6823      	ldr	r3, [r4, #0]
 800e9fc:	079b      	lsls	r3, r3, #30
 800e9fe:	d413      	bmi.n	800ea28 <_printf_i+0x204>
 800ea00:	68e0      	ldr	r0, [r4, #12]
 800ea02:	9b03      	ldr	r3, [sp, #12]
 800ea04:	4298      	cmp	r0, r3
 800ea06:	bfb8      	it	lt
 800ea08:	4618      	movlt	r0, r3
 800ea0a:	e7a3      	b.n	800e954 <_printf_i+0x130>
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	464a      	mov	r2, r9
 800ea10:	4639      	mov	r1, r7
 800ea12:	4630      	mov	r0, r6
 800ea14:	47c0      	blx	r8
 800ea16:	3001      	adds	r0, #1
 800ea18:	d09a      	beq.n	800e950 <_printf_i+0x12c>
 800ea1a:	3501      	adds	r5, #1
 800ea1c:	68e3      	ldr	r3, [r4, #12]
 800ea1e:	9a03      	ldr	r2, [sp, #12]
 800ea20:	1a9b      	subs	r3, r3, r2
 800ea22:	42ab      	cmp	r3, r5
 800ea24:	dcf2      	bgt.n	800ea0c <_printf_i+0x1e8>
 800ea26:	e7eb      	b.n	800ea00 <_printf_i+0x1dc>
 800ea28:	2500      	movs	r5, #0
 800ea2a:	f104 0919 	add.w	r9, r4, #25
 800ea2e:	e7f5      	b.n	800ea1c <_printf_i+0x1f8>
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d1ac      	bne.n	800e98e <_printf_i+0x16a>
 800ea34:	7803      	ldrb	r3, [r0, #0]
 800ea36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea3a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea3e:	e76c      	b.n	800e91a <_printf_i+0xf6>
 800ea40:	08011fb6 	.word	0x08011fb6
 800ea44:	08011fc7 	.word	0x08011fc7

0800ea48 <_puts_r>:
 800ea48:	b570      	push	{r4, r5, r6, lr}
 800ea4a:	460e      	mov	r6, r1
 800ea4c:	4605      	mov	r5, r0
 800ea4e:	b118      	cbz	r0, 800ea58 <_puts_r+0x10>
 800ea50:	6983      	ldr	r3, [r0, #24]
 800ea52:	b90b      	cbnz	r3, 800ea58 <_puts_r+0x10>
 800ea54:	f001 f894 	bl	800fb80 <__sinit>
 800ea58:	69ab      	ldr	r3, [r5, #24]
 800ea5a:	68ac      	ldr	r4, [r5, #8]
 800ea5c:	b913      	cbnz	r3, 800ea64 <_puts_r+0x1c>
 800ea5e:	4628      	mov	r0, r5
 800ea60:	f001 f88e 	bl	800fb80 <__sinit>
 800ea64:	4b23      	ldr	r3, [pc, #140]	; (800eaf4 <_puts_r+0xac>)
 800ea66:	429c      	cmp	r4, r3
 800ea68:	d117      	bne.n	800ea9a <_puts_r+0x52>
 800ea6a:	686c      	ldr	r4, [r5, #4]
 800ea6c:	89a3      	ldrh	r3, [r4, #12]
 800ea6e:	071b      	lsls	r3, r3, #28
 800ea70:	d51d      	bpl.n	800eaae <_puts_r+0x66>
 800ea72:	6923      	ldr	r3, [r4, #16]
 800ea74:	b1db      	cbz	r3, 800eaae <_puts_r+0x66>
 800ea76:	3e01      	subs	r6, #1
 800ea78:	68a3      	ldr	r3, [r4, #8]
 800ea7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ea7e:	3b01      	subs	r3, #1
 800ea80:	60a3      	str	r3, [r4, #8]
 800ea82:	b9e9      	cbnz	r1, 800eac0 <_puts_r+0x78>
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	da2e      	bge.n	800eae6 <_puts_r+0x9e>
 800ea88:	4622      	mov	r2, r4
 800ea8a:	210a      	movs	r1, #10
 800ea8c:	4628      	mov	r0, r5
 800ea8e:	f000 f883 	bl	800eb98 <__swbuf_r>
 800ea92:	3001      	adds	r0, #1
 800ea94:	d011      	beq.n	800eaba <_puts_r+0x72>
 800ea96:	200a      	movs	r0, #10
 800ea98:	e011      	b.n	800eabe <_puts_r+0x76>
 800ea9a:	4b17      	ldr	r3, [pc, #92]	; (800eaf8 <_puts_r+0xb0>)
 800ea9c:	429c      	cmp	r4, r3
 800ea9e:	d101      	bne.n	800eaa4 <_puts_r+0x5c>
 800eaa0:	68ac      	ldr	r4, [r5, #8]
 800eaa2:	e7e3      	b.n	800ea6c <_puts_r+0x24>
 800eaa4:	4b15      	ldr	r3, [pc, #84]	; (800eafc <_puts_r+0xb4>)
 800eaa6:	429c      	cmp	r4, r3
 800eaa8:	bf08      	it	eq
 800eaaa:	68ec      	ldreq	r4, [r5, #12]
 800eaac:	e7de      	b.n	800ea6c <_puts_r+0x24>
 800eaae:	4621      	mov	r1, r4
 800eab0:	4628      	mov	r0, r5
 800eab2:	f000 f8c3 	bl	800ec3c <__swsetup_r>
 800eab6:	2800      	cmp	r0, #0
 800eab8:	d0dd      	beq.n	800ea76 <_puts_r+0x2e>
 800eaba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eabe:	bd70      	pop	{r4, r5, r6, pc}
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	da04      	bge.n	800eace <_puts_r+0x86>
 800eac4:	69a2      	ldr	r2, [r4, #24]
 800eac6:	429a      	cmp	r2, r3
 800eac8:	dc06      	bgt.n	800ead8 <_puts_r+0x90>
 800eaca:	290a      	cmp	r1, #10
 800eacc:	d004      	beq.n	800ead8 <_puts_r+0x90>
 800eace:	6823      	ldr	r3, [r4, #0]
 800ead0:	1c5a      	adds	r2, r3, #1
 800ead2:	6022      	str	r2, [r4, #0]
 800ead4:	7019      	strb	r1, [r3, #0]
 800ead6:	e7cf      	b.n	800ea78 <_puts_r+0x30>
 800ead8:	4622      	mov	r2, r4
 800eada:	4628      	mov	r0, r5
 800eadc:	f000 f85c 	bl	800eb98 <__swbuf_r>
 800eae0:	3001      	adds	r0, #1
 800eae2:	d1c9      	bne.n	800ea78 <_puts_r+0x30>
 800eae4:	e7e9      	b.n	800eaba <_puts_r+0x72>
 800eae6:	6823      	ldr	r3, [r4, #0]
 800eae8:	200a      	movs	r0, #10
 800eaea:	1c5a      	adds	r2, r3, #1
 800eaec:	6022      	str	r2, [r4, #0]
 800eaee:	7018      	strb	r0, [r3, #0]
 800eaf0:	e7e5      	b.n	800eabe <_puts_r+0x76>
 800eaf2:	bf00      	nop
 800eaf4:	08012008 	.word	0x08012008
 800eaf8:	08012028 	.word	0x08012028
 800eafc:	08011fe8 	.word	0x08011fe8

0800eb00 <puts>:
 800eb00:	4b02      	ldr	r3, [pc, #8]	; (800eb0c <puts+0xc>)
 800eb02:	4601      	mov	r1, r0
 800eb04:	6818      	ldr	r0, [r3, #0]
 800eb06:	f7ff bf9f 	b.w	800ea48 <_puts_r>
 800eb0a:	bf00      	nop
 800eb0c:	20001cfc 	.word	0x20001cfc

0800eb10 <sniprintf>:
 800eb10:	b40c      	push	{r2, r3}
 800eb12:	b530      	push	{r4, r5, lr}
 800eb14:	4b17      	ldr	r3, [pc, #92]	; (800eb74 <sniprintf+0x64>)
 800eb16:	1e0c      	subs	r4, r1, #0
 800eb18:	b09d      	sub	sp, #116	; 0x74
 800eb1a:	681d      	ldr	r5, [r3, #0]
 800eb1c:	da08      	bge.n	800eb30 <sniprintf+0x20>
 800eb1e:	238b      	movs	r3, #139	; 0x8b
 800eb20:	602b      	str	r3, [r5, #0]
 800eb22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eb26:	b01d      	add	sp, #116	; 0x74
 800eb28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb2c:	b002      	add	sp, #8
 800eb2e:	4770      	bx	lr
 800eb30:	f44f 7302 	mov.w	r3, #520	; 0x208
 800eb34:	f8ad 3014 	strh.w	r3, [sp, #20]
 800eb38:	bf14      	ite	ne
 800eb3a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800eb3e:	4623      	moveq	r3, r4
 800eb40:	9304      	str	r3, [sp, #16]
 800eb42:	9307      	str	r3, [sp, #28]
 800eb44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eb48:	9002      	str	r0, [sp, #8]
 800eb4a:	9006      	str	r0, [sp, #24]
 800eb4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eb50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eb52:	ab21      	add	r3, sp, #132	; 0x84
 800eb54:	a902      	add	r1, sp, #8
 800eb56:	4628      	mov	r0, r5
 800eb58:	9301      	str	r3, [sp, #4]
 800eb5a:	f001 fd0b 	bl	8010574 <_svfiprintf_r>
 800eb5e:	1c43      	adds	r3, r0, #1
 800eb60:	bfbc      	itt	lt
 800eb62:	238b      	movlt	r3, #139	; 0x8b
 800eb64:	602b      	strlt	r3, [r5, #0]
 800eb66:	2c00      	cmp	r4, #0
 800eb68:	d0dd      	beq.n	800eb26 <sniprintf+0x16>
 800eb6a:	9b02      	ldr	r3, [sp, #8]
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	701a      	strb	r2, [r3, #0]
 800eb70:	e7d9      	b.n	800eb26 <sniprintf+0x16>
 800eb72:	bf00      	nop
 800eb74:	20001cfc 	.word	0x20001cfc

0800eb78 <strcat>:
 800eb78:	b510      	push	{r4, lr}
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	781a      	ldrb	r2, [r3, #0]
 800eb7e:	1c5c      	adds	r4, r3, #1
 800eb80:	b93a      	cbnz	r2, 800eb92 <strcat+0x1a>
 800eb82:	3b01      	subs	r3, #1
 800eb84:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb88:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb8c:	2a00      	cmp	r2, #0
 800eb8e:	d1f9      	bne.n	800eb84 <strcat+0xc>
 800eb90:	bd10      	pop	{r4, pc}
 800eb92:	4623      	mov	r3, r4
 800eb94:	e7f2      	b.n	800eb7c <strcat+0x4>
	...

0800eb98 <__swbuf_r>:
 800eb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb9a:	460e      	mov	r6, r1
 800eb9c:	4614      	mov	r4, r2
 800eb9e:	4605      	mov	r5, r0
 800eba0:	b118      	cbz	r0, 800ebaa <__swbuf_r+0x12>
 800eba2:	6983      	ldr	r3, [r0, #24]
 800eba4:	b90b      	cbnz	r3, 800ebaa <__swbuf_r+0x12>
 800eba6:	f000 ffeb 	bl	800fb80 <__sinit>
 800ebaa:	4b21      	ldr	r3, [pc, #132]	; (800ec30 <__swbuf_r+0x98>)
 800ebac:	429c      	cmp	r4, r3
 800ebae:	d12a      	bne.n	800ec06 <__swbuf_r+0x6e>
 800ebb0:	686c      	ldr	r4, [r5, #4]
 800ebb2:	69a3      	ldr	r3, [r4, #24]
 800ebb4:	60a3      	str	r3, [r4, #8]
 800ebb6:	89a3      	ldrh	r3, [r4, #12]
 800ebb8:	071a      	lsls	r2, r3, #28
 800ebba:	d52e      	bpl.n	800ec1a <__swbuf_r+0x82>
 800ebbc:	6923      	ldr	r3, [r4, #16]
 800ebbe:	b363      	cbz	r3, 800ec1a <__swbuf_r+0x82>
 800ebc0:	6923      	ldr	r3, [r4, #16]
 800ebc2:	6820      	ldr	r0, [r4, #0]
 800ebc4:	1ac0      	subs	r0, r0, r3
 800ebc6:	6963      	ldr	r3, [r4, #20]
 800ebc8:	b2f6      	uxtb	r6, r6
 800ebca:	4283      	cmp	r3, r0
 800ebcc:	4637      	mov	r7, r6
 800ebce:	dc04      	bgt.n	800ebda <__swbuf_r+0x42>
 800ebd0:	4621      	mov	r1, r4
 800ebd2:	4628      	mov	r0, r5
 800ebd4:	f000 ff6a 	bl	800faac <_fflush_r>
 800ebd8:	bb28      	cbnz	r0, 800ec26 <__swbuf_r+0x8e>
 800ebda:	68a3      	ldr	r3, [r4, #8]
 800ebdc:	3b01      	subs	r3, #1
 800ebde:	60a3      	str	r3, [r4, #8]
 800ebe0:	6823      	ldr	r3, [r4, #0]
 800ebe2:	1c5a      	adds	r2, r3, #1
 800ebe4:	6022      	str	r2, [r4, #0]
 800ebe6:	701e      	strb	r6, [r3, #0]
 800ebe8:	6963      	ldr	r3, [r4, #20]
 800ebea:	3001      	adds	r0, #1
 800ebec:	4283      	cmp	r3, r0
 800ebee:	d004      	beq.n	800ebfa <__swbuf_r+0x62>
 800ebf0:	89a3      	ldrh	r3, [r4, #12]
 800ebf2:	07db      	lsls	r3, r3, #31
 800ebf4:	d519      	bpl.n	800ec2a <__swbuf_r+0x92>
 800ebf6:	2e0a      	cmp	r6, #10
 800ebf8:	d117      	bne.n	800ec2a <__swbuf_r+0x92>
 800ebfa:	4621      	mov	r1, r4
 800ebfc:	4628      	mov	r0, r5
 800ebfe:	f000 ff55 	bl	800faac <_fflush_r>
 800ec02:	b190      	cbz	r0, 800ec2a <__swbuf_r+0x92>
 800ec04:	e00f      	b.n	800ec26 <__swbuf_r+0x8e>
 800ec06:	4b0b      	ldr	r3, [pc, #44]	; (800ec34 <__swbuf_r+0x9c>)
 800ec08:	429c      	cmp	r4, r3
 800ec0a:	d101      	bne.n	800ec10 <__swbuf_r+0x78>
 800ec0c:	68ac      	ldr	r4, [r5, #8]
 800ec0e:	e7d0      	b.n	800ebb2 <__swbuf_r+0x1a>
 800ec10:	4b09      	ldr	r3, [pc, #36]	; (800ec38 <__swbuf_r+0xa0>)
 800ec12:	429c      	cmp	r4, r3
 800ec14:	bf08      	it	eq
 800ec16:	68ec      	ldreq	r4, [r5, #12]
 800ec18:	e7cb      	b.n	800ebb2 <__swbuf_r+0x1a>
 800ec1a:	4621      	mov	r1, r4
 800ec1c:	4628      	mov	r0, r5
 800ec1e:	f000 f80d 	bl	800ec3c <__swsetup_r>
 800ec22:	2800      	cmp	r0, #0
 800ec24:	d0cc      	beq.n	800ebc0 <__swbuf_r+0x28>
 800ec26:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ec2a:	4638      	mov	r0, r7
 800ec2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec2e:	bf00      	nop
 800ec30:	08012008 	.word	0x08012008
 800ec34:	08012028 	.word	0x08012028
 800ec38:	08011fe8 	.word	0x08011fe8

0800ec3c <__swsetup_r>:
 800ec3c:	4b32      	ldr	r3, [pc, #200]	; (800ed08 <__swsetup_r+0xcc>)
 800ec3e:	b570      	push	{r4, r5, r6, lr}
 800ec40:	681d      	ldr	r5, [r3, #0]
 800ec42:	4606      	mov	r6, r0
 800ec44:	460c      	mov	r4, r1
 800ec46:	b125      	cbz	r5, 800ec52 <__swsetup_r+0x16>
 800ec48:	69ab      	ldr	r3, [r5, #24]
 800ec4a:	b913      	cbnz	r3, 800ec52 <__swsetup_r+0x16>
 800ec4c:	4628      	mov	r0, r5
 800ec4e:	f000 ff97 	bl	800fb80 <__sinit>
 800ec52:	4b2e      	ldr	r3, [pc, #184]	; (800ed0c <__swsetup_r+0xd0>)
 800ec54:	429c      	cmp	r4, r3
 800ec56:	d10f      	bne.n	800ec78 <__swsetup_r+0x3c>
 800ec58:	686c      	ldr	r4, [r5, #4]
 800ec5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec5e:	b29a      	uxth	r2, r3
 800ec60:	0715      	lsls	r5, r2, #28
 800ec62:	d42c      	bmi.n	800ecbe <__swsetup_r+0x82>
 800ec64:	06d0      	lsls	r0, r2, #27
 800ec66:	d411      	bmi.n	800ec8c <__swsetup_r+0x50>
 800ec68:	2209      	movs	r2, #9
 800ec6a:	6032      	str	r2, [r6, #0]
 800ec6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec70:	81a3      	strh	r3, [r4, #12]
 800ec72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec76:	e03e      	b.n	800ecf6 <__swsetup_r+0xba>
 800ec78:	4b25      	ldr	r3, [pc, #148]	; (800ed10 <__swsetup_r+0xd4>)
 800ec7a:	429c      	cmp	r4, r3
 800ec7c:	d101      	bne.n	800ec82 <__swsetup_r+0x46>
 800ec7e:	68ac      	ldr	r4, [r5, #8]
 800ec80:	e7eb      	b.n	800ec5a <__swsetup_r+0x1e>
 800ec82:	4b24      	ldr	r3, [pc, #144]	; (800ed14 <__swsetup_r+0xd8>)
 800ec84:	429c      	cmp	r4, r3
 800ec86:	bf08      	it	eq
 800ec88:	68ec      	ldreq	r4, [r5, #12]
 800ec8a:	e7e6      	b.n	800ec5a <__swsetup_r+0x1e>
 800ec8c:	0751      	lsls	r1, r2, #29
 800ec8e:	d512      	bpl.n	800ecb6 <__swsetup_r+0x7a>
 800ec90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec92:	b141      	cbz	r1, 800eca6 <__swsetup_r+0x6a>
 800ec94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec98:	4299      	cmp	r1, r3
 800ec9a:	d002      	beq.n	800eca2 <__swsetup_r+0x66>
 800ec9c:	4630      	mov	r0, r6
 800ec9e:	f001 fb67 	bl	8010370 <_free_r>
 800eca2:	2300      	movs	r3, #0
 800eca4:	6363      	str	r3, [r4, #52]	; 0x34
 800eca6:	89a3      	ldrh	r3, [r4, #12]
 800eca8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ecac:	81a3      	strh	r3, [r4, #12]
 800ecae:	2300      	movs	r3, #0
 800ecb0:	6063      	str	r3, [r4, #4]
 800ecb2:	6923      	ldr	r3, [r4, #16]
 800ecb4:	6023      	str	r3, [r4, #0]
 800ecb6:	89a3      	ldrh	r3, [r4, #12]
 800ecb8:	f043 0308 	orr.w	r3, r3, #8
 800ecbc:	81a3      	strh	r3, [r4, #12]
 800ecbe:	6923      	ldr	r3, [r4, #16]
 800ecc0:	b94b      	cbnz	r3, 800ecd6 <__swsetup_r+0x9a>
 800ecc2:	89a3      	ldrh	r3, [r4, #12]
 800ecc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ecc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eccc:	d003      	beq.n	800ecd6 <__swsetup_r+0x9a>
 800ecce:	4621      	mov	r1, r4
 800ecd0:	4630      	mov	r0, r6
 800ecd2:	f001 f811 	bl	800fcf8 <__smakebuf_r>
 800ecd6:	89a2      	ldrh	r2, [r4, #12]
 800ecd8:	f012 0301 	ands.w	r3, r2, #1
 800ecdc:	d00c      	beq.n	800ecf8 <__swsetup_r+0xbc>
 800ecde:	2300      	movs	r3, #0
 800ece0:	60a3      	str	r3, [r4, #8]
 800ece2:	6963      	ldr	r3, [r4, #20]
 800ece4:	425b      	negs	r3, r3
 800ece6:	61a3      	str	r3, [r4, #24]
 800ece8:	6923      	ldr	r3, [r4, #16]
 800ecea:	b953      	cbnz	r3, 800ed02 <__swsetup_r+0xc6>
 800ecec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecf0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ecf4:	d1ba      	bne.n	800ec6c <__swsetup_r+0x30>
 800ecf6:	bd70      	pop	{r4, r5, r6, pc}
 800ecf8:	0792      	lsls	r2, r2, #30
 800ecfa:	bf58      	it	pl
 800ecfc:	6963      	ldrpl	r3, [r4, #20]
 800ecfe:	60a3      	str	r3, [r4, #8]
 800ed00:	e7f2      	b.n	800ece8 <__swsetup_r+0xac>
 800ed02:	2000      	movs	r0, #0
 800ed04:	e7f7      	b.n	800ecf6 <__swsetup_r+0xba>
 800ed06:	bf00      	nop
 800ed08:	20001cfc 	.word	0x20001cfc
 800ed0c:	08012008 	.word	0x08012008
 800ed10:	08012028 	.word	0x08012028
 800ed14:	08011fe8 	.word	0x08011fe8

0800ed18 <quorem>:
 800ed18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed1c:	6903      	ldr	r3, [r0, #16]
 800ed1e:	690c      	ldr	r4, [r1, #16]
 800ed20:	42a3      	cmp	r3, r4
 800ed22:	4680      	mov	r8, r0
 800ed24:	f2c0 8082 	blt.w	800ee2c <quorem+0x114>
 800ed28:	3c01      	subs	r4, #1
 800ed2a:	f101 0714 	add.w	r7, r1, #20
 800ed2e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ed32:	f100 0614 	add.w	r6, r0, #20
 800ed36:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ed3a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ed3e:	eb06 030c 	add.w	r3, r6, ip
 800ed42:	3501      	adds	r5, #1
 800ed44:	eb07 090c 	add.w	r9, r7, ip
 800ed48:	9301      	str	r3, [sp, #4]
 800ed4a:	fbb0 f5f5 	udiv	r5, r0, r5
 800ed4e:	b395      	cbz	r5, 800edb6 <quorem+0x9e>
 800ed50:	f04f 0a00 	mov.w	sl, #0
 800ed54:	4638      	mov	r0, r7
 800ed56:	46b6      	mov	lr, r6
 800ed58:	46d3      	mov	fp, sl
 800ed5a:	f850 2b04 	ldr.w	r2, [r0], #4
 800ed5e:	b293      	uxth	r3, r2
 800ed60:	fb05 a303 	mla	r3, r5, r3, sl
 800ed64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ed68:	b29b      	uxth	r3, r3
 800ed6a:	ebab 0303 	sub.w	r3, fp, r3
 800ed6e:	0c12      	lsrs	r2, r2, #16
 800ed70:	f8de b000 	ldr.w	fp, [lr]
 800ed74:	fb05 a202 	mla	r2, r5, r2, sl
 800ed78:	fa13 f38b 	uxtah	r3, r3, fp
 800ed7c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ed80:	fa1f fb82 	uxth.w	fp, r2
 800ed84:	f8de 2000 	ldr.w	r2, [lr]
 800ed88:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ed8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ed90:	b29b      	uxth	r3, r3
 800ed92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ed96:	4581      	cmp	r9, r0
 800ed98:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ed9c:	f84e 3b04 	str.w	r3, [lr], #4
 800eda0:	d2db      	bcs.n	800ed5a <quorem+0x42>
 800eda2:	f856 300c 	ldr.w	r3, [r6, ip]
 800eda6:	b933      	cbnz	r3, 800edb6 <quorem+0x9e>
 800eda8:	9b01      	ldr	r3, [sp, #4]
 800edaa:	3b04      	subs	r3, #4
 800edac:	429e      	cmp	r6, r3
 800edae:	461a      	mov	r2, r3
 800edb0:	d330      	bcc.n	800ee14 <quorem+0xfc>
 800edb2:	f8c8 4010 	str.w	r4, [r8, #16]
 800edb6:	4640      	mov	r0, r8
 800edb8:	f001 fa06 	bl	80101c8 <__mcmp>
 800edbc:	2800      	cmp	r0, #0
 800edbe:	db25      	blt.n	800ee0c <quorem+0xf4>
 800edc0:	3501      	adds	r5, #1
 800edc2:	4630      	mov	r0, r6
 800edc4:	f04f 0c00 	mov.w	ip, #0
 800edc8:	f857 2b04 	ldr.w	r2, [r7], #4
 800edcc:	f8d0 e000 	ldr.w	lr, [r0]
 800edd0:	b293      	uxth	r3, r2
 800edd2:	ebac 0303 	sub.w	r3, ip, r3
 800edd6:	0c12      	lsrs	r2, r2, #16
 800edd8:	fa13 f38e 	uxtah	r3, r3, lr
 800eddc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ede0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800edea:	45b9      	cmp	r9, r7
 800edec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800edf0:	f840 3b04 	str.w	r3, [r0], #4
 800edf4:	d2e8      	bcs.n	800edc8 <quorem+0xb0>
 800edf6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800edfa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800edfe:	b92a      	cbnz	r2, 800ee0c <quorem+0xf4>
 800ee00:	3b04      	subs	r3, #4
 800ee02:	429e      	cmp	r6, r3
 800ee04:	461a      	mov	r2, r3
 800ee06:	d30b      	bcc.n	800ee20 <quorem+0x108>
 800ee08:	f8c8 4010 	str.w	r4, [r8, #16]
 800ee0c:	4628      	mov	r0, r5
 800ee0e:	b003      	add	sp, #12
 800ee10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee14:	6812      	ldr	r2, [r2, #0]
 800ee16:	3b04      	subs	r3, #4
 800ee18:	2a00      	cmp	r2, #0
 800ee1a:	d1ca      	bne.n	800edb2 <quorem+0x9a>
 800ee1c:	3c01      	subs	r4, #1
 800ee1e:	e7c5      	b.n	800edac <quorem+0x94>
 800ee20:	6812      	ldr	r2, [r2, #0]
 800ee22:	3b04      	subs	r3, #4
 800ee24:	2a00      	cmp	r2, #0
 800ee26:	d1ef      	bne.n	800ee08 <quorem+0xf0>
 800ee28:	3c01      	subs	r4, #1
 800ee2a:	e7ea      	b.n	800ee02 <quorem+0xea>
 800ee2c:	2000      	movs	r0, #0
 800ee2e:	e7ee      	b.n	800ee0e <quorem+0xf6>

0800ee30 <_dtoa_r>:
 800ee30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee34:	ec57 6b10 	vmov	r6, r7, d0
 800ee38:	b097      	sub	sp, #92	; 0x5c
 800ee3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ee3c:	9106      	str	r1, [sp, #24]
 800ee3e:	4604      	mov	r4, r0
 800ee40:	920b      	str	r2, [sp, #44]	; 0x2c
 800ee42:	9312      	str	r3, [sp, #72]	; 0x48
 800ee44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ee48:	e9cd 6700 	strd	r6, r7, [sp]
 800ee4c:	b93d      	cbnz	r5, 800ee5e <_dtoa_r+0x2e>
 800ee4e:	2010      	movs	r0, #16
 800ee50:	f000 ff92 	bl	800fd78 <malloc>
 800ee54:	6260      	str	r0, [r4, #36]	; 0x24
 800ee56:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ee5a:	6005      	str	r5, [r0, #0]
 800ee5c:	60c5      	str	r5, [r0, #12]
 800ee5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee60:	6819      	ldr	r1, [r3, #0]
 800ee62:	b151      	cbz	r1, 800ee7a <_dtoa_r+0x4a>
 800ee64:	685a      	ldr	r2, [r3, #4]
 800ee66:	604a      	str	r2, [r1, #4]
 800ee68:	2301      	movs	r3, #1
 800ee6a:	4093      	lsls	r3, r2
 800ee6c:	608b      	str	r3, [r1, #8]
 800ee6e:	4620      	mov	r0, r4
 800ee70:	f000 ffc9 	bl	800fe06 <_Bfree>
 800ee74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee76:	2200      	movs	r2, #0
 800ee78:	601a      	str	r2, [r3, #0]
 800ee7a:	1e3b      	subs	r3, r7, #0
 800ee7c:	bfbb      	ittet	lt
 800ee7e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ee82:	9301      	strlt	r3, [sp, #4]
 800ee84:	2300      	movge	r3, #0
 800ee86:	2201      	movlt	r2, #1
 800ee88:	bfac      	ite	ge
 800ee8a:	f8c8 3000 	strge.w	r3, [r8]
 800ee8e:	f8c8 2000 	strlt.w	r2, [r8]
 800ee92:	4baf      	ldr	r3, [pc, #700]	; (800f150 <_dtoa_r+0x320>)
 800ee94:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ee98:	ea33 0308 	bics.w	r3, r3, r8
 800ee9c:	d114      	bne.n	800eec8 <_dtoa_r+0x98>
 800ee9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eea0:	f242 730f 	movw	r3, #9999	; 0x270f
 800eea4:	6013      	str	r3, [r2, #0]
 800eea6:	9b00      	ldr	r3, [sp, #0]
 800eea8:	b923      	cbnz	r3, 800eeb4 <_dtoa_r+0x84>
 800eeaa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	f000 8542 	beq.w	800f938 <_dtoa_r+0xb08>
 800eeb4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eeb6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800f164 <_dtoa_r+0x334>
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	f000 8544 	beq.w	800f948 <_dtoa_r+0xb18>
 800eec0:	f10b 0303 	add.w	r3, fp, #3
 800eec4:	f000 bd3e 	b.w	800f944 <_dtoa_r+0xb14>
 800eec8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800eecc:	2200      	movs	r2, #0
 800eece:	2300      	movs	r3, #0
 800eed0:	4630      	mov	r0, r6
 800eed2:	4639      	mov	r1, r7
 800eed4:	f7f1 fe20 	bl	8000b18 <__aeabi_dcmpeq>
 800eed8:	4681      	mov	r9, r0
 800eeda:	b168      	cbz	r0, 800eef8 <_dtoa_r+0xc8>
 800eedc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eede:	2301      	movs	r3, #1
 800eee0:	6013      	str	r3, [r2, #0]
 800eee2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	f000 8524 	beq.w	800f932 <_dtoa_r+0xb02>
 800eeea:	4b9a      	ldr	r3, [pc, #616]	; (800f154 <_dtoa_r+0x324>)
 800eeec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800eeee:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800eef2:	6013      	str	r3, [r2, #0]
 800eef4:	f000 bd28 	b.w	800f948 <_dtoa_r+0xb18>
 800eef8:	aa14      	add	r2, sp, #80	; 0x50
 800eefa:	a915      	add	r1, sp, #84	; 0x54
 800eefc:	ec47 6b10 	vmov	d0, r6, r7
 800ef00:	4620      	mov	r0, r4
 800ef02:	f001 f9d8 	bl	80102b6 <__d2b>
 800ef06:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ef0a:	9004      	str	r0, [sp, #16]
 800ef0c:	2d00      	cmp	r5, #0
 800ef0e:	d07c      	beq.n	800f00a <_dtoa_r+0x1da>
 800ef10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ef14:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800ef18:	46b2      	mov	sl, r6
 800ef1a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800ef1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ef22:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800ef26:	2200      	movs	r2, #0
 800ef28:	4b8b      	ldr	r3, [pc, #556]	; (800f158 <_dtoa_r+0x328>)
 800ef2a:	4650      	mov	r0, sl
 800ef2c:	4659      	mov	r1, fp
 800ef2e:	f7f1 f9d3 	bl	80002d8 <__aeabi_dsub>
 800ef32:	a381      	add	r3, pc, #516	; (adr r3, 800f138 <_dtoa_r+0x308>)
 800ef34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef38:	f7f1 fb86 	bl	8000648 <__aeabi_dmul>
 800ef3c:	a380      	add	r3, pc, #512	; (adr r3, 800f140 <_dtoa_r+0x310>)
 800ef3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef42:	f7f1 f9cb 	bl	80002dc <__adddf3>
 800ef46:	4606      	mov	r6, r0
 800ef48:	4628      	mov	r0, r5
 800ef4a:	460f      	mov	r7, r1
 800ef4c:	f7f1 fb12 	bl	8000574 <__aeabi_i2d>
 800ef50:	a37d      	add	r3, pc, #500	; (adr r3, 800f148 <_dtoa_r+0x318>)
 800ef52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef56:	f7f1 fb77 	bl	8000648 <__aeabi_dmul>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	4630      	mov	r0, r6
 800ef60:	4639      	mov	r1, r7
 800ef62:	f7f1 f9bb 	bl	80002dc <__adddf3>
 800ef66:	4606      	mov	r6, r0
 800ef68:	460f      	mov	r7, r1
 800ef6a:	f7f1 fe1d 	bl	8000ba8 <__aeabi_d2iz>
 800ef6e:	2200      	movs	r2, #0
 800ef70:	4682      	mov	sl, r0
 800ef72:	2300      	movs	r3, #0
 800ef74:	4630      	mov	r0, r6
 800ef76:	4639      	mov	r1, r7
 800ef78:	f7f1 fdd8 	bl	8000b2c <__aeabi_dcmplt>
 800ef7c:	b148      	cbz	r0, 800ef92 <_dtoa_r+0x162>
 800ef7e:	4650      	mov	r0, sl
 800ef80:	f7f1 faf8 	bl	8000574 <__aeabi_i2d>
 800ef84:	4632      	mov	r2, r6
 800ef86:	463b      	mov	r3, r7
 800ef88:	f7f1 fdc6 	bl	8000b18 <__aeabi_dcmpeq>
 800ef8c:	b908      	cbnz	r0, 800ef92 <_dtoa_r+0x162>
 800ef8e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ef92:	f1ba 0f16 	cmp.w	sl, #22
 800ef96:	d859      	bhi.n	800f04c <_dtoa_r+0x21c>
 800ef98:	4970      	ldr	r1, [pc, #448]	; (800f15c <_dtoa_r+0x32c>)
 800ef9a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ef9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800efa6:	f7f1 fddf 	bl	8000b68 <__aeabi_dcmpgt>
 800efaa:	2800      	cmp	r0, #0
 800efac:	d050      	beq.n	800f050 <_dtoa_r+0x220>
 800efae:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800efb2:	2300      	movs	r3, #0
 800efb4:	930f      	str	r3, [sp, #60]	; 0x3c
 800efb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efb8:	1b5d      	subs	r5, r3, r5
 800efba:	f1b5 0801 	subs.w	r8, r5, #1
 800efbe:	bf49      	itett	mi
 800efc0:	f1c5 0301 	rsbmi	r3, r5, #1
 800efc4:	2300      	movpl	r3, #0
 800efc6:	9305      	strmi	r3, [sp, #20]
 800efc8:	f04f 0800 	movmi.w	r8, #0
 800efcc:	bf58      	it	pl
 800efce:	9305      	strpl	r3, [sp, #20]
 800efd0:	f1ba 0f00 	cmp.w	sl, #0
 800efd4:	db3e      	blt.n	800f054 <_dtoa_r+0x224>
 800efd6:	2300      	movs	r3, #0
 800efd8:	44d0      	add	r8, sl
 800efda:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800efde:	9307      	str	r3, [sp, #28]
 800efe0:	9b06      	ldr	r3, [sp, #24]
 800efe2:	2b09      	cmp	r3, #9
 800efe4:	f200 8090 	bhi.w	800f108 <_dtoa_r+0x2d8>
 800efe8:	2b05      	cmp	r3, #5
 800efea:	bfc4      	itt	gt
 800efec:	3b04      	subgt	r3, #4
 800efee:	9306      	strgt	r3, [sp, #24]
 800eff0:	9b06      	ldr	r3, [sp, #24]
 800eff2:	f1a3 0302 	sub.w	r3, r3, #2
 800eff6:	bfcc      	ite	gt
 800eff8:	2500      	movgt	r5, #0
 800effa:	2501      	movle	r5, #1
 800effc:	2b03      	cmp	r3, #3
 800effe:	f200 808f 	bhi.w	800f120 <_dtoa_r+0x2f0>
 800f002:	e8df f003 	tbb	[pc, r3]
 800f006:	7f7d      	.short	0x7f7d
 800f008:	7131      	.short	0x7131
 800f00a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800f00e:	441d      	add	r5, r3
 800f010:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800f014:	2820      	cmp	r0, #32
 800f016:	dd13      	ble.n	800f040 <_dtoa_r+0x210>
 800f018:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800f01c:	9b00      	ldr	r3, [sp, #0]
 800f01e:	fa08 f800 	lsl.w	r8, r8, r0
 800f022:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f026:	fa23 f000 	lsr.w	r0, r3, r0
 800f02a:	ea48 0000 	orr.w	r0, r8, r0
 800f02e:	f7f1 fa91 	bl	8000554 <__aeabi_ui2d>
 800f032:	2301      	movs	r3, #1
 800f034:	4682      	mov	sl, r0
 800f036:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800f03a:	3d01      	subs	r5, #1
 800f03c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f03e:	e772      	b.n	800ef26 <_dtoa_r+0xf6>
 800f040:	9b00      	ldr	r3, [sp, #0]
 800f042:	f1c0 0020 	rsb	r0, r0, #32
 800f046:	fa03 f000 	lsl.w	r0, r3, r0
 800f04a:	e7f0      	b.n	800f02e <_dtoa_r+0x1fe>
 800f04c:	2301      	movs	r3, #1
 800f04e:	e7b1      	b.n	800efb4 <_dtoa_r+0x184>
 800f050:	900f      	str	r0, [sp, #60]	; 0x3c
 800f052:	e7b0      	b.n	800efb6 <_dtoa_r+0x186>
 800f054:	9b05      	ldr	r3, [sp, #20]
 800f056:	eba3 030a 	sub.w	r3, r3, sl
 800f05a:	9305      	str	r3, [sp, #20]
 800f05c:	f1ca 0300 	rsb	r3, sl, #0
 800f060:	9307      	str	r3, [sp, #28]
 800f062:	2300      	movs	r3, #0
 800f064:	930e      	str	r3, [sp, #56]	; 0x38
 800f066:	e7bb      	b.n	800efe0 <_dtoa_r+0x1b0>
 800f068:	2301      	movs	r3, #1
 800f06a:	930a      	str	r3, [sp, #40]	; 0x28
 800f06c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f06e:	2b00      	cmp	r3, #0
 800f070:	dd59      	ble.n	800f126 <_dtoa_r+0x2f6>
 800f072:	9302      	str	r3, [sp, #8]
 800f074:	4699      	mov	r9, r3
 800f076:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f078:	2200      	movs	r2, #0
 800f07a:	6072      	str	r2, [r6, #4]
 800f07c:	2204      	movs	r2, #4
 800f07e:	f102 0014 	add.w	r0, r2, #20
 800f082:	4298      	cmp	r0, r3
 800f084:	6871      	ldr	r1, [r6, #4]
 800f086:	d953      	bls.n	800f130 <_dtoa_r+0x300>
 800f088:	4620      	mov	r0, r4
 800f08a:	f000 fe88 	bl	800fd9e <_Balloc>
 800f08e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f090:	6030      	str	r0, [r6, #0]
 800f092:	f1b9 0f0e 	cmp.w	r9, #14
 800f096:	f8d3 b000 	ldr.w	fp, [r3]
 800f09a:	f200 80e6 	bhi.w	800f26a <_dtoa_r+0x43a>
 800f09e:	2d00      	cmp	r5, #0
 800f0a0:	f000 80e3 	beq.w	800f26a <_dtoa_r+0x43a>
 800f0a4:	ed9d 7b00 	vldr	d7, [sp]
 800f0a8:	f1ba 0f00 	cmp.w	sl, #0
 800f0ac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800f0b0:	dd74      	ble.n	800f19c <_dtoa_r+0x36c>
 800f0b2:	4a2a      	ldr	r2, [pc, #168]	; (800f15c <_dtoa_r+0x32c>)
 800f0b4:	f00a 030f 	and.w	r3, sl, #15
 800f0b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f0bc:	ed93 7b00 	vldr	d7, [r3]
 800f0c0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800f0c4:	06f0      	lsls	r0, r6, #27
 800f0c6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800f0ca:	d565      	bpl.n	800f198 <_dtoa_r+0x368>
 800f0cc:	4b24      	ldr	r3, [pc, #144]	; (800f160 <_dtoa_r+0x330>)
 800f0ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f0d2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f0d6:	f7f1 fbe1 	bl	800089c <__aeabi_ddiv>
 800f0da:	e9cd 0100 	strd	r0, r1, [sp]
 800f0de:	f006 060f 	and.w	r6, r6, #15
 800f0e2:	2503      	movs	r5, #3
 800f0e4:	4f1e      	ldr	r7, [pc, #120]	; (800f160 <_dtoa_r+0x330>)
 800f0e6:	e04c      	b.n	800f182 <_dtoa_r+0x352>
 800f0e8:	2301      	movs	r3, #1
 800f0ea:	930a      	str	r3, [sp, #40]	; 0x28
 800f0ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0ee:	4453      	add	r3, sl
 800f0f0:	f103 0901 	add.w	r9, r3, #1
 800f0f4:	9302      	str	r3, [sp, #8]
 800f0f6:	464b      	mov	r3, r9
 800f0f8:	2b01      	cmp	r3, #1
 800f0fa:	bfb8      	it	lt
 800f0fc:	2301      	movlt	r3, #1
 800f0fe:	e7ba      	b.n	800f076 <_dtoa_r+0x246>
 800f100:	2300      	movs	r3, #0
 800f102:	e7b2      	b.n	800f06a <_dtoa_r+0x23a>
 800f104:	2300      	movs	r3, #0
 800f106:	e7f0      	b.n	800f0ea <_dtoa_r+0x2ba>
 800f108:	2501      	movs	r5, #1
 800f10a:	2300      	movs	r3, #0
 800f10c:	9306      	str	r3, [sp, #24]
 800f10e:	950a      	str	r5, [sp, #40]	; 0x28
 800f110:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f114:	9302      	str	r3, [sp, #8]
 800f116:	4699      	mov	r9, r3
 800f118:	2200      	movs	r2, #0
 800f11a:	2312      	movs	r3, #18
 800f11c:	920b      	str	r2, [sp, #44]	; 0x2c
 800f11e:	e7aa      	b.n	800f076 <_dtoa_r+0x246>
 800f120:	2301      	movs	r3, #1
 800f122:	930a      	str	r3, [sp, #40]	; 0x28
 800f124:	e7f4      	b.n	800f110 <_dtoa_r+0x2e0>
 800f126:	2301      	movs	r3, #1
 800f128:	9302      	str	r3, [sp, #8]
 800f12a:	4699      	mov	r9, r3
 800f12c:	461a      	mov	r2, r3
 800f12e:	e7f5      	b.n	800f11c <_dtoa_r+0x2ec>
 800f130:	3101      	adds	r1, #1
 800f132:	6071      	str	r1, [r6, #4]
 800f134:	0052      	lsls	r2, r2, #1
 800f136:	e7a2      	b.n	800f07e <_dtoa_r+0x24e>
 800f138:	636f4361 	.word	0x636f4361
 800f13c:	3fd287a7 	.word	0x3fd287a7
 800f140:	8b60c8b3 	.word	0x8b60c8b3
 800f144:	3fc68a28 	.word	0x3fc68a28
 800f148:	509f79fb 	.word	0x509f79fb
 800f14c:	3fd34413 	.word	0x3fd34413
 800f150:	7ff00000 	.word	0x7ff00000
 800f154:	08011fb5 	.word	0x08011fb5
 800f158:	3ff80000 	.word	0x3ff80000
 800f15c:	08012070 	.word	0x08012070
 800f160:	08012048 	.word	0x08012048
 800f164:	08011fe1 	.word	0x08011fe1
 800f168:	07f1      	lsls	r1, r6, #31
 800f16a:	d508      	bpl.n	800f17e <_dtoa_r+0x34e>
 800f16c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f170:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f174:	f7f1 fa68 	bl	8000648 <__aeabi_dmul>
 800f178:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f17c:	3501      	adds	r5, #1
 800f17e:	1076      	asrs	r6, r6, #1
 800f180:	3708      	adds	r7, #8
 800f182:	2e00      	cmp	r6, #0
 800f184:	d1f0      	bne.n	800f168 <_dtoa_r+0x338>
 800f186:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f18a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f18e:	f7f1 fb85 	bl	800089c <__aeabi_ddiv>
 800f192:	e9cd 0100 	strd	r0, r1, [sp]
 800f196:	e01a      	b.n	800f1ce <_dtoa_r+0x39e>
 800f198:	2502      	movs	r5, #2
 800f19a:	e7a3      	b.n	800f0e4 <_dtoa_r+0x2b4>
 800f19c:	f000 80a0 	beq.w	800f2e0 <_dtoa_r+0x4b0>
 800f1a0:	f1ca 0600 	rsb	r6, sl, #0
 800f1a4:	4b9f      	ldr	r3, [pc, #636]	; (800f424 <_dtoa_r+0x5f4>)
 800f1a6:	4fa0      	ldr	r7, [pc, #640]	; (800f428 <_dtoa_r+0x5f8>)
 800f1a8:	f006 020f 	and.w	r2, r6, #15
 800f1ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f1b8:	f7f1 fa46 	bl	8000648 <__aeabi_dmul>
 800f1bc:	e9cd 0100 	strd	r0, r1, [sp]
 800f1c0:	1136      	asrs	r6, r6, #4
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	2502      	movs	r5, #2
 800f1c6:	2e00      	cmp	r6, #0
 800f1c8:	d17f      	bne.n	800f2ca <_dtoa_r+0x49a>
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d1e1      	bne.n	800f192 <_dtoa_r+0x362>
 800f1ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	f000 8087 	beq.w	800f2e4 <_dtoa_r+0x4b4>
 800f1d6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f1da:	2200      	movs	r2, #0
 800f1dc:	4b93      	ldr	r3, [pc, #588]	; (800f42c <_dtoa_r+0x5fc>)
 800f1de:	4630      	mov	r0, r6
 800f1e0:	4639      	mov	r1, r7
 800f1e2:	f7f1 fca3 	bl	8000b2c <__aeabi_dcmplt>
 800f1e6:	2800      	cmp	r0, #0
 800f1e8:	d07c      	beq.n	800f2e4 <_dtoa_r+0x4b4>
 800f1ea:	f1b9 0f00 	cmp.w	r9, #0
 800f1ee:	d079      	beq.n	800f2e4 <_dtoa_r+0x4b4>
 800f1f0:	9b02      	ldr	r3, [sp, #8]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	dd35      	ble.n	800f262 <_dtoa_r+0x432>
 800f1f6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800f1fa:	9308      	str	r3, [sp, #32]
 800f1fc:	4639      	mov	r1, r7
 800f1fe:	2200      	movs	r2, #0
 800f200:	4b8b      	ldr	r3, [pc, #556]	; (800f430 <_dtoa_r+0x600>)
 800f202:	4630      	mov	r0, r6
 800f204:	f7f1 fa20 	bl	8000648 <__aeabi_dmul>
 800f208:	e9cd 0100 	strd	r0, r1, [sp]
 800f20c:	9f02      	ldr	r7, [sp, #8]
 800f20e:	3501      	adds	r5, #1
 800f210:	4628      	mov	r0, r5
 800f212:	f7f1 f9af 	bl	8000574 <__aeabi_i2d>
 800f216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f21a:	f7f1 fa15 	bl	8000648 <__aeabi_dmul>
 800f21e:	2200      	movs	r2, #0
 800f220:	4b84      	ldr	r3, [pc, #528]	; (800f434 <_dtoa_r+0x604>)
 800f222:	f7f1 f85b 	bl	80002dc <__adddf3>
 800f226:	4605      	mov	r5, r0
 800f228:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800f22c:	2f00      	cmp	r7, #0
 800f22e:	d15d      	bne.n	800f2ec <_dtoa_r+0x4bc>
 800f230:	2200      	movs	r2, #0
 800f232:	4b81      	ldr	r3, [pc, #516]	; (800f438 <_dtoa_r+0x608>)
 800f234:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f238:	f7f1 f84e 	bl	80002d8 <__aeabi_dsub>
 800f23c:	462a      	mov	r2, r5
 800f23e:	4633      	mov	r3, r6
 800f240:	e9cd 0100 	strd	r0, r1, [sp]
 800f244:	f7f1 fc90 	bl	8000b68 <__aeabi_dcmpgt>
 800f248:	2800      	cmp	r0, #0
 800f24a:	f040 8288 	bne.w	800f75e <_dtoa_r+0x92e>
 800f24e:	462a      	mov	r2, r5
 800f250:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f254:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f258:	f7f1 fc68 	bl	8000b2c <__aeabi_dcmplt>
 800f25c:	2800      	cmp	r0, #0
 800f25e:	f040 827c 	bne.w	800f75a <_dtoa_r+0x92a>
 800f262:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f266:	e9cd 2300 	strd	r2, r3, [sp]
 800f26a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	f2c0 8150 	blt.w	800f512 <_dtoa_r+0x6e2>
 800f272:	f1ba 0f0e 	cmp.w	sl, #14
 800f276:	f300 814c 	bgt.w	800f512 <_dtoa_r+0x6e2>
 800f27a:	4b6a      	ldr	r3, [pc, #424]	; (800f424 <_dtoa_r+0x5f4>)
 800f27c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f280:	ed93 7b00 	vldr	d7, [r3]
 800f284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f286:	2b00      	cmp	r3, #0
 800f288:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f28c:	f280 80d8 	bge.w	800f440 <_dtoa_r+0x610>
 800f290:	f1b9 0f00 	cmp.w	r9, #0
 800f294:	f300 80d4 	bgt.w	800f440 <_dtoa_r+0x610>
 800f298:	f040 825e 	bne.w	800f758 <_dtoa_r+0x928>
 800f29c:	2200      	movs	r2, #0
 800f29e:	4b66      	ldr	r3, [pc, #408]	; (800f438 <_dtoa_r+0x608>)
 800f2a0:	ec51 0b17 	vmov	r0, r1, d7
 800f2a4:	f7f1 f9d0 	bl	8000648 <__aeabi_dmul>
 800f2a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f2ac:	f7f1 fc52 	bl	8000b54 <__aeabi_dcmpge>
 800f2b0:	464f      	mov	r7, r9
 800f2b2:	464e      	mov	r6, r9
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	f040 8234 	bne.w	800f722 <_dtoa_r+0x8f2>
 800f2ba:	2331      	movs	r3, #49	; 0x31
 800f2bc:	f10b 0501 	add.w	r5, fp, #1
 800f2c0:	f88b 3000 	strb.w	r3, [fp]
 800f2c4:	f10a 0a01 	add.w	sl, sl, #1
 800f2c8:	e22f      	b.n	800f72a <_dtoa_r+0x8fa>
 800f2ca:	07f2      	lsls	r2, r6, #31
 800f2cc:	d505      	bpl.n	800f2da <_dtoa_r+0x4aa>
 800f2ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f2d2:	f7f1 f9b9 	bl	8000648 <__aeabi_dmul>
 800f2d6:	3501      	adds	r5, #1
 800f2d8:	2301      	movs	r3, #1
 800f2da:	1076      	asrs	r6, r6, #1
 800f2dc:	3708      	adds	r7, #8
 800f2de:	e772      	b.n	800f1c6 <_dtoa_r+0x396>
 800f2e0:	2502      	movs	r5, #2
 800f2e2:	e774      	b.n	800f1ce <_dtoa_r+0x39e>
 800f2e4:	f8cd a020 	str.w	sl, [sp, #32]
 800f2e8:	464f      	mov	r7, r9
 800f2ea:	e791      	b.n	800f210 <_dtoa_r+0x3e0>
 800f2ec:	4b4d      	ldr	r3, [pc, #308]	; (800f424 <_dtoa_r+0x5f4>)
 800f2ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f2f2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800f2f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d047      	beq.n	800f38c <_dtoa_r+0x55c>
 800f2fc:	4602      	mov	r2, r0
 800f2fe:	460b      	mov	r3, r1
 800f300:	2000      	movs	r0, #0
 800f302:	494e      	ldr	r1, [pc, #312]	; (800f43c <_dtoa_r+0x60c>)
 800f304:	f7f1 faca 	bl	800089c <__aeabi_ddiv>
 800f308:	462a      	mov	r2, r5
 800f30a:	4633      	mov	r3, r6
 800f30c:	f7f0 ffe4 	bl	80002d8 <__aeabi_dsub>
 800f310:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f314:	465d      	mov	r5, fp
 800f316:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f31a:	f7f1 fc45 	bl	8000ba8 <__aeabi_d2iz>
 800f31e:	4606      	mov	r6, r0
 800f320:	f7f1 f928 	bl	8000574 <__aeabi_i2d>
 800f324:	4602      	mov	r2, r0
 800f326:	460b      	mov	r3, r1
 800f328:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f32c:	f7f0 ffd4 	bl	80002d8 <__aeabi_dsub>
 800f330:	3630      	adds	r6, #48	; 0x30
 800f332:	f805 6b01 	strb.w	r6, [r5], #1
 800f336:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f33a:	e9cd 0100 	strd	r0, r1, [sp]
 800f33e:	f7f1 fbf5 	bl	8000b2c <__aeabi_dcmplt>
 800f342:	2800      	cmp	r0, #0
 800f344:	d163      	bne.n	800f40e <_dtoa_r+0x5de>
 800f346:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f34a:	2000      	movs	r0, #0
 800f34c:	4937      	ldr	r1, [pc, #220]	; (800f42c <_dtoa_r+0x5fc>)
 800f34e:	f7f0 ffc3 	bl	80002d8 <__aeabi_dsub>
 800f352:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f356:	f7f1 fbe9 	bl	8000b2c <__aeabi_dcmplt>
 800f35a:	2800      	cmp	r0, #0
 800f35c:	f040 80b7 	bne.w	800f4ce <_dtoa_r+0x69e>
 800f360:	eba5 030b 	sub.w	r3, r5, fp
 800f364:	429f      	cmp	r7, r3
 800f366:	f77f af7c 	ble.w	800f262 <_dtoa_r+0x432>
 800f36a:	2200      	movs	r2, #0
 800f36c:	4b30      	ldr	r3, [pc, #192]	; (800f430 <_dtoa_r+0x600>)
 800f36e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f372:	f7f1 f969 	bl	8000648 <__aeabi_dmul>
 800f376:	2200      	movs	r2, #0
 800f378:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f37c:	4b2c      	ldr	r3, [pc, #176]	; (800f430 <_dtoa_r+0x600>)
 800f37e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f382:	f7f1 f961 	bl	8000648 <__aeabi_dmul>
 800f386:	e9cd 0100 	strd	r0, r1, [sp]
 800f38a:	e7c4      	b.n	800f316 <_dtoa_r+0x4e6>
 800f38c:	462a      	mov	r2, r5
 800f38e:	4633      	mov	r3, r6
 800f390:	f7f1 f95a 	bl	8000648 <__aeabi_dmul>
 800f394:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f398:	eb0b 0507 	add.w	r5, fp, r7
 800f39c:	465e      	mov	r6, fp
 800f39e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f3a2:	f7f1 fc01 	bl	8000ba8 <__aeabi_d2iz>
 800f3a6:	4607      	mov	r7, r0
 800f3a8:	f7f1 f8e4 	bl	8000574 <__aeabi_i2d>
 800f3ac:	3730      	adds	r7, #48	; 0x30
 800f3ae:	4602      	mov	r2, r0
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f3b6:	f7f0 ff8f 	bl	80002d8 <__aeabi_dsub>
 800f3ba:	f806 7b01 	strb.w	r7, [r6], #1
 800f3be:	42ae      	cmp	r6, r5
 800f3c0:	e9cd 0100 	strd	r0, r1, [sp]
 800f3c4:	f04f 0200 	mov.w	r2, #0
 800f3c8:	d126      	bne.n	800f418 <_dtoa_r+0x5e8>
 800f3ca:	4b1c      	ldr	r3, [pc, #112]	; (800f43c <_dtoa_r+0x60c>)
 800f3cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f3d0:	f7f0 ff84 	bl	80002dc <__adddf3>
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	460b      	mov	r3, r1
 800f3d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f3dc:	f7f1 fbc4 	bl	8000b68 <__aeabi_dcmpgt>
 800f3e0:	2800      	cmp	r0, #0
 800f3e2:	d174      	bne.n	800f4ce <_dtoa_r+0x69e>
 800f3e4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f3e8:	2000      	movs	r0, #0
 800f3ea:	4914      	ldr	r1, [pc, #80]	; (800f43c <_dtoa_r+0x60c>)
 800f3ec:	f7f0 ff74 	bl	80002d8 <__aeabi_dsub>
 800f3f0:	4602      	mov	r2, r0
 800f3f2:	460b      	mov	r3, r1
 800f3f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f3f8:	f7f1 fb98 	bl	8000b2c <__aeabi_dcmplt>
 800f3fc:	2800      	cmp	r0, #0
 800f3fe:	f43f af30 	beq.w	800f262 <_dtoa_r+0x432>
 800f402:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f406:	2b30      	cmp	r3, #48	; 0x30
 800f408:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f40c:	d002      	beq.n	800f414 <_dtoa_r+0x5e4>
 800f40e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f412:	e04a      	b.n	800f4aa <_dtoa_r+0x67a>
 800f414:	4615      	mov	r5, r2
 800f416:	e7f4      	b.n	800f402 <_dtoa_r+0x5d2>
 800f418:	4b05      	ldr	r3, [pc, #20]	; (800f430 <_dtoa_r+0x600>)
 800f41a:	f7f1 f915 	bl	8000648 <__aeabi_dmul>
 800f41e:	e9cd 0100 	strd	r0, r1, [sp]
 800f422:	e7bc      	b.n	800f39e <_dtoa_r+0x56e>
 800f424:	08012070 	.word	0x08012070
 800f428:	08012048 	.word	0x08012048
 800f42c:	3ff00000 	.word	0x3ff00000
 800f430:	40240000 	.word	0x40240000
 800f434:	401c0000 	.word	0x401c0000
 800f438:	40140000 	.word	0x40140000
 800f43c:	3fe00000 	.word	0x3fe00000
 800f440:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f444:	465d      	mov	r5, fp
 800f446:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f44a:	4630      	mov	r0, r6
 800f44c:	4639      	mov	r1, r7
 800f44e:	f7f1 fa25 	bl	800089c <__aeabi_ddiv>
 800f452:	f7f1 fba9 	bl	8000ba8 <__aeabi_d2iz>
 800f456:	4680      	mov	r8, r0
 800f458:	f7f1 f88c 	bl	8000574 <__aeabi_i2d>
 800f45c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f460:	f7f1 f8f2 	bl	8000648 <__aeabi_dmul>
 800f464:	4602      	mov	r2, r0
 800f466:	460b      	mov	r3, r1
 800f468:	4630      	mov	r0, r6
 800f46a:	4639      	mov	r1, r7
 800f46c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800f470:	f7f0 ff32 	bl	80002d8 <__aeabi_dsub>
 800f474:	f805 6b01 	strb.w	r6, [r5], #1
 800f478:	eba5 060b 	sub.w	r6, r5, fp
 800f47c:	45b1      	cmp	r9, r6
 800f47e:	4602      	mov	r2, r0
 800f480:	460b      	mov	r3, r1
 800f482:	d139      	bne.n	800f4f8 <_dtoa_r+0x6c8>
 800f484:	f7f0 ff2a 	bl	80002dc <__adddf3>
 800f488:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f48c:	4606      	mov	r6, r0
 800f48e:	460f      	mov	r7, r1
 800f490:	f7f1 fb6a 	bl	8000b68 <__aeabi_dcmpgt>
 800f494:	b9c8      	cbnz	r0, 800f4ca <_dtoa_r+0x69a>
 800f496:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f49a:	4630      	mov	r0, r6
 800f49c:	4639      	mov	r1, r7
 800f49e:	f7f1 fb3b 	bl	8000b18 <__aeabi_dcmpeq>
 800f4a2:	b110      	cbz	r0, 800f4aa <_dtoa_r+0x67a>
 800f4a4:	f018 0f01 	tst.w	r8, #1
 800f4a8:	d10f      	bne.n	800f4ca <_dtoa_r+0x69a>
 800f4aa:	9904      	ldr	r1, [sp, #16]
 800f4ac:	4620      	mov	r0, r4
 800f4ae:	f000 fcaa 	bl	800fe06 <_Bfree>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f4b6:	702b      	strb	r3, [r5, #0]
 800f4b8:	f10a 0301 	add.w	r3, sl, #1
 800f4bc:	6013      	str	r3, [r2, #0]
 800f4be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	f000 8241 	beq.w	800f948 <_dtoa_r+0xb18>
 800f4c6:	601d      	str	r5, [r3, #0]
 800f4c8:	e23e      	b.n	800f948 <_dtoa_r+0xb18>
 800f4ca:	f8cd a020 	str.w	sl, [sp, #32]
 800f4ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f4d2:	2a39      	cmp	r2, #57	; 0x39
 800f4d4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800f4d8:	d108      	bne.n	800f4ec <_dtoa_r+0x6bc>
 800f4da:	459b      	cmp	fp, r3
 800f4dc:	d10a      	bne.n	800f4f4 <_dtoa_r+0x6c4>
 800f4de:	9b08      	ldr	r3, [sp, #32]
 800f4e0:	3301      	adds	r3, #1
 800f4e2:	9308      	str	r3, [sp, #32]
 800f4e4:	2330      	movs	r3, #48	; 0x30
 800f4e6:	f88b 3000 	strb.w	r3, [fp]
 800f4ea:	465b      	mov	r3, fp
 800f4ec:	781a      	ldrb	r2, [r3, #0]
 800f4ee:	3201      	adds	r2, #1
 800f4f0:	701a      	strb	r2, [r3, #0]
 800f4f2:	e78c      	b.n	800f40e <_dtoa_r+0x5de>
 800f4f4:	461d      	mov	r5, r3
 800f4f6:	e7ea      	b.n	800f4ce <_dtoa_r+0x69e>
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	4b9b      	ldr	r3, [pc, #620]	; (800f768 <_dtoa_r+0x938>)
 800f4fc:	f7f1 f8a4 	bl	8000648 <__aeabi_dmul>
 800f500:	2200      	movs	r2, #0
 800f502:	2300      	movs	r3, #0
 800f504:	4606      	mov	r6, r0
 800f506:	460f      	mov	r7, r1
 800f508:	f7f1 fb06 	bl	8000b18 <__aeabi_dcmpeq>
 800f50c:	2800      	cmp	r0, #0
 800f50e:	d09a      	beq.n	800f446 <_dtoa_r+0x616>
 800f510:	e7cb      	b.n	800f4aa <_dtoa_r+0x67a>
 800f512:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f514:	2a00      	cmp	r2, #0
 800f516:	f000 808b 	beq.w	800f630 <_dtoa_r+0x800>
 800f51a:	9a06      	ldr	r2, [sp, #24]
 800f51c:	2a01      	cmp	r2, #1
 800f51e:	dc6e      	bgt.n	800f5fe <_dtoa_r+0x7ce>
 800f520:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f522:	2a00      	cmp	r2, #0
 800f524:	d067      	beq.n	800f5f6 <_dtoa_r+0x7c6>
 800f526:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f52a:	9f07      	ldr	r7, [sp, #28]
 800f52c:	9d05      	ldr	r5, [sp, #20]
 800f52e:	9a05      	ldr	r2, [sp, #20]
 800f530:	2101      	movs	r1, #1
 800f532:	441a      	add	r2, r3
 800f534:	4620      	mov	r0, r4
 800f536:	9205      	str	r2, [sp, #20]
 800f538:	4498      	add	r8, r3
 800f53a:	f000 fd04 	bl	800ff46 <__i2b>
 800f53e:	4606      	mov	r6, r0
 800f540:	2d00      	cmp	r5, #0
 800f542:	dd0c      	ble.n	800f55e <_dtoa_r+0x72e>
 800f544:	f1b8 0f00 	cmp.w	r8, #0
 800f548:	dd09      	ble.n	800f55e <_dtoa_r+0x72e>
 800f54a:	4545      	cmp	r5, r8
 800f54c:	9a05      	ldr	r2, [sp, #20]
 800f54e:	462b      	mov	r3, r5
 800f550:	bfa8      	it	ge
 800f552:	4643      	movge	r3, r8
 800f554:	1ad2      	subs	r2, r2, r3
 800f556:	9205      	str	r2, [sp, #20]
 800f558:	1aed      	subs	r5, r5, r3
 800f55a:	eba8 0803 	sub.w	r8, r8, r3
 800f55e:	9b07      	ldr	r3, [sp, #28]
 800f560:	b1eb      	cbz	r3, 800f59e <_dtoa_r+0x76e>
 800f562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f564:	2b00      	cmp	r3, #0
 800f566:	d067      	beq.n	800f638 <_dtoa_r+0x808>
 800f568:	b18f      	cbz	r7, 800f58e <_dtoa_r+0x75e>
 800f56a:	4631      	mov	r1, r6
 800f56c:	463a      	mov	r2, r7
 800f56e:	4620      	mov	r0, r4
 800f570:	f000 fd88 	bl	8010084 <__pow5mult>
 800f574:	9a04      	ldr	r2, [sp, #16]
 800f576:	4601      	mov	r1, r0
 800f578:	4606      	mov	r6, r0
 800f57a:	4620      	mov	r0, r4
 800f57c:	f000 fcec 	bl	800ff58 <__multiply>
 800f580:	9904      	ldr	r1, [sp, #16]
 800f582:	9008      	str	r0, [sp, #32]
 800f584:	4620      	mov	r0, r4
 800f586:	f000 fc3e 	bl	800fe06 <_Bfree>
 800f58a:	9b08      	ldr	r3, [sp, #32]
 800f58c:	9304      	str	r3, [sp, #16]
 800f58e:	9b07      	ldr	r3, [sp, #28]
 800f590:	1bda      	subs	r2, r3, r7
 800f592:	d004      	beq.n	800f59e <_dtoa_r+0x76e>
 800f594:	9904      	ldr	r1, [sp, #16]
 800f596:	4620      	mov	r0, r4
 800f598:	f000 fd74 	bl	8010084 <__pow5mult>
 800f59c:	9004      	str	r0, [sp, #16]
 800f59e:	2101      	movs	r1, #1
 800f5a0:	4620      	mov	r0, r4
 800f5a2:	f000 fcd0 	bl	800ff46 <__i2b>
 800f5a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5a8:	4607      	mov	r7, r0
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	f000 81d0 	beq.w	800f950 <_dtoa_r+0xb20>
 800f5b0:	461a      	mov	r2, r3
 800f5b2:	4601      	mov	r1, r0
 800f5b4:	4620      	mov	r0, r4
 800f5b6:	f000 fd65 	bl	8010084 <__pow5mult>
 800f5ba:	9b06      	ldr	r3, [sp, #24]
 800f5bc:	2b01      	cmp	r3, #1
 800f5be:	4607      	mov	r7, r0
 800f5c0:	dc40      	bgt.n	800f644 <_dtoa_r+0x814>
 800f5c2:	9b00      	ldr	r3, [sp, #0]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d139      	bne.n	800f63c <_dtoa_r+0x80c>
 800f5c8:	9b01      	ldr	r3, [sp, #4]
 800f5ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d136      	bne.n	800f640 <_dtoa_r+0x810>
 800f5d2:	9b01      	ldr	r3, [sp, #4]
 800f5d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f5d8:	0d1b      	lsrs	r3, r3, #20
 800f5da:	051b      	lsls	r3, r3, #20
 800f5dc:	b12b      	cbz	r3, 800f5ea <_dtoa_r+0x7ba>
 800f5de:	9b05      	ldr	r3, [sp, #20]
 800f5e0:	3301      	adds	r3, #1
 800f5e2:	9305      	str	r3, [sp, #20]
 800f5e4:	f108 0801 	add.w	r8, r8, #1
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	9307      	str	r3, [sp, #28]
 800f5ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d12a      	bne.n	800f648 <_dtoa_r+0x818>
 800f5f2:	2001      	movs	r0, #1
 800f5f4:	e030      	b.n	800f658 <_dtoa_r+0x828>
 800f5f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f5f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f5fc:	e795      	b.n	800f52a <_dtoa_r+0x6fa>
 800f5fe:	9b07      	ldr	r3, [sp, #28]
 800f600:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800f604:	42bb      	cmp	r3, r7
 800f606:	bfbf      	itttt	lt
 800f608:	9b07      	ldrlt	r3, [sp, #28]
 800f60a:	9707      	strlt	r7, [sp, #28]
 800f60c:	1afa      	sublt	r2, r7, r3
 800f60e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f610:	bfbb      	ittet	lt
 800f612:	189b      	addlt	r3, r3, r2
 800f614:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f616:	1bdf      	subge	r7, r3, r7
 800f618:	2700      	movlt	r7, #0
 800f61a:	f1b9 0f00 	cmp.w	r9, #0
 800f61e:	bfb5      	itete	lt
 800f620:	9b05      	ldrlt	r3, [sp, #20]
 800f622:	9d05      	ldrge	r5, [sp, #20]
 800f624:	eba3 0509 	sublt.w	r5, r3, r9
 800f628:	464b      	movge	r3, r9
 800f62a:	bfb8      	it	lt
 800f62c:	2300      	movlt	r3, #0
 800f62e:	e77e      	b.n	800f52e <_dtoa_r+0x6fe>
 800f630:	9f07      	ldr	r7, [sp, #28]
 800f632:	9d05      	ldr	r5, [sp, #20]
 800f634:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f636:	e783      	b.n	800f540 <_dtoa_r+0x710>
 800f638:	9a07      	ldr	r2, [sp, #28]
 800f63a:	e7ab      	b.n	800f594 <_dtoa_r+0x764>
 800f63c:	2300      	movs	r3, #0
 800f63e:	e7d4      	b.n	800f5ea <_dtoa_r+0x7ba>
 800f640:	9b00      	ldr	r3, [sp, #0]
 800f642:	e7d2      	b.n	800f5ea <_dtoa_r+0x7ba>
 800f644:	2300      	movs	r3, #0
 800f646:	9307      	str	r3, [sp, #28]
 800f648:	693b      	ldr	r3, [r7, #16]
 800f64a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f64e:	6918      	ldr	r0, [r3, #16]
 800f650:	f000 fc2b 	bl	800feaa <__hi0bits>
 800f654:	f1c0 0020 	rsb	r0, r0, #32
 800f658:	4440      	add	r0, r8
 800f65a:	f010 001f 	ands.w	r0, r0, #31
 800f65e:	d047      	beq.n	800f6f0 <_dtoa_r+0x8c0>
 800f660:	f1c0 0320 	rsb	r3, r0, #32
 800f664:	2b04      	cmp	r3, #4
 800f666:	dd3b      	ble.n	800f6e0 <_dtoa_r+0x8b0>
 800f668:	9b05      	ldr	r3, [sp, #20]
 800f66a:	f1c0 001c 	rsb	r0, r0, #28
 800f66e:	4403      	add	r3, r0
 800f670:	9305      	str	r3, [sp, #20]
 800f672:	4405      	add	r5, r0
 800f674:	4480      	add	r8, r0
 800f676:	9b05      	ldr	r3, [sp, #20]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	dd05      	ble.n	800f688 <_dtoa_r+0x858>
 800f67c:	461a      	mov	r2, r3
 800f67e:	9904      	ldr	r1, [sp, #16]
 800f680:	4620      	mov	r0, r4
 800f682:	f000 fd4d 	bl	8010120 <__lshift>
 800f686:	9004      	str	r0, [sp, #16]
 800f688:	f1b8 0f00 	cmp.w	r8, #0
 800f68c:	dd05      	ble.n	800f69a <_dtoa_r+0x86a>
 800f68e:	4639      	mov	r1, r7
 800f690:	4642      	mov	r2, r8
 800f692:	4620      	mov	r0, r4
 800f694:	f000 fd44 	bl	8010120 <__lshift>
 800f698:	4607      	mov	r7, r0
 800f69a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f69c:	b353      	cbz	r3, 800f6f4 <_dtoa_r+0x8c4>
 800f69e:	4639      	mov	r1, r7
 800f6a0:	9804      	ldr	r0, [sp, #16]
 800f6a2:	f000 fd91 	bl	80101c8 <__mcmp>
 800f6a6:	2800      	cmp	r0, #0
 800f6a8:	da24      	bge.n	800f6f4 <_dtoa_r+0x8c4>
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	220a      	movs	r2, #10
 800f6ae:	9904      	ldr	r1, [sp, #16]
 800f6b0:	4620      	mov	r0, r4
 800f6b2:	f000 fbbf 	bl	800fe34 <__multadd>
 800f6b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6b8:	9004      	str	r0, [sp, #16]
 800f6ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	f000 814d 	beq.w	800f95e <_dtoa_r+0xb2e>
 800f6c4:	2300      	movs	r3, #0
 800f6c6:	4631      	mov	r1, r6
 800f6c8:	220a      	movs	r2, #10
 800f6ca:	4620      	mov	r0, r4
 800f6cc:	f000 fbb2 	bl	800fe34 <__multadd>
 800f6d0:	9b02      	ldr	r3, [sp, #8]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	4606      	mov	r6, r0
 800f6d6:	dc4f      	bgt.n	800f778 <_dtoa_r+0x948>
 800f6d8:	9b06      	ldr	r3, [sp, #24]
 800f6da:	2b02      	cmp	r3, #2
 800f6dc:	dd4c      	ble.n	800f778 <_dtoa_r+0x948>
 800f6de:	e011      	b.n	800f704 <_dtoa_r+0x8d4>
 800f6e0:	d0c9      	beq.n	800f676 <_dtoa_r+0x846>
 800f6e2:	9a05      	ldr	r2, [sp, #20]
 800f6e4:	331c      	adds	r3, #28
 800f6e6:	441a      	add	r2, r3
 800f6e8:	9205      	str	r2, [sp, #20]
 800f6ea:	441d      	add	r5, r3
 800f6ec:	4498      	add	r8, r3
 800f6ee:	e7c2      	b.n	800f676 <_dtoa_r+0x846>
 800f6f0:	4603      	mov	r3, r0
 800f6f2:	e7f6      	b.n	800f6e2 <_dtoa_r+0x8b2>
 800f6f4:	f1b9 0f00 	cmp.w	r9, #0
 800f6f8:	dc38      	bgt.n	800f76c <_dtoa_r+0x93c>
 800f6fa:	9b06      	ldr	r3, [sp, #24]
 800f6fc:	2b02      	cmp	r3, #2
 800f6fe:	dd35      	ble.n	800f76c <_dtoa_r+0x93c>
 800f700:	f8cd 9008 	str.w	r9, [sp, #8]
 800f704:	9b02      	ldr	r3, [sp, #8]
 800f706:	b963      	cbnz	r3, 800f722 <_dtoa_r+0x8f2>
 800f708:	4639      	mov	r1, r7
 800f70a:	2205      	movs	r2, #5
 800f70c:	4620      	mov	r0, r4
 800f70e:	f000 fb91 	bl	800fe34 <__multadd>
 800f712:	4601      	mov	r1, r0
 800f714:	4607      	mov	r7, r0
 800f716:	9804      	ldr	r0, [sp, #16]
 800f718:	f000 fd56 	bl	80101c8 <__mcmp>
 800f71c:	2800      	cmp	r0, #0
 800f71e:	f73f adcc 	bgt.w	800f2ba <_dtoa_r+0x48a>
 800f722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f724:	465d      	mov	r5, fp
 800f726:	ea6f 0a03 	mvn.w	sl, r3
 800f72a:	f04f 0900 	mov.w	r9, #0
 800f72e:	4639      	mov	r1, r7
 800f730:	4620      	mov	r0, r4
 800f732:	f000 fb68 	bl	800fe06 <_Bfree>
 800f736:	2e00      	cmp	r6, #0
 800f738:	f43f aeb7 	beq.w	800f4aa <_dtoa_r+0x67a>
 800f73c:	f1b9 0f00 	cmp.w	r9, #0
 800f740:	d005      	beq.n	800f74e <_dtoa_r+0x91e>
 800f742:	45b1      	cmp	r9, r6
 800f744:	d003      	beq.n	800f74e <_dtoa_r+0x91e>
 800f746:	4649      	mov	r1, r9
 800f748:	4620      	mov	r0, r4
 800f74a:	f000 fb5c 	bl	800fe06 <_Bfree>
 800f74e:	4631      	mov	r1, r6
 800f750:	4620      	mov	r0, r4
 800f752:	f000 fb58 	bl	800fe06 <_Bfree>
 800f756:	e6a8      	b.n	800f4aa <_dtoa_r+0x67a>
 800f758:	2700      	movs	r7, #0
 800f75a:	463e      	mov	r6, r7
 800f75c:	e7e1      	b.n	800f722 <_dtoa_r+0x8f2>
 800f75e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f762:	463e      	mov	r6, r7
 800f764:	e5a9      	b.n	800f2ba <_dtoa_r+0x48a>
 800f766:	bf00      	nop
 800f768:	40240000 	.word	0x40240000
 800f76c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f76e:	f8cd 9008 	str.w	r9, [sp, #8]
 800f772:	2b00      	cmp	r3, #0
 800f774:	f000 80fa 	beq.w	800f96c <_dtoa_r+0xb3c>
 800f778:	2d00      	cmp	r5, #0
 800f77a:	dd05      	ble.n	800f788 <_dtoa_r+0x958>
 800f77c:	4631      	mov	r1, r6
 800f77e:	462a      	mov	r2, r5
 800f780:	4620      	mov	r0, r4
 800f782:	f000 fccd 	bl	8010120 <__lshift>
 800f786:	4606      	mov	r6, r0
 800f788:	9b07      	ldr	r3, [sp, #28]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d04c      	beq.n	800f828 <_dtoa_r+0x9f8>
 800f78e:	6871      	ldr	r1, [r6, #4]
 800f790:	4620      	mov	r0, r4
 800f792:	f000 fb04 	bl	800fd9e <_Balloc>
 800f796:	6932      	ldr	r2, [r6, #16]
 800f798:	3202      	adds	r2, #2
 800f79a:	4605      	mov	r5, r0
 800f79c:	0092      	lsls	r2, r2, #2
 800f79e:	f106 010c 	add.w	r1, r6, #12
 800f7a2:	300c      	adds	r0, #12
 800f7a4:	f000 faf0 	bl	800fd88 <memcpy>
 800f7a8:	2201      	movs	r2, #1
 800f7aa:	4629      	mov	r1, r5
 800f7ac:	4620      	mov	r0, r4
 800f7ae:	f000 fcb7 	bl	8010120 <__lshift>
 800f7b2:	9b00      	ldr	r3, [sp, #0]
 800f7b4:	f8cd b014 	str.w	fp, [sp, #20]
 800f7b8:	f003 0301 	and.w	r3, r3, #1
 800f7bc:	46b1      	mov	r9, r6
 800f7be:	9307      	str	r3, [sp, #28]
 800f7c0:	4606      	mov	r6, r0
 800f7c2:	4639      	mov	r1, r7
 800f7c4:	9804      	ldr	r0, [sp, #16]
 800f7c6:	f7ff faa7 	bl	800ed18 <quorem>
 800f7ca:	4649      	mov	r1, r9
 800f7cc:	4605      	mov	r5, r0
 800f7ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f7d2:	9804      	ldr	r0, [sp, #16]
 800f7d4:	f000 fcf8 	bl	80101c8 <__mcmp>
 800f7d8:	4632      	mov	r2, r6
 800f7da:	9000      	str	r0, [sp, #0]
 800f7dc:	4639      	mov	r1, r7
 800f7de:	4620      	mov	r0, r4
 800f7e0:	f000 fd0c 	bl	80101fc <__mdiff>
 800f7e4:	68c3      	ldr	r3, [r0, #12]
 800f7e6:	4602      	mov	r2, r0
 800f7e8:	bb03      	cbnz	r3, 800f82c <_dtoa_r+0x9fc>
 800f7ea:	4601      	mov	r1, r0
 800f7ec:	9008      	str	r0, [sp, #32]
 800f7ee:	9804      	ldr	r0, [sp, #16]
 800f7f0:	f000 fcea 	bl	80101c8 <__mcmp>
 800f7f4:	9a08      	ldr	r2, [sp, #32]
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	4611      	mov	r1, r2
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	9308      	str	r3, [sp, #32]
 800f7fe:	f000 fb02 	bl	800fe06 <_Bfree>
 800f802:	9b08      	ldr	r3, [sp, #32]
 800f804:	b9a3      	cbnz	r3, 800f830 <_dtoa_r+0xa00>
 800f806:	9a06      	ldr	r2, [sp, #24]
 800f808:	b992      	cbnz	r2, 800f830 <_dtoa_r+0xa00>
 800f80a:	9a07      	ldr	r2, [sp, #28]
 800f80c:	b982      	cbnz	r2, 800f830 <_dtoa_r+0xa00>
 800f80e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f812:	d029      	beq.n	800f868 <_dtoa_r+0xa38>
 800f814:	9b00      	ldr	r3, [sp, #0]
 800f816:	2b00      	cmp	r3, #0
 800f818:	dd01      	ble.n	800f81e <_dtoa_r+0x9ee>
 800f81a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f81e:	9b05      	ldr	r3, [sp, #20]
 800f820:	1c5d      	adds	r5, r3, #1
 800f822:	f883 8000 	strb.w	r8, [r3]
 800f826:	e782      	b.n	800f72e <_dtoa_r+0x8fe>
 800f828:	4630      	mov	r0, r6
 800f82a:	e7c2      	b.n	800f7b2 <_dtoa_r+0x982>
 800f82c:	2301      	movs	r3, #1
 800f82e:	e7e3      	b.n	800f7f8 <_dtoa_r+0x9c8>
 800f830:	9a00      	ldr	r2, [sp, #0]
 800f832:	2a00      	cmp	r2, #0
 800f834:	db04      	blt.n	800f840 <_dtoa_r+0xa10>
 800f836:	d125      	bne.n	800f884 <_dtoa_r+0xa54>
 800f838:	9a06      	ldr	r2, [sp, #24]
 800f83a:	bb1a      	cbnz	r2, 800f884 <_dtoa_r+0xa54>
 800f83c:	9a07      	ldr	r2, [sp, #28]
 800f83e:	bb0a      	cbnz	r2, 800f884 <_dtoa_r+0xa54>
 800f840:	2b00      	cmp	r3, #0
 800f842:	ddec      	ble.n	800f81e <_dtoa_r+0x9ee>
 800f844:	2201      	movs	r2, #1
 800f846:	9904      	ldr	r1, [sp, #16]
 800f848:	4620      	mov	r0, r4
 800f84a:	f000 fc69 	bl	8010120 <__lshift>
 800f84e:	4639      	mov	r1, r7
 800f850:	9004      	str	r0, [sp, #16]
 800f852:	f000 fcb9 	bl	80101c8 <__mcmp>
 800f856:	2800      	cmp	r0, #0
 800f858:	dc03      	bgt.n	800f862 <_dtoa_r+0xa32>
 800f85a:	d1e0      	bne.n	800f81e <_dtoa_r+0x9ee>
 800f85c:	f018 0f01 	tst.w	r8, #1
 800f860:	d0dd      	beq.n	800f81e <_dtoa_r+0x9ee>
 800f862:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f866:	d1d8      	bne.n	800f81a <_dtoa_r+0x9ea>
 800f868:	9b05      	ldr	r3, [sp, #20]
 800f86a:	9a05      	ldr	r2, [sp, #20]
 800f86c:	1c5d      	adds	r5, r3, #1
 800f86e:	2339      	movs	r3, #57	; 0x39
 800f870:	7013      	strb	r3, [r2, #0]
 800f872:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f876:	2b39      	cmp	r3, #57	; 0x39
 800f878:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f87c:	d04f      	beq.n	800f91e <_dtoa_r+0xaee>
 800f87e:	3301      	adds	r3, #1
 800f880:	7013      	strb	r3, [r2, #0]
 800f882:	e754      	b.n	800f72e <_dtoa_r+0x8fe>
 800f884:	9a05      	ldr	r2, [sp, #20]
 800f886:	2b00      	cmp	r3, #0
 800f888:	f102 0501 	add.w	r5, r2, #1
 800f88c:	dd06      	ble.n	800f89c <_dtoa_r+0xa6c>
 800f88e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f892:	d0e9      	beq.n	800f868 <_dtoa_r+0xa38>
 800f894:	f108 0801 	add.w	r8, r8, #1
 800f898:	9b05      	ldr	r3, [sp, #20]
 800f89a:	e7c2      	b.n	800f822 <_dtoa_r+0x9f2>
 800f89c:	9a02      	ldr	r2, [sp, #8]
 800f89e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800f8a2:	eba5 030b 	sub.w	r3, r5, fp
 800f8a6:	4293      	cmp	r3, r2
 800f8a8:	d021      	beq.n	800f8ee <_dtoa_r+0xabe>
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	220a      	movs	r2, #10
 800f8ae:	9904      	ldr	r1, [sp, #16]
 800f8b0:	4620      	mov	r0, r4
 800f8b2:	f000 fabf 	bl	800fe34 <__multadd>
 800f8b6:	45b1      	cmp	r9, r6
 800f8b8:	9004      	str	r0, [sp, #16]
 800f8ba:	f04f 0300 	mov.w	r3, #0
 800f8be:	f04f 020a 	mov.w	r2, #10
 800f8c2:	4649      	mov	r1, r9
 800f8c4:	4620      	mov	r0, r4
 800f8c6:	d105      	bne.n	800f8d4 <_dtoa_r+0xaa4>
 800f8c8:	f000 fab4 	bl	800fe34 <__multadd>
 800f8cc:	4681      	mov	r9, r0
 800f8ce:	4606      	mov	r6, r0
 800f8d0:	9505      	str	r5, [sp, #20]
 800f8d2:	e776      	b.n	800f7c2 <_dtoa_r+0x992>
 800f8d4:	f000 faae 	bl	800fe34 <__multadd>
 800f8d8:	4631      	mov	r1, r6
 800f8da:	4681      	mov	r9, r0
 800f8dc:	2300      	movs	r3, #0
 800f8de:	220a      	movs	r2, #10
 800f8e0:	4620      	mov	r0, r4
 800f8e2:	f000 faa7 	bl	800fe34 <__multadd>
 800f8e6:	4606      	mov	r6, r0
 800f8e8:	e7f2      	b.n	800f8d0 <_dtoa_r+0xaa0>
 800f8ea:	f04f 0900 	mov.w	r9, #0
 800f8ee:	2201      	movs	r2, #1
 800f8f0:	9904      	ldr	r1, [sp, #16]
 800f8f2:	4620      	mov	r0, r4
 800f8f4:	f000 fc14 	bl	8010120 <__lshift>
 800f8f8:	4639      	mov	r1, r7
 800f8fa:	9004      	str	r0, [sp, #16]
 800f8fc:	f000 fc64 	bl	80101c8 <__mcmp>
 800f900:	2800      	cmp	r0, #0
 800f902:	dcb6      	bgt.n	800f872 <_dtoa_r+0xa42>
 800f904:	d102      	bne.n	800f90c <_dtoa_r+0xadc>
 800f906:	f018 0f01 	tst.w	r8, #1
 800f90a:	d1b2      	bne.n	800f872 <_dtoa_r+0xa42>
 800f90c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f910:	2b30      	cmp	r3, #48	; 0x30
 800f912:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f916:	f47f af0a 	bne.w	800f72e <_dtoa_r+0x8fe>
 800f91a:	4615      	mov	r5, r2
 800f91c:	e7f6      	b.n	800f90c <_dtoa_r+0xadc>
 800f91e:	4593      	cmp	fp, r2
 800f920:	d105      	bne.n	800f92e <_dtoa_r+0xafe>
 800f922:	2331      	movs	r3, #49	; 0x31
 800f924:	f10a 0a01 	add.w	sl, sl, #1
 800f928:	f88b 3000 	strb.w	r3, [fp]
 800f92c:	e6ff      	b.n	800f72e <_dtoa_r+0x8fe>
 800f92e:	4615      	mov	r5, r2
 800f930:	e79f      	b.n	800f872 <_dtoa_r+0xa42>
 800f932:	f8df b064 	ldr.w	fp, [pc, #100]	; 800f998 <_dtoa_r+0xb68>
 800f936:	e007      	b.n	800f948 <_dtoa_r+0xb18>
 800f938:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f93a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800f99c <_dtoa_r+0xb6c>
 800f93e:	b11b      	cbz	r3, 800f948 <_dtoa_r+0xb18>
 800f940:	f10b 0308 	add.w	r3, fp, #8
 800f944:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f946:	6013      	str	r3, [r2, #0]
 800f948:	4658      	mov	r0, fp
 800f94a:	b017      	add	sp, #92	; 0x5c
 800f94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f950:	9b06      	ldr	r3, [sp, #24]
 800f952:	2b01      	cmp	r3, #1
 800f954:	f77f ae35 	ble.w	800f5c2 <_dtoa_r+0x792>
 800f958:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f95a:	9307      	str	r3, [sp, #28]
 800f95c:	e649      	b.n	800f5f2 <_dtoa_r+0x7c2>
 800f95e:	9b02      	ldr	r3, [sp, #8]
 800f960:	2b00      	cmp	r3, #0
 800f962:	dc03      	bgt.n	800f96c <_dtoa_r+0xb3c>
 800f964:	9b06      	ldr	r3, [sp, #24]
 800f966:	2b02      	cmp	r3, #2
 800f968:	f73f aecc 	bgt.w	800f704 <_dtoa_r+0x8d4>
 800f96c:	465d      	mov	r5, fp
 800f96e:	4639      	mov	r1, r7
 800f970:	9804      	ldr	r0, [sp, #16]
 800f972:	f7ff f9d1 	bl	800ed18 <quorem>
 800f976:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f97a:	f805 8b01 	strb.w	r8, [r5], #1
 800f97e:	9a02      	ldr	r2, [sp, #8]
 800f980:	eba5 030b 	sub.w	r3, r5, fp
 800f984:	429a      	cmp	r2, r3
 800f986:	ddb0      	ble.n	800f8ea <_dtoa_r+0xaba>
 800f988:	2300      	movs	r3, #0
 800f98a:	220a      	movs	r2, #10
 800f98c:	9904      	ldr	r1, [sp, #16]
 800f98e:	4620      	mov	r0, r4
 800f990:	f000 fa50 	bl	800fe34 <__multadd>
 800f994:	9004      	str	r0, [sp, #16]
 800f996:	e7ea      	b.n	800f96e <_dtoa_r+0xb3e>
 800f998:	08011fb4 	.word	0x08011fb4
 800f99c:	08011fd8 	.word	0x08011fd8

0800f9a0 <__sflush_r>:
 800f9a0:	898a      	ldrh	r2, [r1, #12]
 800f9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9a6:	4605      	mov	r5, r0
 800f9a8:	0710      	lsls	r0, r2, #28
 800f9aa:	460c      	mov	r4, r1
 800f9ac:	d458      	bmi.n	800fa60 <__sflush_r+0xc0>
 800f9ae:	684b      	ldr	r3, [r1, #4]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	dc05      	bgt.n	800f9c0 <__sflush_r+0x20>
 800f9b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	dc02      	bgt.n	800f9c0 <__sflush_r+0x20>
 800f9ba:	2000      	movs	r0, #0
 800f9bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f9c2:	2e00      	cmp	r6, #0
 800f9c4:	d0f9      	beq.n	800f9ba <__sflush_r+0x1a>
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f9cc:	682f      	ldr	r7, [r5, #0]
 800f9ce:	6a21      	ldr	r1, [r4, #32]
 800f9d0:	602b      	str	r3, [r5, #0]
 800f9d2:	d032      	beq.n	800fa3a <__sflush_r+0x9a>
 800f9d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f9d6:	89a3      	ldrh	r3, [r4, #12]
 800f9d8:	075a      	lsls	r2, r3, #29
 800f9da:	d505      	bpl.n	800f9e8 <__sflush_r+0x48>
 800f9dc:	6863      	ldr	r3, [r4, #4]
 800f9de:	1ac0      	subs	r0, r0, r3
 800f9e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f9e2:	b10b      	cbz	r3, 800f9e8 <__sflush_r+0x48>
 800f9e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f9e6:	1ac0      	subs	r0, r0, r3
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	4602      	mov	r2, r0
 800f9ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f9ee:	6a21      	ldr	r1, [r4, #32]
 800f9f0:	4628      	mov	r0, r5
 800f9f2:	47b0      	blx	r6
 800f9f4:	1c43      	adds	r3, r0, #1
 800f9f6:	89a3      	ldrh	r3, [r4, #12]
 800f9f8:	d106      	bne.n	800fa08 <__sflush_r+0x68>
 800f9fa:	6829      	ldr	r1, [r5, #0]
 800f9fc:	291d      	cmp	r1, #29
 800f9fe:	d848      	bhi.n	800fa92 <__sflush_r+0xf2>
 800fa00:	4a29      	ldr	r2, [pc, #164]	; (800faa8 <__sflush_r+0x108>)
 800fa02:	40ca      	lsrs	r2, r1
 800fa04:	07d6      	lsls	r6, r2, #31
 800fa06:	d544      	bpl.n	800fa92 <__sflush_r+0xf2>
 800fa08:	2200      	movs	r2, #0
 800fa0a:	6062      	str	r2, [r4, #4]
 800fa0c:	04d9      	lsls	r1, r3, #19
 800fa0e:	6922      	ldr	r2, [r4, #16]
 800fa10:	6022      	str	r2, [r4, #0]
 800fa12:	d504      	bpl.n	800fa1e <__sflush_r+0x7e>
 800fa14:	1c42      	adds	r2, r0, #1
 800fa16:	d101      	bne.n	800fa1c <__sflush_r+0x7c>
 800fa18:	682b      	ldr	r3, [r5, #0]
 800fa1a:	b903      	cbnz	r3, 800fa1e <__sflush_r+0x7e>
 800fa1c:	6560      	str	r0, [r4, #84]	; 0x54
 800fa1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa20:	602f      	str	r7, [r5, #0]
 800fa22:	2900      	cmp	r1, #0
 800fa24:	d0c9      	beq.n	800f9ba <__sflush_r+0x1a>
 800fa26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa2a:	4299      	cmp	r1, r3
 800fa2c:	d002      	beq.n	800fa34 <__sflush_r+0x94>
 800fa2e:	4628      	mov	r0, r5
 800fa30:	f000 fc9e 	bl	8010370 <_free_r>
 800fa34:	2000      	movs	r0, #0
 800fa36:	6360      	str	r0, [r4, #52]	; 0x34
 800fa38:	e7c0      	b.n	800f9bc <__sflush_r+0x1c>
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	4628      	mov	r0, r5
 800fa3e:	47b0      	blx	r6
 800fa40:	1c41      	adds	r1, r0, #1
 800fa42:	d1c8      	bne.n	800f9d6 <__sflush_r+0x36>
 800fa44:	682b      	ldr	r3, [r5, #0]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d0c5      	beq.n	800f9d6 <__sflush_r+0x36>
 800fa4a:	2b1d      	cmp	r3, #29
 800fa4c:	d001      	beq.n	800fa52 <__sflush_r+0xb2>
 800fa4e:	2b16      	cmp	r3, #22
 800fa50:	d101      	bne.n	800fa56 <__sflush_r+0xb6>
 800fa52:	602f      	str	r7, [r5, #0]
 800fa54:	e7b1      	b.n	800f9ba <__sflush_r+0x1a>
 800fa56:	89a3      	ldrh	r3, [r4, #12]
 800fa58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa5c:	81a3      	strh	r3, [r4, #12]
 800fa5e:	e7ad      	b.n	800f9bc <__sflush_r+0x1c>
 800fa60:	690f      	ldr	r7, [r1, #16]
 800fa62:	2f00      	cmp	r7, #0
 800fa64:	d0a9      	beq.n	800f9ba <__sflush_r+0x1a>
 800fa66:	0793      	lsls	r3, r2, #30
 800fa68:	680e      	ldr	r6, [r1, #0]
 800fa6a:	bf08      	it	eq
 800fa6c:	694b      	ldreq	r3, [r1, #20]
 800fa6e:	600f      	str	r7, [r1, #0]
 800fa70:	bf18      	it	ne
 800fa72:	2300      	movne	r3, #0
 800fa74:	eba6 0807 	sub.w	r8, r6, r7
 800fa78:	608b      	str	r3, [r1, #8]
 800fa7a:	f1b8 0f00 	cmp.w	r8, #0
 800fa7e:	dd9c      	ble.n	800f9ba <__sflush_r+0x1a>
 800fa80:	4643      	mov	r3, r8
 800fa82:	463a      	mov	r2, r7
 800fa84:	6a21      	ldr	r1, [r4, #32]
 800fa86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fa88:	4628      	mov	r0, r5
 800fa8a:	47b0      	blx	r6
 800fa8c:	2800      	cmp	r0, #0
 800fa8e:	dc06      	bgt.n	800fa9e <__sflush_r+0xfe>
 800fa90:	89a3      	ldrh	r3, [r4, #12]
 800fa92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa96:	81a3      	strh	r3, [r4, #12]
 800fa98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fa9c:	e78e      	b.n	800f9bc <__sflush_r+0x1c>
 800fa9e:	4407      	add	r7, r0
 800faa0:	eba8 0800 	sub.w	r8, r8, r0
 800faa4:	e7e9      	b.n	800fa7a <__sflush_r+0xda>
 800faa6:	bf00      	nop
 800faa8:	20400001 	.word	0x20400001

0800faac <_fflush_r>:
 800faac:	b538      	push	{r3, r4, r5, lr}
 800faae:	690b      	ldr	r3, [r1, #16]
 800fab0:	4605      	mov	r5, r0
 800fab2:	460c      	mov	r4, r1
 800fab4:	b1db      	cbz	r3, 800faee <_fflush_r+0x42>
 800fab6:	b118      	cbz	r0, 800fac0 <_fflush_r+0x14>
 800fab8:	6983      	ldr	r3, [r0, #24]
 800faba:	b90b      	cbnz	r3, 800fac0 <_fflush_r+0x14>
 800fabc:	f000 f860 	bl	800fb80 <__sinit>
 800fac0:	4b0c      	ldr	r3, [pc, #48]	; (800faf4 <_fflush_r+0x48>)
 800fac2:	429c      	cmp	r4, r3
 800fac4:	d109      	bne.n	800fada <_fflush_r+0x2e>
 800fac6:	686c      	ldr	r4, [r5, #4]
 800fac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800facc:	b17b      	cbz	r3, 800faee <_fflush_r+0x42>
 800face:	4621      	mov	r1, r4
 800fad0:	4628      	mov	r0, r5
 800fad2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fad6:	f7ff bf63 	b.w	800f9a0 <__sflush_r>
 800fada:	4b07      	ldr	r3, [pc, #28]	; (800faf8 <_fflush_r+0x4c>)
 800fadc:	429c      	cmp	r4, r3
 800fade:	d101      	bne.n	800fae4 <_fflush_r+0x38>
 800fae0:	68ac      	ldr	r4, [r5, #8]
 800fae2:	e7f1      	b.n	800fac8 <_fflush_r+0x1c>
 800fae4:	4b05      	ldr	r3, [pc, #20]	; (800fafc <_fflush_r+0x50>)
 800fae6:	429c      	cmp	r4, r3
 800fae8:	bf08      	it	eq
 800faea:	68ec      	ldreq	r4, [r5, #12]
 800faec:	e7ec      	b.n	800fac8 <_fflush_r+0x1c>
 800faee:	2000      	movs	r0, #0
 800faf0:	bd38      	pop	{r3, r4, r5, pc}
 800faf2:	bf00      	nop
 800faf4:	08012008 	.word	0x08012008
 800faf8:	08012028 	.word	0x08012028
 800fafc:	08011fe8 	.word	0x08011fe8

0800fb00 <std>:
 800fb00:	2300      	movs	r3, #0
 800fb02:	b510      	push	{r4, lr}
 800fb04:	4604      	mov	r4, r0
 800fb06:	e9c0 3300 	strd	r3, r3, [r0]
 800fb0a:	6083      	str	r3, [r0, #8]
 800fb0c:	8181      	strh	r1, [r0, #12]
 800fb0e:	6643      	str	r3, [r0, #100]	; 0x64
 800fb10:	81c2      	strh	r2, [r0, #14]
 800fb12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fb16:	6183      	str	r3, [r0, #24]
 800fb18:	4619      	mov	r1, r3
 800fb1a:	2208      	movs	r2, #8
 800fb1c:	305c      	adds	r0, #92	; 0x5c
 800fb1e:	f7fe fb2f 	bl	800e180 <memset>
 800fb22:	4b05      	ldr	r3, [pc, #20]	; (800fb38 <std+0x38>)
 800fb24:	6263      	str	r3, [r4, #36]	; 0x24
 800fb26:	4b05      	ldr	r3, [pc, #20]	; (800fb3c <std+0x3c>)
 800fb28:	62a3      	str	r3, [r4, #40]	; 0x28
 800fb2a:	4b05      	ldr	r3, [pc, #20]	; (800fb40 <std+0x40>)
 800fb2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fb2e:	4b05      	ldr	r3, [pc, #20]	; (800fb44 <std+0x44>)
 800fb30:	6224      	str	r4, [r4, #32]
 800fb32:	6323      	str	r3, [r4, #48]	; 0x30
 800fb34:	bd10      	pop	{r4, pc}
 800fb36:	bf00      	nop
 800fb38:	08010785 	.word	0x08010785
 800fb3c:	080107a7 	.word	0x080107a7
 800fb40:	080107df 	.word	0x080107df
 800fb44:	08010803 	.word	0x08010803

0800fb48 <_cleanup_r>:
 800fb48:	4901      	ldr	r1, [pc, #4]	; (800fb50 <_cleanup_r+0x8>)
 800fb4a:	f000 b885 	b.w	800fc58 <_fwalk_reent>
 800fb4e:	bf00      	nop
 800fb50:	0800faad 	.word	0x0800faad

0800fb54 <__sfmoreglue>:
 800fb54:	b570      	push	{r4, r5, r6, lr}
 800fb56:	1e4a      	subs	r2, r1, #1
 800fb58:	2568      	movs	r5, #104	; 0x68
 800fb5a:	4355      	muls	r5, r2
 800fb5c:	460e      	mov	r6, r1
 800fb5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fb62:	f000 fc53 	bl	801040c <_malloc_r>
 800fb66:	4604      	mov	r4, r0
 800fb68:	b140      	cbz	r0, 800fb7c <__sfmoreglue+0x28>
 800fb6a:	2100      	movs	r1, #0
 800fb6c:	e9c0 1600 	strd	r1, r6, [r0]
 800fb70:	300c      	adds	r0, #12
 800fb72:	60a0      	str	r0, [r4, #8]
 800fb74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fb78:	f7fe fb02 	bl	800e180 <memset>
 800fb7c:	4620      	mov	r0, r4
 800fb7e:	bd70      	pop	{r4, r5, r6, pc}

0800fb80 <__sinit>:
 800fb80:	6983      	ldr	r3, [r0, #24]
 800fb82:	b510      	push	{r4, lr}
 800fb84:	4604      	mov	r4, r0
 800fb86:	bb33      	cbnz	r3, 800fbd6 <__sinit+0x56>
 800fb88:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800fb8c:	6503      	str	r3, [r0, #80]	; 0x50
 800fb8e:	4b12      	ldr	r3, [pc, #72]	; (800fbd8 <__sinit+0x58>)
 800fb90:	4a12      	ldr	r2, [pc, #72]	; (800fbdc <__sinit+0x5c>)
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	6282      	str	r2, [r0, #40]	; 0x28
 800fb96:	4298      	cmp	r0, r3
 800fb98:	bf04      	itt	eq
 800fb9a:	2301      	moveq	r3, #1
 800fb9c:	6183      	streq	r3, [r0, #24]
 800fb9e:	f000 f81f 	bl	800fbe0 <__sfp>
 800fba2:	6060      	str	r0, [r4, #4]
 800fba4:	4620      	mov	r0, r4
 800fba6:	f000 f81b 	bl	800fbe0 <__sfp>
 800fbaa:	60a0      	str	r0, [r4, #8]
 800fbac:	4620      	mov	r0, r4
 800fbae:	f000 f817 	bl	800fbe0 <__sfp>
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	60e0      	str	r0, [r4, #12]
 800fbb6:	2104      	movs	r1, #4
 800fbb8:	6860      	ldr	r0, [r4, #4]
 800fbba:	f7ff ffa1 	bl	800fb00 <std>
 800fbbe:	2201      	movs	r2, #1
 800fbc0:	2109      	movs	r1, #9
 800fbc2:	68a0      	ldr	r0, [r4, #8]
 800fbc4:	f7ff ff9c 	bl	800fb00 <std>
 800fbc8:	2202      	movs	r2, #2
 800fbca:	2112      	movs	r1, #18
 800fbcc:	68e0      	ldr	r0, [r4, #12]
 800fbce:	f7ff ff97 	bl	800fb00 <std>
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	61a3      	str	r3, [r4, #24]
 800fbd6:	bd10      	pop	{r4, pc}
 800fbd8:	08011fa0 	.word	0x08011fa0
 800fbdc:	0800fb49 	.word	0x0800fb49

0800fbe0 <__sfp>:
 800fbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbe2:	4b1b      	ldr	r3, [pc, #108]	; (800fc50 <__sfp+0x70>)
 800fbe4:	681e      	ldr	r6, [r3, #0]
 800fbe6:	69b3      	ldr	r3, [r6, #24]
 800fbe8:	4607      	mov	r7, r0
 800fbea:	b913      	cbnz	r3, 800fbf2 <__sfp+0x12>
 800fbec:	4630      	mov	r0, r6
 800fbee:	f7ff ffc7 	bl	800fb80 <__sinit>
 800fbf2:	3648      	adds	r6, #72	; 0x48
 800fbf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fbf8:	3b01      	subs	r3, #1
 800fbfa:	d503      	bpl.n	800fc04 <__sfp+0x24>
 800fbfc:	6833      	ldr	r3, [r6, #0]
 800fbfe:	b133      	cbz	r3, 800fc0e <__sfp+0x2e>
 800fc00:	6836      	ldr	r6, [r6, #0]
 800fc02:	e7f7      	b.n	800fbf4 <__sfp+0x14>
 800fc04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fc08:	b16d      	cbz	r5, 800fc26 <__sfp+0x46>
 800fc0a:	3468      	adds	r4, #104	; 0x68
 800fc0c:	e7f4      	b.n	800fbf8 <__sfp+0x18>
 800fc0e:	2104      	movs	r1, #4
 800fc10:	4638      	mov	r0, r7
 800fc12:	f7ff ff9f 	bl	800fb54 <__sfmoreglue>
 800fc16:	6030      	str	r0, [r6, #0]
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	d1f1      	bne.n	800fc00 <__sfp+0x20>
 800fc1c:	230c      	movs	r3, #12
 800fc1e:	603b      	str	r3, [r7, #0]
 800fc20:	4604      	mov	r4, r0
 800fc22:	4620      	mov	r0, r4
 800fc24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc26:	4b0b      	ldr	r3, [pc, #44]	; (800fc54 <__sfp+0x74>)
 800fc28:	6665      	str	r5, [r4, #100]	; 0x64
 800fc2a:	e9c4 5500 	strd	r5, r5, [r4]
 800fc2e:	60a5      	str	r5, [r4, #8]
 800fc30:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800fc34:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800fc38:	2208      	movs	r2, #8
 800fc3a:	4629      	mov	r1, r5
 800fc3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fc40:	f7fe fa9e 	bl	800e180 <memset>
 800fc44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fc48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fc4c:	e7e9      	b.n	800fc22 <__sfp+0x42>
 800fc4e:	bf00      	nop
 800fc50:	08011fa0 	.word	0x08011fa0
 800fc54:	ffff0001 	.word	0xffff0001

0800fc58 <_fwalk_reent>:
 800fc58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc5c:	4680      	mov	r8, r0
 800fc5e:	4689      	mov	r9, r1
 800fc60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fc64:	2600      	movs	r6, #0
 800fc66:	b914      	cbnz	r4, 800fc6e <_fwalk_reent+0x16>
 800fc68:	4630      	mov	r0, r6
 800fc6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800fc72:	3f01      	subs	r7, #1
 800fc74:	d501      	bpl.n	800fc7a <_fwalk_reent+0x22>
 800fc76:	6824      	ldr	r4, [r4, #0]
 800fc78:	e7f5      	b.n	800fc66 <_fwalk_reent+0xe>
 800fc7a:	89ab      	ldrh	r3, [r5, #12]
 800fc7c:	2b01      	cmp	r3, #1
 800fc7e:	d907      	bls.n	800fc90 <_fwalk_reent+0x38>
 800fc80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc84:	3301      	adds	r3, #1
 800fc86:	d003      	beq.n	800fc90 <_fwalk_reent+0x38>
 800fc88:	4629      	mov	r1, r5
 800fc8a:	4640      	mov	r0, r8
 800fc8c:	47c8      	blx	r9
 800fc8e:	4306      	orrs	r6, r0
 800fc90:	3568      	adds	r5, #104	; 0x68
 800fc92:	e7ee      	b.n	800fc72 <_fwalk_reent+0x1a>

0800fc94 <_localeconv_r>:
 800fc94:	4b04      	ldr	r3, [pc, #16]	; (800fca8 <_localeconv_r+0x14>)
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	6a18      	ldr	r0, [r3, #32]
 800fc9a:	4b04      	ldr	r3, [pc, #16]	; (800fcac <_localeconv_r+0x18>)
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	bf08      	it	eq
 800fca0:	4618      	moveq	r0, r3
 800fca2:	30f0      	adds	r0, #240	; 0xf0
 800fca4:	4770      	bx	lr
 800fca6:	bf00      	nop
 800fca8:	20001cfc 	.word	0x20001cfc
 800fcac:	20001d60 	.word	0x20001d60

0800fcb0 <__swhatbuf_r>:
 800fcb0:	b570      	push	{r4, r5, r6, lr}
 800fcb2:	460e      	mov	r6, r1
 800fcb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcb8:	2900      	cmp	r1, #0
 800fcba:	b096      	sub	sp, #88	; 0x58
 800fcbc:	4614      	mov	r4, r2
 800fcbe:	461d      	mov	r5, r3
 800fcc0:	da07      	bge.n	800fcd2 <__swhatbuf_r+0x22>
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	602b      	str	r3, [r5, #0]
 800fcc6:	89b3      	ldrh	r3, [r6, #12]
 800fcc8:	061a      	lsls	r2, r3, #24
 800fcca:	d410      	bmi.n	800fcee <__swhatbuf_r+0x3e>
 800fccc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fcd0:	e00e      	b.n	800fcf0 <__swhatbuf_r+0x40>
 800fcd2:	466a      	mov	r2, sp
 800fcd4:	f000 fdbc 	bl	8010850 <_fstat_r>
 800fcd8:	2800      	cmp	r0, #0
 800fcda:	dbf2      	blt.n	800fcc2 <__swhatbuf_r+0x12>
 800fcdc:	9a01      	ldr	r2, [sp, #4]
 800fcde:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fce2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fce6:	425a      	negs	r2, r3
 800fce8:	415a      	adcs	r2, r3
 800fcea:	602a      	str	r2, [r5, #0]
 800fcec:	e7ee      	b.n	800fccc <__swhatbuf_r+0x1c>
 800fcee:	2340      	movs	r3, #64	; 0x40
 800fcf0:	2000      	movs	r0, #0
 800fcf2:	6023      	str	r3, [r4, #0]
 800fcf4:	b016      	add	sp, #88	; 0x58
 800fcf6:	bd70      	pop	{r4, r5, r6, pc}

0800fcf8 <__smakebuf_r>:
 800fcf8:	898b      	ldrh	r3, [r1, #12]
 800fcfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fcfc:	079d      	lsls	r5, r3, #30
 800fcfe:	4606      	mov	r6, r0
 800fd00:	460c      	mov	r4, r1
 800fd02:	d507      	bpl.n	800fd14 <__smakebuf_r+0x1c>
 800fd04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fd08:	6023      	str	r3, [r4, #0]
 800fd0a:	6123      	str	r3, [r4, #16]
 800fd0c:	2301      	movs	r3, #1
 800fd0e:	6163      	str	r3, [r4, #20]
 800fd10:	b002      	add	sp, #8
 800fd12:	bd70      	pop	{r4, r5, r6, pc}
 800fd14:	ab01      	add	r3, sp, #4
 800fd16:	466a      	mov	r2, sp
 800fd18:	f7ff ffca 	bl	800fcb0 <__swhatbuf_r>
 800fd1c:	9900      	ldr	r1, [sp, #0]
 800fd1e:	4605      	mov	r5, r0
 800fd20:	4630      	mov	r0, r6
 800fd22:	f000 fb73 	bl	801040c <_malloc_r>
 800fd26:	b948      	cbnz	r0, 800fd3c <__smakebuf_r+0x44>
 800fd28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd2c:	059a      	lsls	r2, r3, #22
 800fd2e:	d4ef      	bmi.n	800fd10 <__smakebuf_r+0x18>
 800fd30:	f023 0303 	bic.w	r3, r3, #3
 800fd34:	f043 0302 	orr.w	r3, r3, #2
 800fd38:	81a3      	strh	r3, [r4, #12]
 800fd3a:	e7e3      	b.n	800fd04 <__smakebuf_r+0xc>
 800fd3c:	4b0d      	ldr	r3, [pc, #52]	; (800fd74 <__smakebuf_r+0x7c>)
 800fd3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800fd40:	89a3      	ldrh	r3, [r4, #12]
 800fd42:	6020      	str	r0, [r4, #0]
 800fd44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd48:	81a3      	strh	r3, [r4, #12]
 800fd4a:	9b00      	ldr	r3, [sp, #0]
 800fd4c:	6163      	str	r3, [r4, #20]
 800fd4e:	9b01      	ldr	r3, [sp, #4]
 800fd50:	6120      	str	r0, [r4, #16]
 800fd52:	b15b      	cbz	r3, 800fd6c <__smakebuf_r+0x74>
 800fd54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd58:	4630      	mov	r0, r6
 800fd5a:	f000 fd8b 	bl	8010874 <_isatty_r>
 800fd5e:	b128      	cbz	r0, 800fd6c <__smakebuf_r+0x74>
 800fd60:	89a3      	ldrh	r3, [r4, #12]
 800fd62:	f023 0303 	bic.w	r3, r3, #3
 800fd66:	f043 0301 	orr.w	r3, r3, #1
 800fd6a:	81a3      	strh	r3, [r4, #12]
 800fd6c:	89a3      	ldrh	r3, [r4, #12]
 800fd6e:	431d      	orrs	r5, r3
 800fd70:	81a5      	strh	r5, [r4, #12]
 800fd72:	e7cd      	b.n	800fd10 <__smakebuf_r+0x18>
 800fd74:	0800fb49 	.word	0x0800fb49

0800fd78 <malloc>:
 800fd78:	4b02      	ldr	r3, [pc, #8]	; (800fd84 <malloc+0xc>)
 800fd7a:	4601      	mov	r1, r0
 800fd7c:	6818      	ldr	r0, [r3, #0]
 800fd7e:	f000 bb45 	b.w	801040c <_malloc_r>
 800fd82:	bf00      	nop
 800fd84:	20001cfc 	.word	0x20001cfc

0800fd88 <memcpy>:
 800fd88:	b510      	push	{r4, lr}
 800fd8a:	1e43      	subs	r3, r0, #1
 800fd8c:	440a      	add	r2, r1
 800fd8e:	4291      	cmp	r1, r2
 800fd90:	d100      	bne.n	800fd94 <memcpy+0xc>
 800fd92:	bd10      	pop	{r4, pc}
 800fd94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd98:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fd9c:	e7f7      	b.n	800fd8e <memcpy+0x6>

0800fd9e <_Balloc>:
 800fd9e:	b570      	push	{r4, r5, r6, lr}
 800fda0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fda2:	4604      	mov	r4, r0
 800fda4:	460e      	mov	r6, r1
 800fda6:	b93d      	cbnz	r5, 800fdb8 <_Balloc+0x1a>
 800fda8:	2010      	movs	r0, #16
 800fdaa:	f7ff ffe5 	bl	800fd78 <malloc>
 800fdae:	6260      	str	r0, [r4, #36]	; 0x24
 800fdb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fdb4:	6005      	str	r5, [r0, #0]
 800fdb6:	60c5      	str	r5, [r0, #12]
 800fdb8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fdba:	68eb      	ldr	r3, [r5, #12]
 800fdbc:	b183      	cbz	r3, 800fde0 <_Balloc+0x42>
 800fdbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fdc0:	68db      	ldr	r3, [r3, #12]
 800fdc2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fdc6:	b9b8      	cbnz	r0, 800fdf8 <_Balloc+0x5a>
 800fdc8:	2101      	movs	r1, #1
 800fdca:	fa01 f506 	lsl.w	r5, r1, r6
 800fdce:	1d6a      	adds	r2, r5, #5
 800fdd0:	0092      	lsls	r2, r2, #2
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	f000 fabe 	bl	8010354 <_calloc_r>
 800fdd8:	b160      	cbz	r0, 800fdf4 <_Balloc+0x56>
 800fdda:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800fdde:	e00e      	b.n	800fdfe <_Balloc+0x60>
 800fde0:	2221      	movs	r2, #33	; 0x21
 800fde2:	2104      	movs	r1, #4
 800fde4:	4620      	mov	r0, r4
 800fde6:	f000 fab5 	bl	8010354 <_calloc_r>
 800fdea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fdec:	60e8      	str	r0, [r5, #12]
 800fdee:	68db      	ldr	r3, [r3, #12]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d1e4      	bne.n	800fdbe <_Balloc+0x20>
 800fdf4:	2000      	movs	r0, #0
 800fdf6:	bd70      	pop	{r4, r5, r6, pc}
 800fdf8:	6802      	ldr	r2, [r0, #0]
 800fdfa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800fdfe:	2300      	movs	r3, #0
 800fe00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fe04:	e7f7      	b.n	800fdf6 <_Balloc+0x58>

0800fe06 <_Bfree>:
 800fe06:	b570      	push	{r4, r5, r6, lr}
 800fe08:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fe0a:	4606      	mov	r6, r0
 800fe0c:	460d      	mov	r5, r1
 800fe0e:	b93c      	cbnz	r4, 800fe20 <_Bfree+0x1a>
 800fe10:	2010      	movs	r0, #16
 800fe12:	f7ff ffb1 	bl	800fd78 <malloc>
 800fe16:	6270      	str	r0, [r6, #36]	; 0x24
 800fe18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fe1c:	6004      	str	r4, [r0, #0]
 800fe1e:	60c4      	str	r4, [r0, #12]
 800fe20:	b13d      	cbz	r5, 800fe32 <_Bfree+0x2c>
 800fe22:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fe24:	686a      	ldr	r2, [r5, #4]
 800fe26:	68db      	ldr	r3, [r3, #12]
 800fe28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fe2c:	6029      	str	r1, [r5, #0]
 800fe2e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fe32:	bd70      	pop	{r4, r5, r6, pc}

0800fe34 <__multadd>:
 800fe34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe38:	690d      	ldr	r5, [r1, #16]
 800fe3a:	461f      	mov	r7, r3
 800fe3c:	4606      	mov	r6, r0
 800fe3e:	460c      	mov	r4, r1
 800fe40:	f101 0c14 	add.w	ip, r1, #20
 800fe44:	2300      	movs	r3, #0
 800fe46:	f8dc 0000 	ldr.w	r0, [ip]
 800fe4a:	b281      	uxth	r1, r0
 800fe4c:	fb02 7101 	mla	r1, r2, r1, r7
 800fe50:	0c0f      	lsrs	r7, r1, #16
 800fe52:	0c00      	lsrs	r0, r0, #16
 800fe54:	fb02 7000 	mla	r0, r2, r0, r7
 800fe58:	b289      	uxth	r1, r1
 800fe5a:	3301      	adds	r3, #1
 800fe5c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800fe60:	429d      	cmp	r5, r3
 800fe62:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800fe66:	f84c 1b04 	str.w	r1, [ip], #4
 800fe6a:	dcec      	bgt.n	800fe46 <__multadd+0x12>
 800fe6c:	b1d7      	cbz	r7, 800fea4 <__multadd+0x70>
 800fe6e:	68a3      	ldr	r3, [r4, #8]
 800fe70:	42ab      	cmp	r3, r5
 800fe72:	dc12      	bgt.n	800fe9a <__multadd+0x66>
 800fe74:	6861      	ldr	r1, [r4, #4]
 800fe76:	4630      	mov	r0, r6
 800fe78:	3101      	adds	r1, #1
 800fe7a:	f7ff ff90 	bl	800fd9e <_Balloc>
 800fe7e:	6922      	ldr	r2, [r4, #16]
 800fe80:	3202      	adds	r2, #2
 800fe82:	f104 010c 	add.w	r1, r4, #12
 800fe86:	4680      	mov	r8, r0
 800fe88:	0092      	lsls	r2, r2, #2
 800fe8a:	300c      	adds	r0, #12
 800fe8c:	f7ff ff7c 	bl	800fd88 <memcpy>
 800fe90:	4621      	mov	r1, r4
 800fe92:	4630      	mov	r0, r6
 800fe94:	f7ff ffb7 	bl	800fe06 <_Bfree>
 800fe98:	4644      	mov	r4, r8
 800fe9a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fe9e:	3501      	adds	r5, #1
 800fea0:	615f      	str	r7, [r3, #20]
 800fea2:	6125      	str	r5, [r4, #16]
 800fea4:	4620      	mov	r0, r4
 800fea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800feaa <__hi0bits>:
 800feaa:	0c02      	lsrs	r2, r0, #16
 800feac:	0412      	lsls	r2, r2, #16
 800feae:	4603      	mov	r3, r0
 800feb0:	b9b2      	cbnz	r2, 800fee0 <__hi0bits+0x36>
 800feb2:	0403      	lsls	r3, r0, #16
 800feb4:	2010      	movs	r0, #16
 800feb6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800feba:	bf04      	itt	eq
 800febc:	021b      	lsleq	r3, r3, #8
 800febe:	3008      	addeq	r0, #8
 800fec0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fec4:	bf04      	itt	eq
 800fec6:	011b      	lsleq	r3, r3, #4
 800fec8:	3004      	addeq	r0, #4
 800feca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fece:	bf04      	itt	eq
 800fed0:	009b      	lsleq	r3, r3, #2
 800fed2:	3002      	addeq	r0, #2
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	db06      	blt.n	800fee6 <__hi0bits+0x3c>
 800fed8:	005b      	lsls	r3, r3, #1
 800feda:	d503      	bpl.n	800fee4 <__hi0bits+0x3a>
 800fedc:	3001      	adds	r0, #1
 800fede:	4770      	bx	lr
 800fee0:	2000      	movs	r0, #0
 800fee2:	e7e8      	b.n	800feb6 <__hi0bits+0xc>
 800fee4:	2020      	movs	r0, #32
 800fee6:	4770      	bx	lr

0800fee8 <__lo0bits>:
 800fee8:	6803      	ldr	r3, [r0, #0]
 800feea:	f013 0207 	ands.w	r2, r3, #7
 800feee:	4601      	mov	r1, r0
 800fef0:	d00b      	beq.n	800ff0a <__lo0bits+0x22>
 800fef2:	07da      	lsls	r2, r3, #31
 800fef4:	d423      	bmi.n	800ff3e <__lo0bits+0x56>
 800fef6:	0798      	lsls	r0, r3, #30
 800fef8:	bf49      	itett	mi
 800fefa:	085b      	lsrmi	r3, r3, #1
 800fefc:	089b      	lsrpl	r3, r3, #2
 800fefe:	2001      	movmi	r0, #1
 800ff00:	600b      	strmi	r3, [r1, #0]
 800ff02:	bf5c      	itt	pl
 800ff04:	600b      	strpl	r3, [r1, #0]
 800ff06:	2002      	movpl	r0, #2
 800ff08:	4770      	bx	lr
 800ff0a:	b298      	uxth	r0, r3
 800ff0c:	b9a8      	cbnz	r0, 800ff3a <__lo0bits+0x52>
 800ff0e:	0c1b      	lsrs	r3, r3, #16
 800ff10:	2010      	movs	r0, #16
 800ff12:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ff16:	bf04      	itt	eq
 800ff18:	0a1b      	lsreq	r3, r3, #8
 800ff1a:	3008      	addeq	r0, #8
 800ff1c:	071a      	lsls	r2, r3, #28
 800ff1e:	bf04      	itt	eq
 800ff20:	091b      	lsreq	r3, r3, #4
 800ff22:	3004      	addeq	r0, #4
 800ff24:	079a      	lsls	r2, r3, #30
 800ff26:	bf04      	itt	eq
 800ff28:	089b      	lsreq	r3, r3, #2
 800ff2a:	3002      	addeq	r0, #2
 800ff2c:	07da      	lsls	r2, r3, #31
 800ff2e:	d402      	bmi.n	800ff36 <__lo0bits+0x4e>
 800ff30:	085b      	lsrs	r3, r3, #1
 800ff32:	d006      	beq.n	800ff42 <__lo0bits+0x5a>
 800ff34:	3001      	adds	r0, #1
 800ff36:	600b      	str	r3, [r1, #0]
 800ff38:	4770      	bx	lr
 800ff3a:	4610      	mov	r0, r2
 800ff3c:	e7e9      	b.n	800ff12 <__lo0bits+0x2a>
 800ff3e:	2000      	movs	r0, #0
 800ff40:	4770      	bx	lr
 800ff42:	2020      	movs	r0, #32
 800ff44:	4770      	bx	lr

0800ff46 <__i2b>:
 800ff46:	b510      	push	{r4, lr}
 800ff48:	460c      	mov	r4, r1
 800ff4a:	2101      	movs	r1, #1
 800ff4c:	f7ff ff27 	bl	800fd9e <_Balloc>
 800ff50:	2201      	movs	r2, #1
 800ff52:	6144      	str	r4, [r0, #20]
 800ff54:	6102      	str	r2, [r0, #16]
 800ff56:	bd10      	pop	{r4, pc}

0800ff58 <__multiply>:
 800ff58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff5c:	4614      	mov	r4, r2
 800ff5e:	690a      	ldr	r2, [r1, #16]
 800ff60:	6923      	ldr	r3, [r4, #16]
 800ff62:	429a      	cmp	r2, r3
 800ff64:	bfb8      	it	lt
 800ff66:	460b      	movlt	r3, r1
 800ff68:	4688      	mov	r8, r1
 800ff6a:	bfbc      	itt	lt
 800ff6c:	46a0      	movlt	r8, r4
 800ff6e:	461c      	movlt	r4, r3
 800ff70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ff74:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ff78:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ff7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ff80:	eb07 0609 	add.w	r6, r7, r9
 800ff84:	42b3      	cmp	r3, r6
 800ff86:	bfb8      	it	lt
 800ff88:	3101      	addlt	r1, #1
 800ff8a:	f7ff ff08 	bl	800fd9e <_Balloc>
 800ff8e:	f100 0514 	add.w	r5, r0, #20
 800ff92:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ff96:	462b      	mov	r3, r5
 800ff98:	2200      	movs	r2, #0
 800ff9a:	4573      	cmp	r3, lr
 800ff9c:	d316      	bcc.n	800ffcc <__multiply+0x74>
 800ff9e:	f104 0214 	add.w	r2, r4, #20
 800ffa2:	f108 0114 	add.w	r1, r8, #20
 800ffa6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ffaa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ffae:	9300      	str	r3, [sp, #0]
 800ffb0:	9b00      	ldr	r3, [sp, #0]
 800ffb2:	9201      	str	r2, [sp, #4]
 800ffb4:	4293      	cmp	r3, r2
 800ffb6:	d80c      	bhi.n	800ffd2 <__multiply+0x7a>
 800ffb8:	2e00      	cmp	r6, #0
 800ffba:	dd03      	ble.n	800ffc4 <__multiply+0x6c>
 800ffbc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d05d      	beq.n	8010080 <__multiply+0x128>
 800ffc4:	6106      	str	r6, [r0, #16]
 800ffc6:	b003      	add	sp, #12
 800ffc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffcc:	f843 2b04 	str.w	r2, [r3], #4
 800ffd0:	e7e3      	b.n	800ff9a <__multiply+0x42>
 800ffd2:	f8b2 b000 	ldrh.w	fp, [r2]
 800ffd6:	f1bb 0f00 	cmp.w	fp, #0
 800ffda:	d023      	beq.n	8010024 <__multiply+0xcc>
 800ffdc:	4689      	mov	r9, r1
 800ffde:	46ac      	mov	ip, r5
 800ffe0:	f04f 0800 	mov.w	r8, #0
 800ffe4:	f859 4b04 	ldr.w	r4, [r9], #4
 800ffe8:	f8dc a000 	ldr.w	sl, [ip]
 800ffec:	b2a3      	uxth	r3, r4
 800ffee:	fa1f fa8a 	uxth.w	sl, sl
 800fff2:	fb0b a303 	mla	r3, fp, r3, sl
 800fff6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fffa:	f8dc 4000 	ldr.w	r4, [ip]
 800fffe:	4443      	add	r3, r8
 8010000:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010004:	fb0b 840a 	mla	r4, fp, sl, r8
 8010008:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801000c:	46e2      	mov	sl, ip
 801000e:	b29b      	uxth	r3, r3
 8010010:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010014:	454f      	cmp	r7, r9
 8010016:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801001a:	f84a 3b04 	str.w	r3, [sl], #4
 801001e:	d82b      	bhi.n	8010078 <__multiply+0x120>
 8010020:	f8cc 8004 	str.w	r8, [ip, #4]
 8010024:	9b01      	ldr	r3, [sp, #4]
 8010026:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801002a:	3204      	adds	r2, #4
 801002c:	f1ba 0f00 	cmp.w	sl, #0
 8010030:	d020      	beq.n	8010074 <__multiply+0x11c>
 8010032:	682b      	ldr	r3, [r5, #0]
 8010034:	4689      	mov	r9, r1
 8010036:	46a8      	mov	r8, r5
 8010038:	f04f 0b00 	mov.w	fp, #0
 801003c:	f8b9 c000 	ldrh.w	ip, [r9]
 8010040:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010044:	fb0a 440c 	mla	r4, sl, ip, r4
 8010048:	445c      	add	r4, fp
 801004a:	46c4      	mov	ip, r8
 801004c:	b29b      	uxth	r3, r3
 801004e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010052:	f84c 3b04 	str.w	r3, [ip], #4
 8010056:	f859 3b04 	ldr.w	r3, [r9], #4
 801005a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801005e:	0c1b      	lsrs	r3, r3, #16
 8010060:	fb0a b303 	mla	r3, sl, r3, fp
 8010064:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8010068:	454f      	cmp	r7, r9
 801006a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801006e:	d805      	bhi.n	801007c <__multiply+0x124>
 8010070:	f8c8 3004 	str.w	r3, [r8, #4]
 8010074:	3504      	adds	r5, #4
 8010076:	e79b      	b.n	800ffb0 <__multiply+0x58>
 8010078:	46d4      	mov	ip, sl
 801007a:	e7b3      	b.n	800ffe4 <__multiply+0x8c>
 801007c:	46e0      	mov	r8, ip
 801007e:	e7dd      	b.n	801003c <__multiply+0xe4>
 8010080:	3e01      	subs	r6, #1
 8010082:	e799      	b.n	800ffb8 <__multiply+0x60>

08010084 <__pow5mult>:
 8010084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010088:	4615      	mov	r5, r2
 801008a:	f012 0203 	ands.w	r2, r2, #3
 801008e:	4606      	mov	r6, r0
 8010090:	460f      	mov	r7, r1
 8010092:	d007      	beq.n	80100a4 <__pow5mult+0x20>
 8010094:	3a01      	subs	r2, #1
 8010096:	4c21      	ldr	r4, [pc, #132]	; (801011c <__pow5mult+0x98>)
 8010098:	2300      	movs	r3, #0
 801009a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801009e:	f7ff fec9 	bl	800fe34 <__multadd>
 80100a2:	4607      	mov	r7, r0
 80100a4:	10ad      	asrs	r5, r5, #2
 80100a6:	d035      	beq.n	8010114 <__pow5mult+0x90>
 80100a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80100aa:	b93c      	cbnz	r4, 80100bc <__pow5mult+0x38>
 80100ac:	2010      	movs	r0, #16
 80100ae:	f7ff fe63 	bl	800fd78 <malloc>
 80100b2:	6270      	str	r0, [r6, #36]	; 0x24
 80100b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80100b8:	6004      	str	r4, [r0, #0]
 80100ba:	60c4      	str	r4, [r0, #12]
 80100bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80100c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80100c4:	b94c      	cbnz	r4, 80100da <__pow5mult+0x56>
 80100c6:	f240 2171 	movw	r1, #625	; 0x271
 80100ca:	4630      	mov	r0, r6
 80100cc:	f7ff ff3b 	bl	800ff46 <__i2b>
 80100d0:	2300      	movs	r3, #0
 80100d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80100d6:	4604      	mov	r4, r0
 80100d8:	6003      	str	r3, [r0, #0]
 80100da:	f04f 0800 	mov.w	r8, #0
 80100de:	07eb      	lsls	r3, r5, #31
 80100e0:	d50a      	bpl.n	80100f8 <__pow5mult+0x74>
 80100e2:	4639      	mov	r1, r7
 80100e4:	4622      	mov	r2, r4
 80100e6:	4630      	mov	r0, r6
 80100e8:	f7ff ff36 	bl	800ff58 <__multiply>
 80100ec:	4639      	mov	r1, r7
 80100ee:	4681      	mov	r9, r0
 80100f0:	4630      	mov	r0, r6
 80100f2:	f7ff fe88 	bl	800fe06 <_Bfree>
 80100f6:	464f      	mov	r7, r9
 80100f8:	106d      	asrs	r5, r5, #1
 80100fa:	d00b      	beq.n	8010114 <__pow5mult+0x90>
 80100fc:	6820      	ldr	r0, [r4, #0]
 80100fe:	b938      	cbnz	r0, 8010110 <__pow5mult+0x8c>
 8010100:	4622      	mov	r2, r4
 8010102:	4621      	mov	r1, r4
 8010104:	4630      	mov	r0, r6
 8010106:	f7ff ff27 	bl	800ff58 <__multiply>
 801010a:	6020      	str	r0, [r4, #0]
 801010c:	f8c0 8000 	str.w	r8, [r0]
 8010110:	4604      	mov	r4, r0
 8010112:	e7e4      	b.n	80100de <__pow5mult+0x5a>
 8010114:	4638      	mov	r0, r7
 8010116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801011a:	bf00      	nop
 801011c:	08012138 	.word	0x08012138

08010120 <__lshift>:
 8010120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010124:	460c      	mov	r4, r1
 8010126:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801012a:	6923      	ldr	r3, [r4, #16]
 801012c:	6849      	ldr	r1, [r1, #4]
 801012e:	eb0a 0903 	add.w	r9, sl, r3
 8010132:	68a3      	ldr	r3, [r4, #8]
 8010134:	4607      	mov	r7, r0
 8010136:	4616      	mov	r6, r2
 8010138:	f109 0501 	add.w	r5, r9, #1
 801013c:	42ab      	cmp	r3, r5
 801013e:	db32      	blt.n	80101a6 <__lshift+0x86>
 8010140:	4638      	mov	r0, r7
 8010142:	f7ff fe2c 	bl	800fd9e <_Balloc>
 8010146:	2300      	movs	r3, #0
 8010148:	4680      	mov	r8, r0
 801014a:	f100 0114 	add.w	r1, r0, #20
 801014e:	461a      	mov	r2, r3
 8010150:	4553      	cmp	r3, sl
 8010152:	db2b      	blt.n	80101ac <__lshift+0x8c>
 8010154:	6920      	ldr	r0, [r4, #16]
 8010156:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801015a:	f104 0314 	add.w	r3, r4, #20
 801015e:	f016 021f 	ands.w	r2, r6, #31
 8010162:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010166:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801016a:	d025      	beq.n	80101b8 <__lshift+0x98>
 801016c:	f1c2 0e20 	rsb	lr, r2, #32
 8010170:	2000      	movs	r0, #0
 8010172:	681e      	ldr	r6, [r3, #0]
 8010174:	468a      	mov	sl, r1
 8010176:	4096      	lsls	r6, r2
 8010178:	4330      	orrs	r0, r6
 801017a:	f84a 0b04 	str.w	r0, [sl], #4
 801017e:	f853 0b04 	ldr.w	r0, [r3], #4
 8010182:	459c      	cmp	ip, r3
 8010184:	fa20 f00e 	lsr.w	r0, r0, lr
 8010188:	d814      	bhi.n	80101b4 <__lshift+0x94>
 801018a:	6048      	str	r0, [r1, #4]
 801018c:	b108      	cbz	r0, 8010192 <__lshift+0x72>
 801018e:	f109 0502 	add.w	r5, r9, #2
 8010192:	3d01      	subs	r5, #1
 8010194:	4638      	mov	r0, r7
 8010196:	f8c8 5010 	str.w	r5, [r8, #16]
 801019a:	4621      	mov	r1, r4
 801019c:	f7ff fe33 	bl	800fe06 <_Bfree>
 80101a0:	4640      	mov	r0, r8
 80101a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101a6:	3101      	adds	r1, #1
 80101a8:	005b      	lsls	r3, r3, #1
 80101aa:	e7c7      	b.n	801013c <__lshift+0x1c>
 80101ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80101b0:	3301      	adds	r3, #1
 80101b2:	e7cd      	b.n	8010150 <__lshift+0x30>
 80101b4:	4651      	mov	r1, sl
 80101b6:	e7dc      	b.n	8010172 <__lshift+0x52>
 80101b8:	3904      	subs	r1, #4
 80101ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80101be:	f841 2f04 	str.w	r2, [r1, #4]!
 80101c2:	459c      	cmp	ip, r3
 80101c4:	d8f9      	bhi.n	80101ba <__lshift+0x9a>
 80101c6:	e7e4      	b.n	8010192 <__lshift+0x72>

080101c8 <__mcmp>:
 80101c8:	6903      	ldr	r3, [r0, #16]
 80101ca:	690a      	ldr	r2, [r1, #16]
 80101cc:	1a9b      	subs	r3, r3, r2
 80101ce:	b530      	push	{r4, r5, lr}
 80101d0:	d10c      	bne.n	80101ec <__mcmp+0x24>
 80101d2:	0092      	lsls	r2, r2, #2
 80101d4:	3014      	adds	r0, #20
 80101d6:	3114      	adds	r1, #20
 80101d8:	1884      	adds	r4, r0, r2
 80101da:	4411      	add	r1, r2
 80101dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80101e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80101e4:	4295      	cmp	r5, r2
 80101e6:	d003      	beq.n	80101f0 <__mcmp+0x28>
 80101e8:	d305      	bcc.n	80101f6 <__mcmp+0x2e>
 80101ea:	2301      	movs	r3, #1
 80101ec:	4618      	mov	r0, r3
 80101ee:	bd30      	pop	{r4, r5, pc}
 80101f0:	42a0      	cmp	r0, r4
 80101f2:	d3f3      	bcc.n	80101dc <__mcmp+0x14>
 80101f4:	e7fa      	b.n	80101ec <__mcmp+0x24>
 80101f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80101fa:	e7f7      	b.n	80101ec <__mcmp+0x24>

080101fc <__mdiff>:
 80101fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010200:	460d      	mov	r5, r1
 8010202:	4607      	mov	r7, r0
 8010204:	4611      	mov	r1, r2
 8010206:	4628      	mov	r0, r5
 8010208:	4614      	mov	r4, r2
 801020a:	f7ff ffdd 	bl	80101c8 <__mcmp>
 801020e:	1e06      	subs	r6, r0, #0
 8010210:	d108      	bne.n	8010224 <__mdiff+0x28>
 8010212:	4631      	mov	r1, r6
 8010214:	4638      	mov	r0, r7
 8010216:	f7ff fdc2 	bl	800fd9e <_Balloc>
 801021a:	2301      	movs	r3, #1
 801021c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010224:	bfa4      	itt	ge
 8010226:	4623      	movge	r3, r4
 8010228:	462c      	movge	r4, r5
 801022a:	4638      	mov	r0, r7
 801022c:	6861      	ldr	r1, [r4, #4]
 801022e:	bfa6      	itte	ge
 8010230:	461d      	movge	r5, r3
 8010232:	2600      	movge	r6, #0
 8010234:	2601      	movlt	r6, #1
 8010236:	f7ff fdb2 	bl	800fd9e <_Balloc>
 801023a:	692b      	ldr	r3, [r5, #16]
 801023c:	60c6      	str	r6, [r0, #12]
 801023e:	6926      	ldr	r6, [r4, #16]
 8010240:	f105 0914 	add.w	r9, r5, #20
 8010244:	f104 0214 	add.w	r2, r4, #20
 8010248:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801024c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010250:	f100 0514 	add.w	r5, r0, #20
 8010254:	f04f 0e00 	mov.w	lr, #0
 8010258:	f852 ab04 	ldr.w	sl, [r2], #4
 801025c:	f859 4b04 	ldr.w	r4, [r9], #4
 8010260:	fa1e f18a 	uxtah	r1, lr, sl
 8010264:	b2a3      	uxth	r3, r4
 8010266:	1ac9      	subs	r1, r1, r3
 8010268:	0c23      	lsrs	r3, r4, #16
 801026a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801026e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010272:	b289      	uxth	r1, r1
 8010274:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8010278:	45c8      	cmp	r8, r9
 801027a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801027e:	4694      	mov	ip, r2
 8010280:	f845 3b04 	str.w	r3, [r5], #4
 8010284:	d8e8      	bhi.n	8010258 <__mdiff+0x5c>
 8010286:	45bc      	cmp	ip, r7
 8010288:	d304      	bcc.n	8010294 <__mdiff+0x98>
 801028a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801028e:	b183      	cbz	r3, 80102b2 <__mdiff+0xb6>
 8010290:	6106      	str	r6, [r0, #16]
 8010292:	e7c5      	b.n	8010220 <__mdiff+0x24>
 8010294:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010298:	fa1e f381 	uxtah	r3, lr, r1
 801029c:	141a      	asrs	r2, r3, #16
 801029e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80102a2:	b29b      	uxth	r3, r3
 80102a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80102a8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80102ac:	f845 3b04 	str.w	r3, [r5], #4
 80102b0:	e7e9      	b.n	8010286 <__mdiff+0x8a>
 80102b2:	3e01      	subs	r6, #1
 80102b4:	e7e9      	b.n	801028a <__mdiff+0x8e>

080102b6 <__d2b>:
 80102b6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80102ba:	460e      	mov	r6, r1
 80102bc:	2101      	movs	r1, #1
 80102be:	ec59 8b10 	vmov	r8, r9, d0
 80102c2:	4615      	mov	r5, r2
 80102c4:	f7ff fd6b 	bl	800fd9e <_Balloc>
 80102c8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80102cc:	4607      	mov	r7, r0
 80102ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80102d2:	bb34      	cbnz	r4, 8010322 <__d2b+0x6c>
 80102d4:	9301      	str	r3, [sp, #4]
 80102d6:	f1b8 0300 	subs.w	r3, r8, #0
 80102da:	d027      	beq.n	801032c <__d2b+0x76>
 80102dc:	a802      	add	r0, sp, #8
 80102de:	f840 3d08 	str.w	r3, [r0, #-8]!
 80102e2:	f7ff fe01 	bl	800fee8 <__lo0bits>
 80102e6:	9900      	ldr	r1, [sp, #0]
 80102e8:	b1f0      	cbz	r0, 8010328 <__d2b+0x72>
 80102ea:	9a01      	ldr	r2, [sp, #4]
 80102ec:	f1c0 0320 	rsb	r3, r0, #32
 80102f0:	fa02 f303 	lsl.w	r3, r2, r3
 80102f4:	430b      	orrs	r3, r1
 80102f6:	40c2      	lsrs	r2, r0
 80102f8:	617b      	str	r3, [r7, #20]
 80102fa:	9201      	str	r2, [sp, #4]
 80102fc:	9b01      	ldr	r3, [sp, #4]
 80102fe:	61bb      	str	r3, [r7, #24]
 8010300:	2b00      	cmp	r3, #0
 8010302:	bf14      	ite	ne
 8010304:	2102      	movne	r1, #2
 8010306:	2101      	moveq	r1, #1
 8010308:	6139      	str	r1, [r7, #16]
 801030a:	b1c4      	cbz	r4, 801033e <__d2b+0x88>
 801030c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010310:	4404      	add	r4, r0
 8010312:	6034      	str	r4, [r6, #0]
 8010314:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010318:	6028      	str	r0, [r5, #0]
 801031a:	4638      	mov	r0, r7
 801031c:	b003      	add	sp, #12
 801031e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010322:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010326:	e7d5      	b.n	80102d4 <__d2b+0x1e>
 8010328:	6179      	str	r1, [r7, #20]
 801032a:	e7e7      	b.n	80102fc <__d2b+0x46>
 801032c:	a801      	add	r0, sp, #4
 801032e:	f7ff fddb 	bl	800fee8 <__lo0bits>
 8010332:	9b01      	ldr	r3, [sp, #4]
 8010334:	617b      	str	r3, [r7, #20]
 8010336:	2101      	movs	r1, #1
 8010338:	6139      	str	r1, [r7, #16]
 801033a:	3020      	adds	r0, #32
 801033c:	e7e5      	b.n	801030a <__d2b+0x54>
 801033e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010342:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010346:	6030      	str	r0, [r6, #0]
 8010348:	6918      	ldr	r0, [r3, #16]
 801034a:	f7ff fdae 	bl	800feaa <__hi0bits>
 801034e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010352:	e7e1      	b.n	8010318 <__d2b+0x62>

08010354 <_calloc_r>:
 8010354:	b538      	push	{r3, r4, r5, lr}
 8010356:	fb02 f401 	mul.w	r4, r2, r1
 801035a:	4621      	mov	r1, r4
 801035c:	f000 f856 	bl	801040c <_malloc_r>
 8010360:	4605      	mov	r5, r0
 8010362:	b118      	cbz	r0, 801036c <_calloc_r+0x18>
 8010364:	4622      	mov	r2, r4
 8010366:	2100      	movs	r1, #0
 8010368:	f7fd ff0a 	bl	800e180 <memset>
 801036c:	4628      	mov	r0, r5
 801036e:	bd38      	pop	{r3, r4, r5, pc}

08010370 <_free_r>:
 8010370:	b538      	push	{r3, r4, r5, lr}
 8010372:	4605      	mov	r5, r0
 8010374:	2900      	cmp	r1, #0
 8010376:	d045      	beq.n	8010404 <_free_r+0x94>
 8010378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801037c:	1f0c      	subs	r4, r1, #4
 801037e:	2b00      	cmp	r3, #0
 8010380:	bfb8      	it	lt
 8010382:	18e4      	addlt	r4, r4, r3
 8010384:	f000 fac3 	bl	801090e <__malloc_lock>
 8010388:	4a1f      	ldr	r2, [pc, #124]	; (8010408 <_free_r+0x98>)
 801038a:	6813      	ldr	r3, [r2, #0]
 801038c:	4610      	mov	r0, r2
 801038e:	b933      	cbnz	r3, 801039e <_free_r+0x2e>
 8010390:	6063      	str	r3, [r4, #4]
 8010392:	6014      	str	r4, [r2, #0]
 8010394:	4628      	mov	r0, r5
 8010396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801039a:	f000 bab9 	b.w	8010910 <__malloc_unlock>
 801039e:	42a3      	cmp	r3, r4
 80103a0:	d90c      	bls.n	80103bc <_free_r+0x4c>
 80103a2:	6821      	ldr	r1, [r4, #0]
 80103a4:	1862      	adds	r2, r4, r1
 80103a6:	4293      	cmp	r3, r2
 80103a8:	bf04      	itt	eq
 80103aa:	681a      	ldreq	r2, [r3, #0]
 80103ac:	685b      	ldreq	r3, [r3, #4]
 80103ae:	6063      	str	r3, [r4, #4]
 80103b0:	bf04      	itt	eq
 80103b2:	1852      	addeq	r2, r2, r1
 80103b4:	6022      	streq	r2, [r4, #0]
 80103b6:	6004      	str	r4, [r0, #0]
 80103b8:	e7ec      	b.n	8010394 <_free_r+0x24>
 80103ba:	4613      	mov	r3, r2
 80103bc:	685a      	ldr	r2, [r3, #4]
 80103be:	b10a      	cbz	r2, 80103c4 <_free_r+0x54>
 80103c0:	42a2      	cmp	r2, r4
 80103c2:	d9fa      	bls.n	80103ba <_free_r+0x4a>
 80103c4:	6819      	ldr	r1, [r3, #0]
 80103c6:	1858      	adds	r0, r3, r1
 80103c8:	42a0      	cmp	r0, r4
 80103ca:	d10b      	bne.n	80103e4 <_free_r+0x74>
 80103cc:	6820      	ldr	r0, [r4, #0]
 80103ce:	4401      	add	r1, r0
 80103d0:	1858      	adds	r0, r3, r1
 80103d2:	4282      	cmp	r2, r0
 80103d4:	6019      	str	r1, [r3, #0]
 80103d6:	d1dd      	bne.n	8010394 <_free_r+0x24>
 80103d8:	6810      	ldr	r0, [r2, #0]
 80103da:	6852      	ldr	r2, [r2, #4]
 80103dc:	605a      	str	r2, [r3, #4]
 80103de:	4401      	add	r1, r0
 80103e0:	6019      	str	r1, [r3, #0]
 80103e2:	e7d7      	b.n	8010394 <_free_r+0x24>
 80103e4:	d902      	bls.n	80103ec <_free_r+0x7c>
 80103e6:	230c      	movs	r3, #12
 80103e8:	602b      	str	r3, [r5, #0]
 80103ea:	e7d3      	b.n	8010394 <_free_r+0x24>
 80103ec:	6820      	ldr	r0, [r4, #0]
 80103ee:	1821      	adds	r1, r4, r0
 80103f0:	428a      	cmp	r2, r1
 80103f2:	bf04      	itt	eq
 80103f4:	6811      	ldreq	r1, [r2, #0]
 80103f6:	6852      	ldreq	r2, [r2, #4]
 80103f8:	6062      	str	r2, [r4, #4]
 80103fa:	bf04      	itt	eq
 80103fc:	1809      	addeq	r1, r1, r0
 80103fe:	6021      	streq	r1, [r4, #0]
 8010400:	605c      	str	r4, [r3, #4]
 8010402:	e7c7      	b.n	8010394 <_free_r+0x24>
 8010404:	bd38      	pop	{r3, r4, r5, pc}
 8010406:	bf00      	nop
 8010408:	20001f2c 	.word	0x20001f2c

0801040c <_malloc_r>:
 801040c:	b570      	push	{r4, r5, r6, lr}
 801040e:	1ccd      	adds	r5, r1, #3
 8010410:	f025 0503 	bic.w	r5, r5, #3
 8010414:	3508      	adds	r5, #8
 8010416:	2d0c      	cmp	r5, #12
 8010418:	bf38      	it	cc
 801041a:	250c      	movcc	r5, #12
 801041c:	2d00      	cmp	r5, #0
 801041e:	4606      	mov	r6, r0
 8010420:	db01      	blt.n	8010426 <_malloc_r+0x1a>
 8010422:	42a9      	cmp	r1, r5
 8010424:	d903      	bls.n	801042e <_malloc_r+0x22>
 8010426:	230c      	movs	r3, #12
 8010428:	6033      	str	r3, [r6, #0]
 801042a:	2000      	movs	r0, #0
 801042c:	bd70      	pop	{r4, r5, r6, pc}
 801042e:	f000 fa6e 	bl	801090e <__malloc_lock>
 8010432:	4a21      	ldr	r2, [pc, #132]	; (80104b8 <_malloc_r+0xac>)
 8010434:	6814      	ldr	r4, [r2, #0]
 8010436:	4621      	mov	r1, r4
 8010438:	b991      	cbnz	r1, 8010460 <_malloc_r+0x54>
 801043a:	4c20      	ldr	r4, [pc, #128]	; (80104bc <_malloc_r+0xb0>)
 801043c:	6823      	ldr	r3, [r4, #0]
 801043e:	b91b      	cbnz	r3, 8010448 <_malloc_r+0x3c>
 8010440:	4630      	mov	r0, r6
 8010442:	f000 f98f 	bl	8010764 <_sbrk_r>
 8010446:	6020      	str	r0, [r4, #0]
 8010448:	4629      	mov	r1, r5
 801044a:	4630      	mov	r0, r6
 801044c:	f000 f98a 	bl	8010764 <_sbrk_r>
 8010450:	1c43      	adds	r3, r0, #1
 8010452:	d124      	bne.n	801049e <_malloc_r+0x92>
 8010454:	230c      	movs	r3, #12
 8010456:	6033      	str	r3, [r6, #0]
 8010458:	4630      	mov	r0, r6
 801045a:	f000 fa59 	bl	8010910 <__malloc_unlock>
 801045e:	e7e4      	b.n	801042a <_malloc_r+0x1e>
 8010460:	680b      	ldr	r3, [r1, #0]
 8010462:	1b5b      	subs	r3, r3, r5
 8010464:	d418      	bmi.n	8010498 <_malloc_r+0x8c>
 8010466:	2b0b      	cmp	r3, #11
 8010468:	d90f      	bls.n	801048a <_malloc_r+0x7e>
 801046a:	600b      	str	r3, [r1, #0]
 801046c:	50cd      	str	r5, [r1, r3]
 801046e:	18cc      	adds	r4, r1, r3
 8010470:	4630      	mov	r0, r6
 8010472:	f000 fa4d 	bl	8010910 <__malloc_unlock>
 8010476:	f104 000b 	add.w	r0, r4, #11
 801047a:	1d23      	adds	r3, r4, #4
 801047c:	f020 0007 	bic.w	r0, r0, #7
 8010480:	1ac3      	subs	r3, r0, r3
 8010482:	d0d3      	beq.n	801042c <_malloc_r+0x20>
 8010484:	425a      	negs	r2, r3
 8010486:	50e2      	str	r2, [r4, r3]
 8010488:	e7d0      	b.n	801042c <_malloc_r+0x20>
 801048a:	428c      	cmp	r4, r1
 801048c:	684b      	ldr	r3, [r1, #4]
 801048e:	bf16      	itet	ne
 8010490:	6063      	strne	r3, [r4, #4]
 8010492:	6013      	streq	r3, [r2, #0]
 8010494:	460c      	movne	r4, r1
 8010496:	e7eb      	b.n	8010470 <_malloc_r+0x64>
 8010498:	460c      	mov	r4, r1
 801049a:	6849      	ldr	r1, [r1, #4]
 801049c:	e7cc      	b.n	8010438 <_malloc_r+0x2c>
 801049e:	1cc4      	adds	r4, r0, #3
 80104a0:	f024 0403 	bic.w	r4, r4, #3
 80104a4:	42a0      	cmp	r0, r4
 80104a6:	d005      	beq.n	80104b4 <_malloc_r+0xa8>
 80104a8:	1a21      	subs	r1, r4, r0
 80104aa:	4630      	mov	r0, r6
 80104ac:	f000 f95a 	bl	8010764 <_sbrk_r>
 80104b0:	3001      	adds	r0, #1
 80104b2:	d0cf      	beq.n	8010454 <_malloc_r+0x48>
 80104b4:	6025      	str	r5, [r4, #0]
 80104b6:	e7db      	b.n	8010470 <_malloc_r+0x64>
 80104b8:	20001f2c 	.word	0x20001f2c
 80104bc:	20001f30 	.word	0x20001f30

080104c0 <__ssputs_r>:
 80104c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104c4:	688e      	ldr	r6, [r1, #8]
 80104c6:	429e      	cmp	r6, r3
 80104c8:	4682      	mov	sl, r0
 80104ca:	460c      	mov	r4, r1
 80104cc:	4690      	mov	r8, r2
 80104ce:	4699      	mov	r9, r3
 80104d0:	d837      	bhi.n	8010542 <__ssputs_r+0x82>
 80104d2:	898a      	ldrh	r2, [r1, #12]
 80104d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80104d8:	d031      	beq.n	801053e <__ssputs_r+0x7e>
 80104da:	6825      	ldr	r5, [r4, #0]
 80104dc:	6909      	ldr	r1, [r1, #16]
 80104de:	1a6f      	subs	r7, r5, r1
 80104e0:	6965      	ldr	r5, [r4, #20]
 80104e2:	2302      	movs	r3, #2
 80104e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80104e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80104ec:	f109 0301 	add.w	r3, r9, #1
 80104f0:	443b      	add	r3, r7
 80104f2:	429d      	cmp	r5, r3
 80104f4:	bf38      	it	cc
 80104f6:	461d      	movcc	r5, r3
 80104f8:	0553      	lsls	r3, r2, #21
 80104fa:	d530      	bpl.n	801055e <__ssputs_r+0x9e>
 80104fc:	4629      	mov	r1, r5
 80104fe:	f7ff ff85 	bl	801040c <_malloc_r>
 8010502:	4606      	mov	r6, r0
 8010504:	b950      	cbnz	r0, 801051c <__ssputs_r+0x5c>
 8010506:	230c      	movs	r3, #12
 8010508:	f8ca 3000 	str.w	r3, [sl]
 801050c:	89a3      	ldrh	r3, [r4, #12]
 801050e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010512:	81a3      	strh	r3, [r4, #12]
 8010514:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801051c:	463a      	mov	r2, r7
 801051e:	6921      	ldr	r1, [r4, #16]
 8010520:	f7ff fc32 	bl	800fd88 <memcpy>
 8010524:	89a3      	ldrh	r3, [r4, #12]
 8010526:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801052a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801052e:	81a3      	strh	r3, [r4, #12]
 8010530:	6126      	str	r6, [r4, #16]
 8010532:	6165      	str	r5, [r4, #20]
 8010534:	443e      	add	r6, r7
 8010536:	1bed      	subs	r5, r5, r7
 8010538:	6026      	str	r6, [r4, #0]
 801053a:	60a5      	str	r5, [r4, #8]
 801053c:	464e      	mov	r6, r9
 801053e:	454e      	cmp	r6, r9
 8010540:	d900      	bls.n	8010544 <__ssputs_r+0x84>
 8010542:	464e      	mov	r6, r9
 8010544:	4632      	mov	r2, r6
 8010546:	4641      	mov	r1, r8
 8010548:	6820      	ldr	r0, [r4, #0]
 801054a:	f000 f9c7 	bl	80108dc <memmove>
 801054e:	68a3      	ldr	r3, [r4, #8]
 8010550:	1b9b      	subs	r3, r3, r6
 8010552:	60a3      	str	r3, [r4, #8]
 8010554:	6823      	ldr	r3, [r4, #0]
 8010556:	441e      	add	r6, r3
 8010558:	6026      	str	r6, [r4, #0]
 801055a:	2000      	movs	r0, #0
 801055c:	e7dc      	b.n	8010518 <__ssputs_r+0x58>
 801055e:	462a      	mov	r2, r5
 8010560:	f000 f9d7 	bl	8010912 <_realloc_r>
 8010564:	4606      	mov	r6, r0
 8010566:	2800      	cmp	r0, #0
 8010568:	d1e2      	bne.n	8010530 <__ssputs_r+0x70>
 801056a:	6921      	ldr	r1, [r4, #16]
 801056c:	4650      	mov	r0, sl
 801056e:	f7ff feff 	bl	8010370 <_free_r>
 8010572:	e7c8      	b.n	8010506 <__ssputs_r+0x46>

08010574 <_svfiprintf_r>:
 8010574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010578:	461d      	mov	r5, r3
 801057a:	898b      	ldrh	r3, [r1, #12]
 801057c:	061f      	lsls	r7, r3, #24
 801057e:	b09d      	sub	sp, #116	; 0x74
 8010580:	4680      	mov	r8, r0
 8010582:	460c      	mov	r4, r1
 8010584:	4616      	mov	r6, r2
 8010586:	d50f      	bpl.n	80105a8 <_svfiprintf_r+0x34>
 8010588:	690b      	ldr	r3, [r1, #16]
 801058a:	b96b      	cbnz	r3, 80105a8 <_svfiprintf_r+0x34>
 801058c:	2140      	movs	r1, #64	; 0x40
 801058e:	f7ff ff3d 	bl	801040c <_malloc_r>
 8010592:	6020      	str	r0, [r4, #0]
 8010594:	6120      	str	r0, [r4, #16]
 8010596:	b928      	cbnz	r0, 80105a4 <_svfiprintf_r+0x30>
 8010598:	230c      	movs	r3, #12
 801059a:	f8c8 3000 	str.w	r3, [r8]
 801059e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80105a2:	e0c8      	b.n	8010736 <_svfiprintf_r+0x1c2>
 80105a4:	2340      	movs	r3, #64	; 0x40
 80105a6:	6163      	str	r3, [r4, #20]
 80105a8:	2300      	movs	r3, #0
 80105aa:	9309      	str	r3, [sp, #36]	; 0x24
 80105ac:	2320      	movs	r3, #32
 80105ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80105b2:	2330      	movs	r3, #48	; 0x30
 80105b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80105b8:	9503      	str	r5, [sp, #12]
 80105ba:	f04f 0b01 	mov.w	fp, #1
 80105be:	4637      	mov	r7, r6
 80105c0:	463d      	mov	r5, r7
 80105c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80105c6:	b10b      	cbz	r3, 80105cc <_svfiprintf_r+0x58>
 80105c8:	2b25      	cmp	r3, #37	; 0x25
 80105ca:	d13e      	bne.n	801064a <_svfiprintf_r+0xd6>
 80105cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80105d0:	d00b      	beq.n	80105ea <_svfiprintf_r+0x76>
 80105d2:	4653      	mov	r3, sl
 80105d4:	4632      	mov	r2, r6
 80105d6:	4621      	mov	r1, r4
 80105d8:	4640      	mov	r0, r8
 80105da:	f7ff ff71 	bl	80104c0 <__ssputs_r>
 80105de:	3001      	adds	r0, #1
 80105e0:	f000 80a4 	beq.w	801072c <_svfiprintf_r+0x1b8>
 80105e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105e6:	4453      	add	r3, sl
 80105e8:	9309      	str	r3, [sp, #36]	; 0x24
 80105ea:	783b      	ldrb	r3, [r7, #0]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	f000 809d 	beq.w	801072c <_svfiprintf_r+0x1b8>
 80105f2:	2300      	movs	r3, #0
 80105f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80105f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80105fc:	9304      	str	r3, [sp, #16]
 80105fe:	9307      	str	r3, [sp, #28]
 8010600:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010604:	931a      	str	r3, [sp, #104]	; 0x68
 8010606:	462f      	mov	r7, r5
 8010608:	2205      	movs	r2, #5
 801060a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801060e:	4850      	ldr	r0, [pc, #320]	; (8010750 <_svfiprintf_r+0x1dc>)
 8010610:	f7ef fe0e 	bl	8000230 <memchr>
 8010614:	9b04      	ldr	r3, [sp, #16]
 8010616:	b9d0      	cbnz	r0, 801064e <_svfiprintf_r+0xda>
 8010618:	06d9      	lsls	r1, r3, #27
 801061a:	bf44      	itt	mi
 801061c:	2220      	movmi	r2, #32
 801061e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010622:	071a      	lsls	r2, r3, #28
 8010624:	bf44      	itt	mi
 8010626:	222b      	movmi	r2, #43	; 0x2b
 8010628:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801062c:	782a      	ldrb	r2, [r5, #0]
 801062e:	2a2a      	cmp	r2, #42	; 0x2a
 8010630:	d015      	beq.n	801065e <_svfiprintf_r+0xea>
 8010632:	9a07      	ldr	r2, [sp, #28]
 8010634:	462f      	mov	r7, r5
 8010636:	2000      	movs	r0, #0
 8010638:	250a      	movs	r5, #10
 801063a:	4639      	mov	r1, r7
 801063c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010640:	3b30      	subs	r3, #48	; 0x30
 8010642:	2b09      	cmp	r3, #9
 8010644:	d94d      	bls.n	80106e2 <_svfiprintf_r+0x16e>
 8010646:	b1b8      	cbz	r0, 8010678 <_svfiprintf_r+0x104>
 8010648:	e00f      	b.n	801066a <_svfiprintf_r+0xf6>
 801064a:	462f      	mov	r7, r5
 801064c:	e7b8      	b.n	80105c0 <_svfiprintf_r+0x4c>
 801064e:	4a40      	ldr	r2, [pc, #256]	; (8010750 <_svfiprintf_r+0x1dc>)
 8010650:	1a80      	subs	r0, r0, r2
 8010652:	fa0b f000 	lsl.w	r0, fp, r0
 8010656:	4318      	orrs	r0, r3
 8010658:	9004      	str	r0, [sp, #16]
 801065a:	463d      	mov	r5, r7
 801065c:	e7d3      	b.n	8010606 <_svfiprintf_r+0x92>
 801065e:	9a03      	ldr	r2, [sp, #12]
 8010660:	1d11      	adds	r1, r2, #4
 8010662:	6812      	ldr	r2, [r2, #0]
 8010664:	9103      	str	r1, [sp, #12]
 8010666:	2a00      	cmp	r2, #0
 8010668:	db01      	blt.n	801066e <_svfiprintf_r+0xfa>
 801066a:	9207      	str	r2, [sp, #28]
 801066c:	e004      	b.n	8010678 <_svfiprintf_r+0x104>
 801066e:	4252      	negs	r2, r2
 8010670:	f043 0302 	orr.w	r3, r3, #2
 8010674:	9207      	str	r2, [sp, #28]
 8010676:	9304      	str	r3, [sp, #16]
 8010678:	783b      	ldrb	r3, [r7, #0]
 801067a:	2b2e      	cmp	r3, #46	; 0x2e
 801067c:	d10c      	bne.n	8010698 <_svfiprintf_r+0x124>
 801067e:	787b      	ldrb	r3, [r7, #1]
 8010680:	2b2a      	cmp	r3, #42	; 0x2a
 8010682:	d133      	bne.n	80106ec <_svfiprintf_r+0x178>
 8010684:	9b03      	ldr	r3, [sp, #12]
 8010686:	1d1a      	adds	r2, r3, #4
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	9203      	str	r2, [sp, #12]
 801068c:	2b00      	cmp	r3, #0
 801068e:	bfb8      	it	lt
 8010690:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010694:	3702      	adds	r7, #2
 8010696:	9305      	str	r3, [sp, #20]
 8010698:	4d2e      	ldr	r5, [pc, #184]	; (8010754 <_svfiprintf_r+0x1e0>)
 801069a:	7839      	ldrb	r1, [r7, #0]
 801069c:	2203      	movs	r2, #3
 801069e:	4628      	mov	r0, r5
 80106a0:	f7ef fdc6 	bl	8000230 <memchr>
 80106a4:	b138      	cbz	r0, 80106b6 <_svfiprintf_r+0x142>
 80106a6:	2340      	movs	r3, #64	; 0x40
 80106a8:	1b40      	subs	r0, r0, r5
 80106aa:	fa03 f000 	lsl.w	r0, r3, r0
 80106ae:	9b04      	ldr	r3, [sp, #16]
 80106b0:	4303      	orrs	r3, r0
 80106b2:	3701      	adds	r7, #1
 80106b4:	9304      	str	r3, [sp, #16]
 80106b6:	7839      	ldrb	r1, [r7, #0]
 80106b8:	4827      	ldr	r0, [pc, #156]	; (8010758 <_svfiprintf_r+0x1e4>)
 80106ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80106be:	2206      	movs	r2, #6
 80106c0:	1c7e      	adds	r6, r7, #1
 80106c2:	f7ef fdb5 	bl	8000230 <memchr>
 80106c6:	2800      	cmp	r0, #0
 80106c8:	d038      	beq.n	801073c <_svfiprintf_r+0x1c8>
 80106ca:	4b24      	ldr	r3, [pc, #144]	; (801075c <_svfiprintf_r+0x1e8>)
 80106cc:	bb13      	cbnz	r3, 8010714 <_svfiprintf_r+0x1a0>
 80106ce:	9b03      	ldr	r3, [sp, #12]
 80106d0:	3307      	adds	r3, #7
 80106d2:	f023 0307 	bic.w	r3, r3, #7
 80106d6:	3308      	adds	r3, #8
 80106d8:	9303      	str	r3, [sp, #12]
 80106da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106dc:	444b      	add	r3, r9
 80106de:	9309      	str	r3, [sp, #36]	; 0x24
 80106e0:	e76d      	b.n	80105be <_svfiprintf_r+0x4a>
 80106e2:	fb05 3202 	mla	r2, r5, r2, r3
 80106e6:	2001      	movs	r0, #1
 80106e8:	460f      	mov	r7, r1
 80106ea:	e7a6      	b.n	801063a <_svfiprintf_r+0xc6>
 80106ec:	2300      	movs	r3, #0
 80106ee:	3701      	adds	r7, #1
 80106f0:	9305      	str	r3, [sp, #20]
 80106f2:	4619      	mov	r1, r3
 80106f4:	250a      	movs	r5, #10
 80106f6:	4638      	mov	r0, r7
 80106f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106fc:	3a30      	subs	r2, #48	; 0x30
 80106fe:	2a09      	cmp	r2, #9
 8010700:	d903      	bls.n	801070a <_svfiprintf_r+0x196>
 8010702:	2b00      	cmp	r3, #0
 8010704:	d0c8      	beq.n	8010698 <_svfiprintf_r+0x124>
 8010706:	9105      	str	r1, [sp, #20]
 8010708:	e7c6      	b.n	8010698 <_svfiprintf_r+0x124>
 801070a:	fb05 2101 	mla	r1, r5, r1, r2
 801070e:	2301      	movs	r3, #1
 8010710:	4607      	mov	r7, r0
 8010712:	e7f0      	b.n	80106f6 <_svfiprintf_r+0x182>
 8010714:	ab03      	add	r3, sp, #12
 8010716:	9300      	str	r3, [sp, #0]
 8010718:	4622      	mov	r2, r4
 801071a:	4b11      	ldr	r3, [pc, #68]	; (8010760 <_svfiprintf_r+0x1ec>)
 801071c:	a904      	add	r1, sp, #16
 801071e:	4640      	mov	r0, r8
 8010720:	f7fd fdca 	bl	800e2b8 <_printf_float>
 8010724:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8010728:	4681      	mov	r9, r0
 801072a:	d1d6      	bne.n	80106da <_svfiprintf_r+0x166>
 801072c:	89a3      	ldrh	r3, [r4, #12]
 801072e:	065b      	lsls	r3, r3, #25
 8010730:	f53f af35 	bmi.w	801059e <_svfiprintf_r+0x2a>
 8010734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010736:	b01d      	add	sp, #116	; 0x74
 8010738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801073c:	ab03      	add	r3, sp, #12
 801073e:	9300      	str	r3, [sp, #0]
 8010740:	4622      	mov	r2, r4
 8010742:	4b07      	ldr	r3, [pc, #28]	; (8010760 <_svfiprintf_r+0x1ec>)
 8010744:	a904      	add	r1, sp, #16
 8010746:	4640      	mov	r0, r8
 8010748:	f7fe f86c 	bl	800e824 <_printf_i>
 801074c:	e7ea      	b.n	8010724 <_svfiprintf_r+0x1b0>
 801074e:	bf00      	nop
 8010750:	08012144 	.word	0x08012144
 8010754:	0801214a 	.word	0x0801214a
 8010758:	0801214e 	.word	0x0801214e
 801075c:	0800e2b9 	.word	0x0800e2b9
 8010760:	080104c1 	.word	0x080104c1

08010764 <_sbrk_r>:
 8010764:	b538      	push	{r3, r4, r5, lr}
 8010766:	4c06      	ldr	r4, [pc, #24]	; (8010780 <_sbrk_r+0x1c>)
 8010768:	2300      	movs	r3, #0
 801076a:	4605      	mov	r5, r0
 801076c:	4608      	mov	r0, r1
 801076e:	6023      	str	r3, [r4, #0]
 8010770:	f7f7 f8bc 	bl	80078ec <_sbrk>
 8010774:	1c43      	adds	r3, r0, #1
 8010776:	d102      	bne.n	801077e <_sbrk_r+0x1a>
 8010778:	6823      	ldr	r3, [r4, #0]
 801077a:	b103      	cbz	r3, 801077e <_sbrk_r+0x1a>
 801077c:	602b      	str	r3, [r5, #0]
 801077e:	bd38      	pop	{r3, r4, r5, pc}
 8010780:	20002964 	.word	0x20002964

08010784 <__sread>:
 8010784:	b510      	push	{r4, lr}
 8010786:	460c      	mov	r4, r1
 8010788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801078c:	f000 f8e8 	bl	8010960 <_read_r>
 8010790:	2800      	cmp	r0, #0
 8010792:	bfab      	itete	ge
 8010794:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010796:	89a3      	ldrhlt	r3, [r4, #12]
 8010798:	181b      	addge	r3, r3, r0
 801079a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801079e:	bfac      	ite	ge
 80107a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80107a2:	81a3      	strhlt	r3, [r4, #12]
 80107a4:	bd10      	pop	{r4, pc}

080107a6 <__swrite>:
 80107a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107aa:	461f      	mov	r7, r3
 80107ac:	898b      	ldrh	r3, [r1, #12]
 80107ae:	05db      	lsls	r3, r3, #23
 80107b0:	4605      	mov	r5, r0
 80107b2:	460c      	mov	r4, r1
 80107b4:	4616      	mov	r6, r2
 80107b6:	d505      	bpl.n	80107c4 <__swrite+0x1e>
 80107b8:	2302      	movs	r3, #2
 80107ba:	2200      	movs	r2, #0
 80107bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107c0:	f000 f868 	bl	8010894 <_lseek_r>
 80107c4:	89a3      	ldrh	r3, [r4, #12]
 80107c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80107ce:	81a3      	strh	r3, [r4, #12]
 80107d0:	4632      	mov	r2, r6
 80107d2:	463b      	mov	r3, r7
 80107d4:	4628      	mov	r0, r5
 80107d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107da:	f000 b817 	b.w	801080c <_write_r>

080107de <__sseek>:
 80107de:	b510      	push	{r4, lr}
 80107e0:	460c      	mov	r4, r1
 80107e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107e6:	f000 f855 	bl	8010894 <_lseek_r>
 80107ea:	1c43      	adds	r3, r0, #1
 80107ec:	89a3      	ldrh	r3, [r4, #12]
 80107ee:	bf15      	itete	ne
 80107f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80107f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80107f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80107fa:	81a3      	strheq	r3, [r4, #12]
 80107fc:	bf18      	it	ne
 80107fe:	81a3      	strhne	r3, [r4, #12]
 8010800:	bd10      	pop	{r4, pc}

08010802 <__sclose>:
 8010802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010806:	f000 b813 	b.w	8010830 <_close_r>
	...

0801080c <_write_r>:
 801080c:	b538      	push	{r3, r4, r5, lr}
 801080e:	4c07      	ldr	r4, [pc, #28]	; (801082c <_write_r+0x20>)
 8010810:	4605      	mov	r5, r0
 8010812:	4608      	mov	r0, r1
 8010814:	4611      	mov	r1, r2
 8010816:	2200      	movs	r2, #0
 8010818:	6022      	str	r2, [r4, #0]
 801081a:	461a      	mov	r2, r3
 801081c:	f7f6 fd3b 	bl	8007296 <_write>
 8010820:	1c43      	adds	r3, r0, #1
 8010822:	d102      	bne.n	801082a <_write_r+0x1e>
 8010824:	6823      	ldr	r3, [r4, #0]
 8010826:	b103      	cbz	r3, 801082a <_write_r+0x1e>
 8010828:	602b      	str	r3, [r5, #0]
 801082a:	bd38      	pop	{r3, r4, r5, pc}
 801082c:	20002964 	.word	0x20002964

08010830 <_close_r>:
 8010830:	b538      	push	{r3, r4, r5, lr}
 8010832:	4c06      	ldr	r4, [pc, #24]	; (801084c <_close_r+0x1c>)
 8010834:	2300      	movs	r3, #0
 8010836:	4605      	mov	r5, r0
 8010838:	4608      	mov	r0, r1
 801083a:	6023      	str	r3, [r4, #0]
 801083c:	f7f7 f821 	bl	8007882 <_close>
 8010840:	1c43      	adds	r3, r0, #1
 8010842:	d102      	bne.n	801084a <_close_r+0x1a>
 8010844:	6823      	ldr	r3, [r4, #0]
 8010846:	b103      	cbz	r3, 801084a <_close_r+0x1a>
 8010848:	602b      	str	r3, [r5, #0]
 801084a:	bd38      	pop	{r3, r4, r5, pc}
 801084c:	20002964 	.word	0x20002964

08010850 <_fstat_r>:
 8010850:	b538      	push	{r3, r4, r5, lr}
 8010852:	4c07      	ldr	r4, [pc, #28]	; (8010870 <_fstat_r+0x20>)
 8010854:	2300      	movs	r3, #0
 8010856:	4605      	mov	r5, r0
 8010858:	4608      	mov	r0, r1
 801085a:	4611      	mov	r1, r2
 801085c:	6023      	str	r3, [r4, #0]
 801085e:	f7f7 f81c 	bl	800789a <_fstat>
 8010862:	1c43      	adds	r3, r0, #1
 8010864:	d102      	bne.n	801086c <_fstat_r+0x1c>
 8010866:	6823      	ldr	r3, [r4, #0]
 8010868:	b103      	cbz	r3, 801086c <_fstat_r+0x1c>
 801086a:	602b      	str	r3, [r5, #0]
 801086c:	bd38      	pop	{r3, r4, r5, pc}
 801086e:	bf00      	nop
 8010870:	20002964 	.word	0x20002964

08010874 <_isatty_r>:
 8010874:	b538      	push	{r3, r4, r5, lr}
 8010876:	4c06      	ldr	r4, [pc, #24]	; (8010890 <_isatty_r+0x1c>)
 8010878:	2300      	movs	r3, #0
 801087a:	4605      	mov	r5, r0
 801087c:	4608      	mov	r0, r1
 801087e:	6023      	str	r3, [r4, #0]
 8010880:	f7f7 f81b 	bl	80078ba <_isatty>
 8010884:	1c43      	adds	r3, r0, #1
 8010886:	d102      	bne.n	801088e <_isatty_r+0x1a>
 8010888:	6823      	ldr	r3, [r4, #0]
 801088a:	b103      	cbz	r3, 801088e <_isatty_r+0x1a>
 801088c:	602b      	str	r3, [r5, #0]
 801088e:	bd38      	pop	{r3, r4, r5, pc}
 8010890:	20002964 	.word	0x20002964

08010894 <_lseek_r>:
 8010894:	b538      	push	{r3, r4, r5, lr}
 8010896:	4c07      	ldr	r4, [pc, #28]	; (80108b4 <_lseek_r+0x20>)
 8010898:	4605      	mov	r5, r0
 801089a:	4608      	mov	r0, r1
 801089c:	4611      	mov	r1, r2
 801089e:	2200      	movs	r2, #0
 80108a0:	6022      	str	r2, [r4, #0]
 80108a2:	461a      	mov	r2, r3
 80108a4:	f7f7 f814 	bl	80078d0 <_lseek>
 80108a8:	1c43      	adds	r3, r0, #1
 80108aa:	d102      	bne.n	80108b2 <_lseek_r+0x1e>
 80108ac:	6823      	ldr	r3, [r4, #0]
 80108ae:	b103      	cbz	r3, 80108b2 <_lseek_r+0x1e>
 80108b0:	602b      	str	r3, [r5, #0]
 80108b2:	bd38      	pop	{r3, r4, r5, pc}
 80108b4:	20002964 	.word	0x20002964

080108b8 <__ascii_mbtowc>:
 80108b8:	b082      	sub	sp, #8
 80108ba:	b901      	cbnz	r1, 80108be <__ascii_mbtowc+0x6>
 80108bc:	a901      	add	r1, sp, #4
 80108be:	b142      	cbz	r2, 80108d2 <__ascii_mbtowc+0x1a>
 80108c0:	b14b      	cbz	r3, 80108d6 <__ascii_mbtowc+0x1e>
 80108c2:	7813      	ldrb	r3, [r2, #0]
 80108c4:	600b      	str	r3, [r1, #0]
 80108c6:	7812      	ldrb	r2, [r2, #0]
 80108c8:	1c10      	adds	r0, r2, #0
 80108ca:	bf18      	it	ne
 80108cc:	2001      	movne	r0, #1
 80108ce:	b002      	add	sp, #8
 80108d0:	4770      	bx	lr
 80108d2:	4610      	mov	r0, r2
 80108d4:	e7fb      	b.n	80108ce <__ascii_mbtowc+0x16>
 80108d6:	f06f 0001 	mvn.w	r0, #1
 80108da:	e7f8      	b.n	80108ce <__ascii_mbtowc+0x16>

080108dc <memmove>:
 80108dc:	4288      	cmp	r0, r1
 80108de:	b510      	push	{r4, lr}
 80108e0:	eb01 0302 	add.w	r3, r1, r2
 80108e4:	d807      	bhi.n	80108f6 <memmove+0x1a>
 80108e6:	1e42      	subs	r2, r0, #1
 80108e8:	4299      	cmp	r1, r3
 80108ea:	d00a      	beq.n	8010902 <memmove+0x26>
 80108ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108f0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80108f4:	e7f8      	b.n	80108e8 <memmove+0xc>
 80108f6:	4283      	cmp	r3, r0
 80108f8:	d9f5      	bls.n	80108e6 <memmove+0xa>
 80108fa:	1881      	adds	r1, r0, r2
 80108fc:	1ad2      	subs	r2, r2, r3
 80108fe:	42d3      	cmn	r3, r2
 8010900:	d100      	bne.n	8010904 <memmove+0x28>
 8010902:	bd10      	pop	{r4, pc}
 8010904:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010908:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801090c:	e7f7      	b.n	80108fe <memmove+0x22>

0801090e <__malloc_lock>:
 801090e:	4770      	bx	lr

08010910 <__malloc_unlock>:
 8010910:	4770      	bx	lr

08010912 <_realloc_r>:
 8010912:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010914:	4607      	mov	r7, r0
 8010916:	4614      	mov	r4, r2
 8010918:	460e      	mov	r6, r1
 801091a:	b921      	cbnz	r1, 8010926 <_realloc_r+0x14>
 801091c:	4611      	mov	r1, r2
 801091e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010922:	f7ff bd73 	b.w	801040c <_malloc_r>
 8010926:	b922      	cbnz	r2, 8010932 <_realloc_r+0x20>
 8010928:	f7ff fd22 	bl	8010370 <_free_r>
 801092c:	4625      	mov	r5, r4
 801092e:	4628      	mov	r0, r5
 8010930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010932:	f000 f834 	bl	801099e <_malloc_usable_size_r>
 8010936:	42a0      	cmp	r0, r4
 8010938:	d20f      	bcs.n	801095a <_realloc_r+0x48>
 801093a:	4621      	mov	r1, r4
 801093c:	4638      	mov	r0, r7
 801093e:	f7ff fd65 	bl	801040c <_malloc_r>
 8010942:	4605      	mov	r5, r0
 8010944:	2800      	cmp	r0, #0
 8010946:	d0f2      	beq.n	801092e <_realloc_r+0x1c>
 8010948:	4631      	mov	r1, r6
 801094a:	4622      	mov	r2, r4
 801094c:	f7ff fa1c 	bl	800fd88 <memcpy>
 8010950:	4631      	mov	r1, r6
 8010952:	4638      	mov	r0, r7
 8010954:	f7ff fd0c 	bl	8010370 <_free_r>
 8010958:	e7e9      	b.n	801092e <_realloc_r+0x1c>
 801095a:	4635      	mov	r5, r6
 801095c:	e7e7      	b.n	801092e <_realloc_r+0x1c>
	...

08010960 <_read_r>:
 8010960:	b538      	push	{r3, r4, r5, lr}
 8010962:	4c07      	ldr	r4, [pc, #28]	; (8010980 <_read_r+0x20>)
 8010964:	4605      	mov	r5, r0
 8010966:	4608      	mov	r0, r1
 8010968:	4611      	mov	r1, r2
 801096a:	2200      	movs	r2, #0
 801096c:	6022      	str	r2, [r4, #0]
 801096e:	461a      	mov	r2, r3
 8010970:	f7f6 ff6a 	bl	8007848 <_read>
 8010974:	1c43      	adds	r3, r0, #1
 8010976:	d102      	bne.n	801097e <_read_r+0x1e>
 8010978:	6823      	ldr	r3, [r4, #0]
 801097a:	b103      	cbz	r3, 801097e <_read_r+0x1e>
 801097c:	602b      	str	r3, [r5, #0]
 801097e:	bd38      	pop	{r3, r4, r5, pc}
 8010980:	20002964 	.word	0x20002964

08010984 <__ascii_wctomb>:
 8010984:	b149      	cbz	r1, 801099a <__ascii_wctomb+0x16>
 8010986:	2aff      	cmp	r2, #255	; 0xff
 8010988:	bf85      	ittet	hi
 801098a:	238a      	movhi	r3, #138	; 0x8a
 801098c:	6003      	strhi	r3, [r0, #0]
 801098e:	700a      	strbls	r2, [r1, #0]
 8010990:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8010994:	bf98      	it	ls
 8010996:	2001      	movls	r0, #1
 8010998:	4770      	bx	lr
 801099a:	4608      	mov	r0, r1
 801099c:	4770      	bx	lr

0801099e <_malloc_usable_size_r>:
 801099e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80109a2:	1f18      	subs	r0, r3, #4
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	bfbc      	itt	lt
 80109a8:	580b      	ldrlt	r3, [r1, r0]
 80109aa:	18c0      	addlt	r0, r0, r3
 80109ac:	4770      	bx	lr
	...

080109b0 <_init>:
 80109b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109b2:	bf00      	nop
 80109b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109b6:	bc08      	pop	{r3}
 80109b8:	469e      	mov	lr, r3
 80109ba:	4770      	bx	lr

080109bc <_fini>:
 80109bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109be:	bf00      	nop
 80109c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109c2:	bc08      	pop	{r3}
 80109c4:	469e      	mov	lr, r3
 80109c6:	4770      	bx	lr
