{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477910874997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477910874997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:47:54 2016 " "Processing started: Mon Oct 31 18:47:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477910874997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477910874997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_ethernet -c ov5640_ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_ethernet -c ov5640_ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477910874997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1477910875356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_ethernet " "Found entity 1: ov5640_ethernet" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/ethernet/udp.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/ethernet/iprecieve.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/ethernet/crc.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "rtl/power_on_delay.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1477910875402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "rtl/power_on_delay.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "rtl/key.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/key.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_capture " "Found entity 1: camera_capture" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cmos1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos1_fifo " "Found entity 1: cmos1_fifo" {  } { { "cmos1_fifo.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "camera_clk ov5640_ethernet.v(67) " "Verilog HDL Implicit Net warning at ov5640_ethernet.v(67): created implicit net for \"camera_clk\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1477910875418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(26) " "Verilog HDL Implicit Net warning at reg_config.v(26): created implicit net for \"ack\"" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1477910875418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(29) " "Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for \"tr_end\"" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1477910875418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_ethernet " "Elaborating entity \"ov5640_ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1477910875527 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led ov5640_ethernet.v(8) " "Output port \"led\" at ov5640_ethernet.v(8) has no driver" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1477910875527 "|ov5640_ethernet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e_mdc ov5640_ethernet.v(25) " "Output port \"e_mdc\" at ov5640_ethernet.v(25) has no driver" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1477910875527 "|ov5640_ethernet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "rtl/ov5640_ethernet.v" "pll_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1477910875636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875636 ""}  } { { "pll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1477910875636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "rtl/ov5640_ethernet.v" "power_on_delay_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst\"" {  } { { "rtl/ov5640_ethernet.v" "reg_config_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com reg_config:reg_config_inst\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"reg_config:reg_config_inst\|i2c_com:u1\"" {  } { { "rtl/reg_config.v" "u1" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477910875792 "|ov5640_ethernet|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477910875792 "|ov5640_ethernet|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(43) " "Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477910875792 "|ov5640_ethernet|reg_config:reg_config_inst|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_capture camera_capture:camera_capture_inst " "Elaborating entity \"camera_capture\" for hierarchy \"camera_capture:camera_capture_inst\"" {  } { { "rtl/ov5640_ethernet.v" "camera_capture_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_rise camera_capture.v(32) " "Verilog HDL or VHDL warning at camera_capture.v(32): object \"vsync_rise\" assigned a value but never read" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1477910875808 "|ov5640_ethernet|camera_capture:camera_capture_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_down camera_capture.v(44) " "Verilog HDL or VHDL warning at camera_capture.v(44): object \"vsync_down\" assigned a value but never read" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1477910875808 "|ov5640_ethernet|camera_capture:camera_capture_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos1_fifo cmos1_fifo:cmos1_fifo_inst " "Elaborating entity \"cmos1_fifo\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\"" {  } { { "rtl/ov5640_ethernet.v" "cmos1_fifo_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "cmos1_fifo.v" "dcfifo_component" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "cmos1_fifo.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1477910875917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477910875917 ""}  } { { "cmos1_fifo.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1477910875917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hrl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hrl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hrl1 " "Found entity 1: dcfifo_hrl1" {  } { { "db/dcfifo_hrl1.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910875980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910875980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hrl1 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated " "Elaborating entity \"dcfifo_hrl1\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910875980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hrl1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_hrl1.tdf" "rdptr_g1p" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_hrl1.tdf" "wrptr_g1p" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ij31 " "Found entity 1: altsyncram_ij31" {  } { { "db/altsyncram_ij31.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/altsyncram_ij31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ij31 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|altsyncram_ij31:fifo_ram " "Elaborating entity \"altsyncram_ij31\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|altsyncram_ij31:fifo_ram\"" {  } { { "db/dcfifo_hrl1.tdf" "fifo_ram" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_hrl1.tdf" "rs_brp" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_hrl1.tdf" "rs_dgwp" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe13" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_hrl1.tdf" "ws_dgrp" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe16" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477910876385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477910876385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hrl1.tdf" "rdempty_eq_comp" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"udp:udp_inst\"" {  } { { "rtl/ov5640_ethernet.v" "udp_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend udp:udp_inst\|ipsend:ipsend_inst " "Elaborating entity \"ipsend\" for hierarchy \"udp:udp_inst\|ipsend:ipsend_inst\"" {  } { { "rtl/ethernet/udp.v" "ipsend_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(129) " "Verilog HDL assignment warning at ipsend.v(129): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477910876416 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.data_a 0 ipsend.v(32) " "Net \"preamble.data_a\" at ipsend.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477910876432 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.waddr_a 0 ipsend.v(32) " "Net \"preamble.waddr_a\" at ipsend.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477910876432 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.data_a 0 ipsend.v(33) " "Net \"mac_addr.data_a\" at ipsend.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477910876432 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.waddr_a 0 ipsend.v(33) " "Net \"mac_addr.waddr_a\" at ipsend.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477910876432 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.we_a 0 ipsend.v(32) " "Net \"preamble.we_a\" at ipsend.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477910876432 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.we_a 0 ipsend.v(33) " "Net \"mac_addr.we_a\" at ipsend.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477910876432 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc udp:udp_inst\|crc:crc_inst " "Elaborating entity \"crc\" for hierarchy \"udp:udp_inst\|crc:crc_inst\"" {  } { { "rtl/ethernet/udp.v" "crc_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve udp:udp_inst\|iprecieve:iprecieve_inst " "Elaborating entity \"iprecieve\" for hierarchy \"udp:udp_inst\|iprecieve:iprecieve_inst\"" {  } { { "rtl/ethernet/udp.v" "iprecieve_inst" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477910876494 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:udp_inst\|ipsend:ipsend_inst\|preamble " "RAM logic \"udp:udp_inst\|ipsend:ipsend_inst\|preamble\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ethernet/ipsend.v" "preamble" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1477910877368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:udp_inst\|ipsend:ipsend_inst\|mac_addr " "RAM logic \"udp:udp_inst\|ipsend:ipsend_inst\|mac_addr\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ethernet/ipsend.v" "mac_addr" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1477910877368 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1477910877368 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 14 E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/ov5640_ethernet.ram1_ipsend_dcf860f0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File \"E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/ov5640_ethernet.ram1_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1477910877368 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "e_mdio " "Bidir \"e_mdio\" has no driver" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1477910878335 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1477910878335 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 20 -1 0 } } { "rtl/ethernet/crc.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/crc.v" 61 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf" 32 2 0 } } { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 19 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1477910878351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1477910878351 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477910878834 "|ov5640_ethernet|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477910878834 "|ov5640_ethernet|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477910878834 "|ov5640_ethernet|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477910878834 "|ov5640_ethernet|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_reset VCC " "Pin \"e_reset\" is stuck at VCC" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477910878834 "|ov5640_ethernet|e_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_mdc GND " "Pin \"e_mdc\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477910878834 "|ov5640_ethernet|e_mdc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1477910878834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1477910878990 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1477910882937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1477910883202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1477910883202 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1 1477910883249 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1477910883249 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxdv " "No output dependent on input pin \"e_rxdv\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[0\] " "No output dependent on input pin \"e_rxd\[0\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[1\] " "No output dependent on input pin \"e_rxd\[1\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[2\] " "No output dependent on input pin \"e_rxd\[2\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[3\] " "No output dependent on input pin \"e_rxd\[3\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[4\] " "No output dependent on input pin \"e_rxd\[4\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[5\] " "No output dependent on input pin \"e_rxd\[5\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[6\] " "No output dependent on input pin \"e_rxd\[6\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[7\] " "No output dependent on input pin \"e_rxd\[7\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_rxd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_txc " "No output dependent on input pin \"e_txc\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX530.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477910883327 "|ov5640_ethernet|e_txc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1477910883327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1151 " "Implemented 1151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1477910883342 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1477910883342 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1477910883342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1093 " "Implemented 1093 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1477910883342 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1477910883342 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1477910883342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1477910883342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477910883389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:48:03 2016 " "Processing ended: Mon Oct 31 18:48:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477910883389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477910883389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477910883389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477910883389 ""}
