\hypertarget{group__ALT__DMA__STD__OPS}{}\section{D\+MA A\+PI for Standard Operations}
\label{group__ALT__DMA__STD__OPS}\index{DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__STD__OPS_ga98eaff0bc9e6fa81379866be85c79a80}{alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+memory}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$program, void $\ast$dest, const void $\ast$src, size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}}, bool send\+\_\+evt, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__STD__OPS_gaecb95fceaec7eb79dac11e99653810f2}{alt\+\_\+dma\+\_\+zero\+\_\+to\+\_\+memory}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$program, void $\ast$buf, size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}}, bool send\+\_\+evt, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__STD__OPS_ga1f8c3b178c6273d7d0da2ac6e60a6a3f}{alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+register}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$program, void $\ast$dst\+\_\+reg, const void $\ast$src\+\_\+buf, size\+\_\+t count, uint32\+\_\+t register\+\_\+width\+\_\+bits, bool send\+\_\+evt, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__STD__OPS_ga8539a5c42c3f59b8640252d203398962}{alt\+\_\+dma\+\_\+register\+\_\+to\+\_\+memory}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$program, void $\ast$dst\+\_\+buf, const void $\ast$src\+\_\+reg, size\+\_\+t count, uint32\+\_\+t register\+\_\+width\+\_\+bits, bool send\+\_\+evt, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__STD__OPS_gab857a70be266b57b97d4dab000dfbaff}{alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+periph}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$program, \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}} dest, const void $\ast$src, size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}}, void $\ast$periph\+\_\+info, bool send\+\_\+evt, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__STD__OPS_gaf55eeadb952bd684afb3ffafcc938597}{alt\+\_\+dma\+\_\+periph\+\_\+to\+\_\+memory}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$program, void $\ast$dest, \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}} src, size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}}, void $\ast$periph\+\_\+info, bool send\+\_\+evt, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
The functions in this group provide common D\+MA operations for common bulk data transfers between\+:
\begin{DoxyItemize}
\item Memory to Memory
\item Zero to Memory
\item Memory to Peripheral
\item Peripheral to Memory
\end{DoxyItemize}

All D\+MA operations are asynchronous. The following are the ways to receive notification of a D\+MA transfer complete operation\+:
\begin{DoxyItemize}
\item Use \mbox{\hyperlink{group__ALT__DMA__CSR_gafb12a5a452bf2d18013cf1bd8716f9fc}{alt\+\_\+dma\+\_\+channel\+\_\+state\+\_\+get()}} and poll for the A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+S\+T\+O\+P\+P\+ED status.
\item In conjunction with the interrupt A\+PI, use D\+MA events to signal an interrupt. The event first must be configured to signal an interrupt using \mbox{\hyperlink{group__ALT__DMA__CSR_ga641f2673530bed7fffda687b8aabadb0}{alt\+\_\+dma\+\_\+event\+\_\+int\+\_\+select()}}. Configure the D\+MA program to send an event.
\item Construct a custom program which waits for a particular event number by assemblying a D\+M\+A\+W\+FE using \mbox{\hyperlink{group__ALT__DMA__PRG_gadb60b4036a6e054f81b4e2bf2dfb2223}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+F\+E()}}. Then run the custom program on a different channel. The custom program will wait until the D\+MA program sends the event. Configure the D\+MA program to send an event.
\end{DoxyItemize}

Cache related maintenance on the source and/or destinatino buffer are not handled the D\+MA A\+PI and are the responsibility of the programmer. This is because the D\+MA A\+PI does not have visibility into the current configuration of the M\+MU or know about any special considerations regarding the source and/or destination memory. The following are some example scenarios and cache maintenance related precautions that may need to be taken\+:
\begin{DoxyItemize}
\item \mbox{\hyperlink{group__ALT__DMA__STD__OPS_ga98eaff0bc9e6fa81379866be85c79a80}{alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+memory()}}\+: Source buffer should be cleaned or purged, destination buffer should be invalidated.
\item \mbox{\hyperlink{group__ALT__DMA__STD__OPS_gaecb95fceaec7eb79dac11e99653810f2}{alt\+\_\+dma\+\_\+zero\+\_\+to\+\_\+memory()}}\+: Destination buffer should be invalidated.
\item \mbox{\hyperlink{group__ALT__DMA__STD__OPS_ga1f8c3b178c6273d7d0da2ac6e60a6a3f}{alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+register()}}\+: Source buffer should be cleaned or purged.
\item \mbox{\hyperlink{group__ALT__DMA__STD__OPS_ga8539a5c42c3f59b8640252d203398962}{alt\+\_\+dma\+\_\+register\+\_\+to\+\_\+memory()}}\+: Destination buffer should be invalidated.
\item \mbox{\hyperlink{group__ALT__DMA__STD__OPS_gab857a70be266b57b97d4dab000dfbaff}{alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+periph()}}\+: Source buffer should be cleaned or purged.
\item \mbox{\hyperlink{group__ALT__DMA__STD__OPS_gaf55eeadb952bd684afb3ffafcc938597}{alt\+\_\+dma\+\_\+periph\+\_\+to\+\_\+memory()}}\+: Destination buffer should be invalidated. 
\end{DoxyItemize}

\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__DMA__STD__OPS_ga98eaff0bc9e6fa81379866be85c79a80}\label{group__ALT__DMA__STD__OPS_ga98eaff0bc9e6fa81379866be85c79a80}} 
\index{DMA API for Standard Operations@{DMA API for Standard Operations}!alt\_dma\_memory\_to\_memory@{alt\_dma\_memory\_to\_memory}}
\index{alt\_dma\_memory\_to\_memory@{alt\_dma\_memory\_to\_memory}!DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsubsection{\texorpdfstring{alt\_dma\_memory\_to\_memory()}{alt\_dma\_memory\_to\_memory()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{program,  }\item[{void $\ast$}]{dest,  }\item[{const void $\ast$}]{src,  }\item[{size\+\_\+t}]{size,  }\item[{bool}]{send\+\_\+evt,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Uses the D\+MA engine to asynchronously copy the specified memory from the given source address to the given destination address.

Overlapping memory regions are not supported.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to use for the transfer.\\
\hline
{\em program} & An allocated D\+MA program buffer to use for the life of the transfer.\\
\hline
{\em dest} & The destination memory address to copy to.\\
\hline
{\em src} & The source memory address to copy from.\\
\hline
{\em size} & The size of the transfer in bytes.\\
\hline
{\em send\+\_\+evt} & If set to true, the D\+MA engine will be instructed to send an event upon completion or fault.\\
\hline
{\em evt} & If send\+\_\+evt is true, the event specified will be sent. Otherwise the parameter is ignored.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel or event identifier (if used) is invalid, or the memory regions specified are overlapping. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__STD__OPS_gab857a70be266b57b97d4dab000dfbaff}\label{group__ALT__DMA__STD__OPS_gab857a70be266b57b97d4dab000dfbaff}} 
\index{DMA API for Standard Operations@{DMA API for Standard Operations}!alt\_dma\_memory\_to\_periph@{alt\_dma\_memory\_to\_periph}}
\index{alt\_dma\_memory\_to\_periph@{alt\_dma\_memory\_to\_periph}!DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsubsection{\texorpdfstring{alt\_dma\_memory\_to\_periph()}{alt\_dma\_memory\_to\_periph()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+periph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{program,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}]{dest,  }\item[{const void $\ast$}]{src,  }\item[{size\+\_\+t}]{size,  }\item[{void $\ast$}]{periph\+\_\+info,  }\item[{bool}]{send\+\_\+evt,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Uses the D\+MA engine to asynchronously copy memory from the given source address to the specified peripheral. Because different peripheral has different characteristics, individual peripherals need to be explicitly supported.

The following lists the peripheral I\+Ds supported by this A\+PI\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+TX
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+TX
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+TX
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to use for the transfer.\\
\hline
{\em program} & An allocated D\+MA program buffer to use for the life of the transfer.\\
\hline
{\em dest} & The destination peripheral to copy memory to.\\
\hline
{\em src} & The source memory address to copy from.\\
\hline
{\em size} & The size of the transfer in bytes.\\
\hline
{\em periph\+\_\+info} & A pointer to a peripheral specific data structure. The following list shows what data structure should be used for peripherals\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+TX\+: This parameter is ignored.
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+TX\+: Use a pointer to the A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t used to interact with that U\+A\+RT.
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+TX\+: Use a pointer to the A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t used to interact with that U\+A\+RT.
\end{DoxyItemize}\\
\hline
{\em send\+\_\+evt} & If set to true, the D\+MA engine will be instructed to send an event upon completion or fault.\\
\hline
{\em evt} & If send\+\_\+evt is true, the event specified will be sent. Otherwise the parameter is ignored.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel, peripheral, or event identifier (if used) is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__STD__OPS_ga1f8c3b178c6273d7d0da2ac6e60a6a3f}\label{group__ALT__DMA__STD__OPS_ga1f8c3b178c6273d7d0da2ac6e60a6a3f}} 
\index{DMA API for Standard Operations@{DMA API for Standard Operations}!alt\_dma\_memory\_to\_register@{alt\_dma\_memory\_to\_register}}
\index{alt\_dma\_memory\_to\_register@{alt\_dma\_memory\_to\_register}!DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsubsection{\texorpdfstring{alt\_dma\_memory\_to\_register()}{alt\_dma\_memory\_to\_register()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+memory\+\_\+to\+\_\+register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{program,  }\item[{void $\ast$}]{dst\+\_\+reg,  }\item[{const void $\ast$}]{src\+\_\+buf,  }\item[{size\+\_\+t}]{count,  }\item[{uint32\+\_\+t}]{register\+\_\+width\+\_\+bits,  }\item[{bool}]{send\+\_\+evt,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Uses the D\+MA engine to asynchronously transfer the contents of a memory buffer to a keyhole register.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to use for the transfer.\\
\hline
{\em program} & An allocated D\+MA program buffer to use for the life of the transfer.\\
\hline
{\em dst\+\_\+reg} & The address of the register to write buffer to.\\
\hline
{\em src\+\_\+buf} & The address of the memory buffer for the data.\\
\hline
{\em count} & The number of transfers to make.\\
\hline
{\em register\+\_\+width\+\_\+bits} & The width of the register to transfer to in bits. Valid values are 8, 16, 32, and 64.\\
\hline
{\em send\+\_\+evt} & If set to true, the D\+MA engine will be instructed to send an event upon completion or fault.\\
\hline
{\em evt} & If send\+\_\+evt is true, the event specified will be sent. Otherwise the parameter is ignored.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel, event identifier (if used), or register width are invalid, or if the destination register or source buffer is unaligned to the register width. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__STD__OPS_gaf55eeadb952bd684afb3ffafcc938597}\label{group__ALT__DMA__STD__OPS_gaf55eeadb952bd684afb3ffafcc938597}} 
\index{DMA API for Standard Operations@{DMA API for Standard Operations}!alt\_dma\_periph\_to\_memory@{alt\_dma\_periph\_to\_memory}}
\index{alt\_dma\_periph\_to\_memory@{alt\_dma\_periph\_to\_memory}!DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsubsection{\texorpdfstring{alt\_dma\_periph\_to\_memory()}{alt\_dma\_periph\_to\_memory()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+periph\+\_\+to\+\_\+memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{program,  }\item[{void $\ast$}]{dest,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}]{src,  }\item[{size\+\_\+t}]{size,  }\item[{void $\ast$}]{periph\+\_\+info,  }\item[{bool}]{send\+\_\+evt,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Uses the D\+MA engine to copy memory from the specified peripheral to the given destination address. Because different peripheral has different characteristics, individual peripherals need to be explicitly supported.

The following lists the peripheral I\+Ds supported by this A\+PI\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+RX
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+RX
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+RX
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to use for the transfer.\\
\hline
{\em program} & An allocated D\+MA program buffer to use for the life of the transfer.\\
\hline
{\em dest} & The destination memory address to copy to.\\
\hline
{\em src} & The source peripheral to copy memory from.\\
\hline
{\em size} & The size of the transfer in bytes.\\
\hline
{\em periph\+\_\+info} & A pointer to a peripheral specific data structure. The following list shows what data structure should be used for peripherals\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+RX\+: This parameter is ignored.
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+RX\+: Use a pointer to the A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t used to interact with that U\+A\+RT.
\item A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+RX\+: Use a pointer to the A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t used to interact with that U\+A\+RT.
\end{DoxyItemize}\\
\hline
{\em send\+\_\+evt} & If set to true, the D\+MA engine will be instructed to send an event upon completion or fault.\\
\hline
{\em evt} & If send\+\_\+evt is true, the event specified will be sent. Otherwise the parameter is ignored.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel, peripheral, or event identifier (if used) is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__STD__OPS_ga8539a5c42c3f59b8640252d203398962}\label{group__ALT__DMA__STD__OPS_ga8539a5c42c3f59b8640252d203398962}} 
\index{DMA API for Standard Operations@{DMA API for Standard Operations}!alt\_dma\_register\_to\_memory@{alt\_dma\_register\_to\_memory}}
\index{alt\_dma\_register\_to\_memory@{alt\_dma\_register\_to\_memory}!DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsubsection{\texorpdfstring{alt\_dma\_register\_to\_memory()}{alt\_dma\_register\_to\_memory()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+register\+\_\+to\+\_\+memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{program,  }\item[{void $\ast$}]{dst\+\_\+buf,  }\item[{const void $\ast$}]{src\+\_\+reg,  }\item[{size\+\_\+t}]{count,  }\item[{uint32\+\_\+t}]{register\+\_\+width\+\_\+bits,  }\item[{bool}]{send\+\_\+evt,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Uses the D\+MA engine to asynchronously transfer the contents of a keyhole register to a memory buffer.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to use for the transfer.\\
\hline
{\em program} & An allocated D\+MA program buffer to use for the life of the transfer.\\
\hline
{\em dst\+\_\+buf} & The address of the memory buffer to copy to.\\
\hline
{\em src\+\_\+reg} & The address of the keyhole register to read from.\\
\hline
{\em count} & The number of transfers to make.\\
\hline
{\em register\+\_\+width\+\_\+bits} & The width of the register to transfer to in bits. Valid values are 8, 16, 32, and 64.\\
\hline
{\em send\+\_\+evt} & If set to true, the D\+MA engine will be instructed to send an event upon completion or fault.\\
\hline
{\em evt} & If send\+\_\+evt is true, the event specified will be sent. Otherwise the parameter is ignored.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel, event identifier (if used), or register width are invalid, or if the destination buffer or source register is unaligned to the register width. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__STD__OPS_gaecb95fceaec7eb79dac11e99653810f2}\label{group__ALT__DMA__STD__OPS_gaecb95fceaec7eb79dac11e99653810f2}} 
\index{DMA API for Standard Operations@{DMA API for Standard Operations}!alt\_dma\_zero\_to\_memory@{alt\_dma\_zero\_to\_memory}}
\index{alt\_dma\_zero\_to\_memory@{alt\_dma\_zero\_to\_memory}!DMA API for Standard Operations@{DMA API for Standard Operations}}
\subsubsection{\texorpdfstring{alt\_dma\_zero\_to\_memory()}{alt\_dma\_zero\_to\_memory()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+zero\+\_\+to\+\_\+memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{program,  }\item[{void $\ast$}]{buf,  }\item[{size\+\_\+t}]{size,  }\item[{bool}]{send\+\_\+evt,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Uses the D\+MA engine to asynchronously zero out the specified memory buffer.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to use for the transfer.\\
\hline
{\em program} & An allocated D\+MA program buffer to use for the life of the transfer.\\
\hline
{\em buf} & The buffer memory address to zero out.\\
\hline
{\em size} & The size of the buffer in bytes.\\
\hline
{\em send\+\_\+evt} & If set to true, the D\+MA engine will be instructed to send an event upon completion or fault.\\
\hline
{\em evt} & If send\+\_\+evt is true, the event specified will be sent. Otherwise the parameter is ignored.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel or event identifier (if used) is invalid. \\
\hline
\end{DoxyRetVals}
