#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ec9d5f8ff0 .scope module, "basic_gates_tb" "basic_gates_tb" 2 1;
 .timescale 0 0;
v000001ec9d64c110_0 .var "a", 0 0;
v000001ec9d64b3f0_0 .net "and_d", 0 0, L_000001ec9d5ea440;  1 drivers
v000001ec9d64b990_0 .net "and_s", 0 0, L_000001ec9d5ea4b0;  1 drivers
v000001ec9d64c750_0 .var "b", 0 0;
v000001ec9d64b7b0_0 .net "nand_d", 0 0, L_000001ec9d5ea7c0;  1 drivers
v000001ec9d64bd50_0 .net "nand_s", 0 0, L_000001ec9d5ea590;  1 drivers
v000001ec9d64c250_0 .net "nor_d", 0 0, L_000001ec9d5ea9f0;  1 drivers
v000001ec9d64b350_0 .net "nor_s", 0 0, L_000001ec9d5ea670;  1 drivers
v000001ec9d64c430_0 .net "not_d", 0 0, L_000001ec9d5ea6e0;  1 drivers
v000001ec9d64a950_0 .net "not_s", 0 0, L_000001ec9d64e6d0;  1 drivers
v000001ec9d64c070_0 .net "or_d", 0 0, L_000001ec9d5ea980;  1 drivers
v000001ec9d64b8f0_0 .net "or_s", 0 0, L_000001ec9d5ea750;  1 drivers
v000001ec9d64b0d0_0 .net "xnor_d", 0 0, L_000001ec9d5ea520;  1 drivers
v000001ec9d64bf30_0 .net "xnor_s", 0 0, L_000001ec9d64e510;  1 drivers
v000001ec9d64a9f0_0 .net "xor_d", 0 0, L_000001ec9d5ea8a0;  1 drivers
v000001ec9d64bfd0_0 .net "xor_s", 0 0, L_000001ec9d5ea600;  1 drivers
S_000001ec9d5f9180 .scope module, "dflow" "basic_gates_dataflow" 2 7, 3 2 0, S_000001ec9d5f8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "and_out";
    .port_info 3 /OUTPUT 1 "or_out";
    .port_info 4 /OUTPUT 1 "nand_out";
    .port_info 5 /OUTPUT 1 "nor_out";
    .port_info 6 /OUTPUT 1 "xor_out";
    .port_info 7 /OUTPUT 1 "xnor_out";
    .port_info 8 /OUTPUT 1 "not_a";
L_000001ec9d5ea440 .functor AND 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<1>, C4<1>;
L_000001ec9d5ea980 .functor OR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d5eaad0 .functor AND 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<1>, C4<1>;
L_000001ec9d5ea7c0 .functor NOT 1, L_000001ec9d5eaad0, C4<0>, C4<0>, C4<0>;
L_000001ec9d5ea3d0 .functor OR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d5ea9f0 .functor NOT 1, L_000001ec9d5ea3d0, C4<0>, C4<0>, C4<0>;
L_000001ec9d5ea8a0 .functor XOR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d5ea830 .functor XOR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d5ea520 .functor NOT 1, L_000001ec9d5ea830, C4<0>, C4<0>, C4<0>;
L_000001ec9d5ea6e0 .functor NOT 1, v000001ec9d64c110_0, C4<0>, C4<0>, C4<0>;
v000001ec9d5e9b40_0 .net *"_ivl_14", 0 0, L_000001ec9d5ea830;  1 drivers
v000001ec9d5e9460_0 .net *"_ivl_4", 0 0, L_000001ec9d5eaad0;  1 drivers
v000001ec9d5e9dc0_0 .net *"_ivl_8", 0 0, L_000001ec9d5ea3d0;  1 drivers
v000001ec9d5e9500_0 .net "a", 0 0, v000001ec9d64c110_0;  1 drivers
v000001ec9d5e95a0_0 .net "and_out", 0 0, L_000001ec9d5ea440;  alias, 1 drivers
v000001ec9d5ea040_0 .net "b", 0 0, v000001ec9d64c750_0;  1 drivers
v000001ec9d5e9f00_0 .net "nand_out", 0 0, L_000001ec9d5ea7c0;  alias, 1 drivers
v000001ec9d5e9640_0 .net "nor_out", 0 0, L_000001ec9d5ea9f0;  alias, 1 drivers
v000001ec9d5ea0e0_0 .net "not_a", 0 0, L_000001ec9d5ea6e0;  alias, 1 drivers
v000001ec9d5ea220_0 .net "or_out", 0 0, L_000001ec9d5ea980;  alias, 1 drivers
v000001ec9d5e96e0_0 .net "xnor_out", 0 0, L_000001ec9d5ea520;  alias, 1 drivers
v000001ec9d5e9780_0 .net "xor_out", 0 0, L_000001ec9d5ea8a0;  alias, 1 drivers
S_000001ec9d5ecf90 .scope module, "struc" "basic_gates_structural" 2 14, 4 1 0, S_000001ec9d5f8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "and_out";
    .port_info 3 /OUTPUT 1 "or_out";
    .port_info 4 /OUTPUT 1 "nand_out";
    .port_info 5 /OUTPUT 1 "nor_out";
    .port_info 6 /OUTPUT 1 "xor_out";
    .port_info 7 /OUTPUT 1 "xnor_out";
    .port_info 8 /OUTPUT 1 "not_a";
L_000001ec9d5ea4b0 .functor AND 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<1>, C4<1>;
L_000001ec9d5ea750 .functor OR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d5ea590 .functor NAND 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<1>, C4<1>;
L_000001ec9d5ea670 .functor NOR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d5ea600 .functor XOR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d64e510 .functor XNOR 1, v000001ec9d64c110_0, v000001ec9d64c750_0, C4<0>, C4<0>;
L_000001ec9d64e6d0 .functor NOT 1, v000001ec9d64c110_0, C4<0>, C4<0>, C4<0>;
v000001ec9d5e9960_0 .net "a", 0 0, v000001ec9d64c110_0;  alias, 1 drivers
v000001ec9d5e9a00_0 .net "and_out", 0 0, L_000001ec9d5ea4b0;  alias, 1 drivers
v000001ec9d5e9fa0_0 .net "b", 0 0, v000001ec9d64c750_0;  alias, 1 drivers
v000001ec9d5e9be0_0 .net "nand_out", 0 0, L_000001ec9d5ea590;  alias, 1 drivers
v000001ec9d5e9c80_0 .net "nor_out", 0 0, L_000001ec9d5ea670;  alias, 1 drivers
v000001ec9d5ea2c0_0 .net "not_a", 0 0, L_000001ec9d64e6d0;  alias, 1 drivers
v000001ec9d5e9d20_0 .net "or_out", 0 0, L_000001ec9d5ea750;  alias, 1 drivers
v000001ec9d64c1b0_0 .net "xnor_out", 0 0, L_000001ec9d64e510;  alias, 1 drivers
v000001ec9d64a8b0_0 .net "xor_out", 0 0, L_000001ec9d5ea600;  alias, 1 drivers
    .scope S_000001ec9d5f8ff0;
T_0 ;
    %vpi_call 2 21 "$dumpfile", "basic_gates.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ec9d5f8ff0 {0 0 0};
    %vpi_call 2 24 "$display", " a b | DF_AND ST_AND | DF_OR ST_OR | ... | DF_NOT ST_NOT" {0 0 0};
    %vpi_call 2 25 "$monitor", " %b %b |   %b     %b   |   %b   %b  | ... |   %b     %b", v000001ec9d64c110_0, v000001ec9d64c750_0, v000001ec9d64b3f0_0, v000001ec9d64b990_0, v000001ec9d64c070_0, v000001ec9d64b8f0_0, v000001ec9d64c430_0, v000001ec9d64a950_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec9d64c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec9d64c750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec9d64c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec9d64c750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec9d64c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec9d64c750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec9d64c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec9d64c750_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "basic_gates_tb.v";
    "basic_gates_dataflow.v";
    "basic_gates_structural.v";
