// Library - MU0_lib, Cell - MU0_control, View - schematic
// LAST TIME SAVED: Jul 18 11:54:25 2018
// NETLIST TIME: Nov 13 22:51:02 2019
`timescale 1ns / 10ps 

module MU0_control ( Acc_En, Halted, IR_En, M, PC_En, Rd, Wr, X_sel,
     Y_sel, addr_sel, fetch, Clk, F, N, Reset, Z );

output  Acc_En, Halted, IR_En, PC_En, Rd, Wr, X_sel, Y_sel, addr_sel,
     fetch;

input  Clk, N, Reset, Z;

output [1:0]  M;

input [3:0]  F;


specify 
    specparam CDS_LIBNAME  = "MU0_lib";
    specparam CDS_CELLNAME = "MU0_control";
    specparam CDS_VIEWNAME = "schematic";
endspecify

decoder_3_8 I2 ( lda, sta, add, sub, jmp, jge, jne, stp, addr_sel,
     F[2:0]);
BUF  I10 ( .I(F[2]), .O(Y_sel));
BUF  I8 ( .I(stp), .O(Halted));
FDC  I0 ( .C(Clk), .CLR(Reset), .Q(addr_sel), .D(net110));
AND2  I12 ( .I0(net120), .I1(addr_sel), .O(M[0]));
AND2  I9 ( .I0(net103), .I1(addr_sel), .O(Acc_En));
AND2  I4 ( .I0(sta), .I1(addr_sel), .O(Wr));
INV  I3 ( .I(addr_sel), .O(X_sel));
INV  I11 ( .I(addr_sel), .O(IR_En));
INV  I5 ( .I(addr_sel), .O(fetch));
AND2B1  I15 ( .I0(Z), .I1(jne), .O(net123));
AND2B1  I17 ( .I0(N), .I1(jge), .O(net126));
OR4  I16 ( .I0(net123), .I1(net126), .I2(jmp), .I3(fetch), .O(PC_En));
OR2B1  I14 ( .I0(addr_sel), .I1(sub), .O(M[1]));
OR2B1  I1 ( .I0(addr_sel), .I1(stp), .O(net110));
OR2B1  I6 ( .I0(addr_sel), .I1(net103), .O(Rd));
OR2  I13 ( .I0(sub), .I1(add), .O(net120));
OR3  I7 ( .I0(add), .I1(sub), .I2(lda), .O(net103));

endmodule
