// Seed: 1621273399
module module_0 (
    input supply1 id_0,
    input supply0 id_1[1 : -1 'b0],
    output wand id_2
);
  logic [7:0] id_4;
  logic [7:0] id_5;
  assign id_5[1]  = id_4;
  assign id_4[-1] = id_0;
  logic id_6;
  logic id_7;
  ;
  assign module_1.id_7 = 0;
  wire id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd29
) (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output logic id_3,
    input wand id_4[id_7 : id_7],
    input supply0 id_5,
    input tri1 id_6,
    input wire void _id_7,
    input wire id_8
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_2
  );
  always id_3 <= -1;
endmodule
