<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>NVDLA master project tree 一览 - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="NVDLA master project tree 一览" />
<meta property="og:description" content="zhajio@ubuntu:~/nvdla/hw$ . ├── cmod # systemc UT TLM 模型，在vp中也用的这个sc模型，在验证环境中需要 `define NVDLA_REFERENCE_MODEL_ENABLE，使能cmod作为参考模型使用。 ├── perf # NVDLA_OpenSource_Performance excel文档 http://nvdla.org/primer.html网页 &#34;Example Area and Performance with NVDLA&#34; 章节 ├── spec │ ├── defs # project level macros for multiple projects build │ ├── manual # 寄存器模型描述的RDL文件，利用开源UVM REG MODEL生成工具，生成 | | #* **regs_v.v**: verilog model | | #* **regs_ral.sv**: ral class | | #* **cmod**: c&#43;&#43; model | | #* **sv**: systemverilog model │ └── odif # ODIF: Open DLA Interface Definition ├── syn │ ├── cons # synopsys design constraint 文件 │ ├── script # 综合的脚本 │ └── templates # ?" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/b62a808b3b4c7a761945c3cfd209c1f2/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2018-12-17T16:09:24+08:00" />
<meta property="article:modified_time" content="2018-12-17T16:09:24+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">NVDLA master project tree 一览</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <pre class="has"><code>zhajio@ubuntu:~/nvdla/hw$
.
├── cmod                  # systemc UT TLM 模型，在vp中也用的这个sc模型，在验证环境中需要 `define NVDLA_REFERENCE_MODEL_ENABLE，使能cmod作为参考模型使用。
├── perf                  # NVDLA_OpenSource_Performance excel文档 http://nvdla.org/primer.html网页 "Example Area and Performance with NVDLA" 章节
├── spec
│   ├── defs              # project level macros for multiple projects build
│   ├── manual            # 寄存器模型描述的RDL文件，利用开源UVM REG MODEL生成工具，生成
|   |                     #* **regs_v.v**: verilog model
|   |                     #* **regs_ral.sv**: ral class  
|   |                     #* **cmod**: c++ model
|   |                     #* **sv**: systemverilog model
│   └── odif              # ODIF: Open DLA Interface Definition
├── syn
│   ├── cons              # synopsys design constraint 文件
│   ├── script            # 综合的脚本
│   └── templates         # ???
├── third_party_tools
│   └── uvmc-2.3.0        # UVM Connect是一个基于UVM的开源库(Mentor Graphics)，提供SystemC和SystemVerilog UVM模型和组件之间的TLM1和TLM2连接以及对象传递。
├── tools
│   ├── bin               # 各种脚本，我有篇博文是讲epython的
│   ├── etc               # build config, 定义不同配置对应project需要的资源，数据位宽，verdilog或者sv需要的宏，c++需要的宏等。
│   └── make              # build需要的makefile
├── verif                 # 验证环境目录，下面会细讲
│   ├── coverage
│   ├── protection
│   ├── ral
│   ├── regression
│   ├── testbench
│   ├── tests
│   ├── tools
│   ├── uvm_template
│   ├── verilator
│   └── vip
└── vmod                  # verilog 源码
    ├── compile_lint      # vcs编译makefile，compile log check 脚本
    ├── fifos
    ├── include
    ├── nvdla
    ├── plugins           # 内嵌perl脚本，模板产生工具
    ├── rams
    └── vlibs
</code></pre> 
<pre class="has"><code>zhajio@ubuntu:~/nvdla/hw/verif$
.
├── coverage                          # coverage exculde files locate
│   └── elfiles
│       └── nv_small                  # NVDLA 仅仅给出nv_small配置下的exclude files
├── protection                        # run protection tests的python 脚本。Protection tests for code commit quality check.
├── ral                               # Register Abstract Layer, reg adapter，顶层ral，ral pkg等。
├── regression
│   ├── scripts                       # 回归测试用python脚本
│   └── testplans                     # testplan
├── testbench
│   ├── trace_generator               # CRT用trace format文件生成用的tb. 有自己的nvdla_tg_top, 能单独运行，会生成，trace_player用到的trace format文件和数据 
│   │   ├── env
│   │   ├── resources
│   │   └── scenarios
│   └── trace_player                  # 解析trace format文件，完成配置寄存器，load data to memory，同步，等待中断，以及result memory crc check等。
├── tests
│   ├── nvdla_test
│   ├── python_tests
│   ├── trace_tests                   # direct test in trace format
│   │   ├── memory_surface_warehouse  
│   │   ├── nv_large                  
│   │   ├── nv_medium_1024_full       
│   │   ├── nv_medium_512             
│   │   ├── nv_small                  
│   │   ├── nv_small_256              
│   │   └── nv_small_256_full           
│   └── uvm_tests                     #CRT uvm tests
├── tools                             # 仿真脚本
│   └── surface_generator             # trace generator tb用到的Memory Surface File生成用脚本。
├── uvm_template                      # ???
├── verilator                         # 
└── vip
    ├── cc_agent                      # convolution core slave agent, 作为monitor使用
    ├── csb_agent                     # 寄存器配置接口对应的master agent，包含driver monitor sequencer等
    ├── dbb_agent                     # dbb接口对应的agent
    ├── dma_agent                     # 对应dut内部各种dma的slave agent，作为monitor使用
    ├── dp_agent                      # cacc to sdp pipeline, sdp to pdp pipeline，数据传递接口的monitor用slave agent
    ├── mem_man                       # memory manager
    ├── mem_model                     # memory model，作为外设memory使用，即可例化为primary mem也可例化为secondary mem
    ├── reference_model               # cmod作为参考模型的话，必须使用uvmc库，进行一些封装。
    │   ├── nvdla_cmod_wrap
    │   ├── nvdla_scsv
    │   ├── nvdla_top_scsv_adapter
    │   ├── rm_nvdla_internal_monitor
    │   └── rm_nvdla_top
    └── surface_generator             # surface generator uvm组件，调用surface_generator.py脚本，根据输入的随机命令行参数，生成Memory Surface File(feature or weight)
</code></pre> 
<p> </p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/72110a31503ef7e73e70a648dd55551a/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">module &#39;resty.uuid&#39; not found:No LuaRocks module found for resty.uuid</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/e170873ef80c9c7dfcff9221f10a6cd7/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">UnhandledPromiseRejectionWarning: TypeError: Cannot read property &#39;stack&#39; of undefined     at C:\Use</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>