

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'
================================================================
* Date:           Sun Nov  3 13:41:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outch = alloca i32 1" [./../hw_library/pool.h:168]   --->   Operation 6 'alloca' 'outch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [./../hw_library/pool.h:167]   --->   Operation 7 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 15 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul_ln138_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln138"   --->   Operation 16 'read' 'mul_ln138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten13"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln167 = store i31 0, i31 %outpix" [./../hw_library/pool.h:167]   --->   Operation 18 'store' 'store_ln167' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln168 = store i32 0, i32 %outch" [./../hw_library/pool.h:168]   --->   Operation 19 'store' 'store_ln168' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc255"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i63 %indvar_flatten13" [./../hw_library/pool.h:167]   --->   Operation 21 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.49ns)   --->   "%icmp_ln167 = icmp_eq  i63 %indvar_flatten13_load, i63 %mul_ln138_read" [./../hw_library/pool.h:167]   --->   Operation 22 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.49ns)   --->   "%add_ln167_1 = add i63 %indvar_flatten13_load, i63 1" [./../hw_library/pool.h:167]   --->   Operation 23 'add' 'add_ln167_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc258.loopexit, void %for.inc261.exitStub" [./../hw_library/pool.h:167]   --->   Operation 24 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%outch_load = load i32 %outch" [./../hw_library/pool.h:168]   --->   Operation 25 'load' 'outch_load' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%outpix_load = load i31 %outpix" [./../hw_library/pool.h:167]   --->   Operation 26 'load' 'outpix_load' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.52ns)   --->   "%add_ln167 = add i31 %outpix_load, i31 1" [./../hw_library/pool.h:167]   --->   Operation 27 'add' 'add_ln167' <Predicate = (!icmp_ln167)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln168 = icmp_eq  i32 %outch_load, i32 %IFMCH_curr_load_read" [./../hw_library/pool.h:168]   --->   Operation 28 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln167)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.69ns)   --->   "%select_ln167 = select i1 %icmp_ln168, i32 0, i32 %outch_load" [./../hw_library/pool.h:167]   --->   Operation 29 'select' 'select_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%select_ln167_1 = select i1 %icmp_ln168, i31 %add_ln167, i31 %outpix_load" [./../hw_library/pool.h:167]   --->   Operation 30 'select' 'select_ln167_1' <Predicate = (!icmp_ln167)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i31 %select_ln167_1" [./../hw_library/pool.h:167]   --->   Operation 31 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i32 %select_ln167" [./../hw_library/pool.h:168]   --->   Operation 32 'zext' 'zext_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln168" [./../hw_library/pool.h:170]   --->   Operation 33 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln168" [./../hw_library/pool.h:170]   --->   Operation 34 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln168" [./../hw_library/pool.h:170]   --->   Operation 35 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln168" [./../hw_library/pool.h:170]   --->   Operation 36 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [./../hw_library/pool.h:170]   --->   Operation 37 'load' 'buf_load' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [./../hw_library/pool.h:170]   --->   Operation 38 'load' 'buf_1_load' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [./../hw_library/pool.h:170]   --->   Operation 39 'load' 'buf_2_load' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [./../hw_library/pool.h:170]   --->   Operation 40 'load' 'buf_3_load' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 41 [1/1] (1.86ns)   --->   "%switch_ln175 = switch i2 %trunc_ln167, void %arrayidx2036.case.3, i2 0, void %arrayidx2036.case.0, i2 1, void %arrayidx2036.case.1, i2 2, void %arrayidx2036.case.2" [./../hw_library/pool.h:175]   --->   Operation 41 'switch' 'switch_ln175' <Predicate = (!icmp_ln167)> <Delay = 1.86>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln168" [./../hw_library/pool.h:176]   --->   Operation 42 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln176 = store i32 4293967297, i6 %acc_addr" [./../hw_library/pool.h:176]   --->   Operation 43 'store' 'store_ln176' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln168 = add i32 %select_ln167, i32 1" [./../hw_library/pool.h:168]   --->   Operation 44 'add' 'add_ln168' <Predicate = (!icmp_ln167)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln167 = store i63 %add_ln167_1, i63 %indvar_flatten13" [./../hw_library/pool.h:167]   --->   Operation 45 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln167 = store i31 %select_ln167_1, i31 %outpix" [./../hw_library/pool.h:167]   --->   Operation 46 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln168 = store i32 %add_ln168, i32 %outch" [./../hw_library/pool.h:168]   --->   Operation 47 'store' 'store_ln168' <Predicate = (!icmp_ln167)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc255" [./../hw_library/pool.h:168]   --->   Operation 48 'br' 'br_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [./../hw_library/pool.h:170]   --->   Operation 49 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [./../hw_library/pool.h:170]   --->   Operation 50 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 51 [1/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [./../hw_library/pool.h:170]   --->   Operation 51 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [./../hw_library/pool.h:170]   --->   Operation 52 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 53 [1/1] (1.82ns)   --->   "%p_0 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %trunc_ln167" [./../hw_library/pool.h:170]   --->   Operation 53 'sparsemux' 'p_0' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln175 = store i32 4293967297, i6 %buf_2_addr" [./../hw_library/pool.h:175]   --->   Operation 54 'store' 'store_ln175' <Predicate = (trunc_ln167 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx2036.exit" [./../hw_library/pool.h:175]   --->   Operation 55 'br' 'br_ln175' <Predicate = (trunc_ln167 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln175 = store i32 4293967297, i6 %buf_1_addr" [./../hw_library/pool.h:175]   --->   Operation 56 'store' 'store_ln175' <Predicate = (trunc_ln167 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx2036.exit" [./../hw_library/pool.h:175]   --->   Operation 57 'br' 'br_ln175' <Predicate = (trunc_ln167 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln175 = store i32 4293967297, i6 %buf_addr" [./../hw_library/pool.h:175]   --->   Operation 58 'store' 'store_ln175' <Predicate = (trunc_ln167 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx2036.exit" [./../hw_library/pool.h:175]   --->   Operation 59 'br' 'br_ln175' <Predicate = (trunc_ln167 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln175 = store i32 4293967297, i6 %buf_3_addr" [./../hw_library/pool.h:175]   --->   Operation 60 'store' 'store_ln175' <Predicate = (trunc_ln167 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx2036.exit" [./../hw_library/pool.h:175]   --->   Operation 61 'br' 'br_ln175' <Predicate = (trunc_ln167 == 3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_167_11_VITIS_LOOP_168_12_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/pool.h:169]   --->   Operation 63 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.58ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %p_0" [./../hw_library/pool.h:172]   --->   Operation 64 'write' 'write_ln172' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten13') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [20]  (1.588 ns)

 <State 2>: 7.390ns
The critical path consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('store_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

 <State 3>: 4.149ns
The critical path consists of the following:
	'load' operation 32 bit ('buf_load', ./../hw_library/pool.h:170) on array 'buf_r' [44]  (2.322 ns)
	'sparsemux' operation 32 bit ('p_0', ./../hw_library/pool.h:170) [48]  (1.827 ns)

 <State 4>: 3.581ns
The critical path consists of the following:
	fifo write operation ('write_ln172', ./../hw_library/pool.h:172) on port 'connect_6' (./../hw_library/pool.h:172) [49]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
