{"vcs1":{"timestamp_begin":1730991892.352343760, "rt":2.89, "ut":0.88, "st":0.29}}
{"vcselab":{"timestamp_begin":1730991895.327056693, "rt":1.36, "ut":0.32, "st":0.15}}
{"link":{"timestamp_begin":1730991896.772568385, "rt":0.31, "ut":0.10, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730991891.568210907}
{"VCS_COMP_START_TIME": 1730991891.568210907}
{"VCS_COMP_END_TIME": 1730991898.694011331}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332308}}
{"stitch_vcselab": {"peak_mem": 231492}}
