u_xt_rom.v,verilog,xil_defaultlib,../../../../project_reconstruct.gen/sources_1/ip/u_xt_rom/sim/u_xt_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
