#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 28 22:14:54 2023
# Process ID: 8439
# Current directory: /data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1
# Command line: vivado -log zynq_interrupt_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_interrupt_system_wrapper.tcl -notrace
# Log file: /data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper.vdi
# Journal file: /data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top zynq_interrupt_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.dcp' for cell 'zynq_interrupt_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0.dcp' for cell 'zynq_interrupt_system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.dcp' for cell 'zynq_interrupt_system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.dcp' for cell 'zynq_interrupt_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.dcp' for cell 'zynq_interrupt_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.430 ; gain = 0.000 ; free physical = 29330 ; free virtual = 140264
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2064.430 ; gain = 544.664 ; free physical = 29327 ; free virtual = 140261
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.430 ; gain = 0.000 ; free physical = 29086 ; free virtual = 140021

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 274def390

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2460.758 ; gain = 396.328 ; free physical = 27679 ; free virtual = 138628

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fffd513e

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 27003 ; free virtual = 137942
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fffd513e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 26977 ; free virtual = 137916
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 252293b95

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 26790 ; free virtual = 137730
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 187 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 252293b95

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 26756 ; free virtual = 137696
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 252293b95

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 26746 ; free virtual = 137686
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 252293b95

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 26730 ; free virtual = 137669
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              62  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             187  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.695 ; gain = 0.000 ; free physical = 26706 ; free virtual = 137645
Ending Logic Optimization Task | Checksum: 1e9c0e1aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2577.695 ; gain = 0.004 ; free physical = 26692 ; free virtual = 137632

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e9c0e1aa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2577.695 ; gain = 0.000 ; free physical = 26661 ; free virtual = 137600

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e9c0e1aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.695 ; gain = 0.000 ; free physical = 26657 ; free virtual = 137596

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.695 ; gain = 0.000 ; free physical = 26656 ; free virtual = 137596
Ending Netlist Obfuscation Task | Checksum: 1e9c0e1aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.695 ; gain = 0.000 ; free physical = 26652 ; free virtual = 137592
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2577.695 ; gain = 513.266 ; free physical = 26648 ; free virtual = 137587
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.695 ; gain = 0.000 ; free physical = 26647 ; free virtual = 137587
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2609.707 ; gain = 0.000 ; free physical = 26625 ; free virtual = 137566
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
Command: report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25988 ; free virtual = 136932
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1774adedf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25983 ; free virtual = 136927
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25970 ; free virtual = 136915

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f440950e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25866 ; free virtual = 136810

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fad2a3f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25785 ; free virtual = 136730

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fad2a3f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25776 ; free virtual = 136721
Phase 1 Placer Initialization | Checksum: 1fad2a3f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25782 ; free virtual = 136727

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 207b1080c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25767 ; free virtual = 136712

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25796 ; free virtual = 136741

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1db34a377

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25803 ; free virtual = 136749
Phase 2.2 Global Placement Core | Checksum: 1bc680097

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25787 ; free virtual = 136733
Phase 2 Global Placement | Checksum: 1bc680097

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25785 ; free virtual = 136731

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1643775f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25776 ; free virtual = 136722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf62fe0a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25780 ; free virtual = 136726

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17ca9571b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25787 ; free virtual = 136732

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 148d9e4b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25797 ; free virtual = 136742

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fda78b1b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25762 ; free virtual = 136708

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21671780f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25788 ; free virtual = 136734

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16240eabd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25770 ; free virtual = 136716
Phase 3 Detail Placement | Checksum: 16240eabd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25762 ; free virtual = 136708

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d63854fe

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d63854fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25788 ; free virtual = 136734
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.549. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e7592751

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25778 ; free virtual = 136724
Phase 4.1 Post Commit Optimization | Checksum: 1e7592751

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25762 ; free virtual = 136708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e7592751

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25788 ; free virtual = 136734

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e7592751

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25788 ; free virtual = 136734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25789 ; free virtual = 136735
Phase 4.4 Final Placement Cleanup | Checksum: 1a9f9aab6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25781 ; free virtual = 136727
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a9f9aab6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25769 ; free virtual = 136715
Ending Placer Task | Checksum: be4e6ccd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25762 ; free virtual = 136708
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25784 ; free virtual = 136731
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25803 ; free virtual = 136749
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25764 ; free virtual = 136716
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_interrupt_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25776 ; free virtual = 136724
INFO: [runtcl-4] Executing : report_utilization -file zynq_interrupt_system_wrapper_utilization_placed.rpt -pb zynq_interrupt_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_interrupt_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2711.629 ; gain = 0.000 ; free physical = 25760 ; free virtual = 136708
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7bbe3c49 ConstDB: 0 ShapeSum: 42903084 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1331df986

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2741.945 ; gain = 0.000 ; free physical = 25439 ; free virtual = 136414
Post Restoration Checksum: NetGraph: 39c223b6 NumContArr: f95bd5d0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1331df986

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2752.930 ; gain = 10.984 ; free physical = 25412 ; free virtual = 136387

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1331df986

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2785.930 ; gain = 43.984 ; free physical = 25370 ; free virtual = 136345

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1331df986

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2785.930 ; gain = 43.984 ; free physical = 25372 ; free virtual = 136348
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cc1a6b24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25354 ; free virtual = 136329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.654  | TNS=0.000  | WHS=-0.149 | THS=-25.348|

Phase 2 Router Initialization | Checksum: 13cea205a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25345 ; free virtual = 136320

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1966
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1966
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ea69e4d8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25338 ; free virtual = 136313

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.862  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1515e297e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25324 ; free virtual = 136300

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.862  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 219f17c72

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25324 ; free virtual = 136300
Phase 4 Rip-up And Reroute | Checksum: 219f17c72

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25324 ; free virtual = 136300

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 122bd3dec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25323 ; free virtual = 136299
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.876  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 122bd3dec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25322 ; free virtual = 136298

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 122bd3dec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25322 ; free virtual = 136298
Phase 5 Delay and Skew Optimization | Checksum: 122bd3dec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25322 ; free virtual = 136298

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1233a6328

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25323 ; free virtual = 136299
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.876  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1db6f9b08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25323 ; free virtual = 136299
Phase 6 Post Hold Fix | Checksum: 1db6f9b08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25323 ; free virtual = 136299

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.262711 %
  Global Horizontal Routing Utilization  = 0.383114 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16cdc2120

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25323 ; free virtual = 136299

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16cdc2120

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25321 ; free virtual = 136297

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee5f7f9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25318 ; free virtual = 136294

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.876  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ee5f7f9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25319 ; free virtual = 136295
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.984 ; gain = 72.039 ; free physical = 25355 ; free virtual = 136331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2813.984 ; gain = 102.355 ; free physical = 25355 ; free virtual = 136331
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.984 ; gain = 0.000 ; free physical = 25354 ; free virtual = 136331
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2813.984 ; gain = 0.000 ; free physical = 25338 ; free virtual = 136319
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_interrupt_system_wrapper_drc_routed.rpt -pb zynq_interrupt_system_wrapper_drc_routed.pb -rpx zynq_interrupt_system_wrapper_drc_routed.rpx
Command: report_drc -file zynq_interrupt_system_wrapper_drc_routed.rpt -pb zynq_interrupt_system_wrapper_drc_routed.pb -rpx zynq_interrupt_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_interrupt_system_wrapper_methodology_drc_routed.rpt -pb zynq_interrupt_system_wrapper_methodology_drc_routed.pb -rpx zynq_interrupt_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_interrupt_system_wrapper_methodology_drc_routed.rpt -pb zynq_interrupt_system_wrapper_methodology_drc_routed.pb -rpx zynq_interrupt_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /data/jcampos/zynq-book/zynq_interrupts_2d/zynq_interrupts_2d.runs/impl_1/zynq_interrupt_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_interrupt_system_wrapper_power_routed.rpt -pb zynq_interrupt_system_wrapper_power_summary_routed.pb -rpx zynq_interrupt_system_wrapper_power_routed.rpx
Command: report_power -file zynq_interrupt_system_wrapper_power_routed.rpt -pb zynq_interrupt_system_wrapper_power_summary_routed.pb -rpx zynq_interrupt_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_interrupt_system_wrapper_route_status.rpt -pb zynq_interrupt_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_interrupt_system_wrapper_timing_summary_routed.rpt -pb zynq_interrupt_system_wrapper_timing_summary_routed.pb -rpx zynq_interrupt_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_interrupt_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_interrupt_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_interrupt_system_wrapper_bus_skew_routed.rpt -pb zynq_interrupt_system_wrapper_bus_skew_routed.pb -rpx zynq_interrupt_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force zynq_interrupt_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_interrupt_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 3183.418 ; gain = 234.027 ; free physical = 25091 ; free virtual = 136086
INFO: [Common 17-206] Exiting Vivado at Sun May 28 22:16:23 2023...
