
<!DOCTYPE html>
<html lang="zh-CN" class="loading">
<head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, minimum-scale=1.0, maximum-scale=1.0, user-scalable=no">
    <title>FPGA 相关总结框架 - 小杰的博客</title>
    <meta name="apple-mobile-web-app-capable" content="yes" />
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <meta name="google" content="notranslate" />
    <meta name="keywords" content="FPGA, matlab, linux,"> 
    <meta name="description" content="欢迎来到小杰的博客,Zynq 7000 SoC (字数: 300)核心架构
ARM Cortex-A9 双核处理系统：负责执行操作系统和应用程序，提供处理能力。
**可编程逻辑 (PL)**：用于实现自定义硬件逻辑，如,"> 
    <meta name="author" content="小杰"> 
    <link rel="alternative" href="atom.xml" title="小杰的博客" type="application/atom+xml"> 
    <link rel="icon" href="/img/htop.png"> 
    
<link rel="stylesheet" href="//at.alicdn.com/t/font_1429596_nzgqgvnmkjb.css">

    
<link rel="stylesheet" href="//cdn.bootcss.com/animate.css/3.7.2/animate.min.css">

    
<link rel="stylesheet" href="//cdnjs.cloudflare.com/ajax/libs/social-share.js/1.0.16/css/share.min.css">

    
<link rel="stylesheet" href="//cdn.bootcss.com/codemirror/5.48.4/codemirror.min.css">

    
<link rel="stylesheet" href="//cdn.bootcss.com/codemirror/5.48.4/theme/dracula.css">

    
<link rel="stylesheet" href="/css/obsidian.css">

    
<link rel="stylesheet" href="/css/ball-atom.min.css">

    
    
<link rel="stylesheet" href="//cdn.jsdelivr.net/npm/font-awesome/css/font-awesome.min.css">

    
    <script>var musiclist = ""</script>
    
<script src="/js/loadaplayer.js"></script>

    <!-- 引用依赖 -->
    
<link rel="stylesheet" href="/aplayer/dist/APlayer.min.css">

    
<script src="/aplayer/dist/APlayer.min.js"></script>
<script src="/js/Meting.min.js"></script>

    
<meta name="generator" content="Hexo 7.3.0"></head>


<body class="loading">
    <div class="loader">
        <div class="la-ball-atom la-2x">
            <div></div>
            <div></div>
            <div></div>
            <div></div>
        </div>
    </div>
    <span id="config-title" style="display:none">小杰的博客</span>
    <div id="loader"></div>
    <div id="single">
    <div class="scrollbar gradient-bg-rev"></div>
<div id="top" style="display: block;">
    <div class="bar" style="width: 0;"></div>
    <div class="navigation animated fadeIn fast delay-1s">
        <img id="home-icon" class="icon-home" src="/img/htop.png" alt="" data-url="http://example.com">
        <div id="play-icon" title="Play/Pause" class="iconfont icon-play"></div>
        <h3 class="subtitle">FPGA 相关总结框架</h3>
        <div class="social">
            <!--        <div class="like-icon">-->
            <!--            <a href="javascript:;" class="likeThis active"><span class="icon-like"></span><span class="count">76</span></a>-->
            <!--        </div>-->
            <div>
                <div class="share">
                    
                        <a href="javascript:;" class="iconfont icon-share1"></a>
                        <div class="share-component-cc" data-disabled="facebook,douban,linkedin,diandian,tencent,google"></div>
                    
                </div>
            </div>
        </div>
    </div>
</div>

    <div class="section">
        <div class=article-header-wrapper>
    <div class="article-header">
        <div class="article-cover animated fadeIn" style="
            animation-delay: 600ms;
            animation-duration: 1.2s;
            background-image: 
                radial-gradient(ellipse closest-side, rgba(0, 0, 0, 0.65), #100e17),
                url('/img/8PAS4Gh5.jpg') ">
        </div>
        <div class="else">
            <p class="animated fadeInDown">
                
                <a href="javascript:;"><b>「 </b>文章<b> 」</b></a>
                
                八月 25, 2024
            </p>
            <h3 class="post-title animated fadeInDown"><a href="/2024/08/25/FPGA-%E7%9B%B8%E5%85%B3%E6%80%BB%E7%BB%93%E6%A1%86%E6%9E%B6/" title="FPGA 相关总结框架" class="">FPGA 相关总结框架</a>
            </h3>
            
            <p class="post-count animated fadeInDown">
                
                <span>
                    <b class="iconfont icon-text2"></b> <i>文章字数</i>
                    24k
                </span>
                
                
                <span>
                    <b class="iconfont icon-timer__s"></b> <i>阅读约需</i>
                    22 mins.
                </span>
                
                
                <span id="/2024/08/25/FPGA-相关总结框架/" class="leancloud_visitors" data-flag-title="FPGA 相关总结框架">
                    <b class="iconfont icon-read"></b> <i>阅读次数</i>
                    <span class="leancloud-visitors-count">1000000</span>
                </span>
                
                
            </p>
            
            
        </div>
    </div>
</div>

<div class="screen-gradient-after">
    <div class="screen-gradient-content">
        <div class="screen-gradient-content-inside">
            <div class="bold-underline-links screen-gradient-sponsor">
                <p>
                    <span class="animated fadeIn delay-1s"></span>
                </p>
            </div>
        </div>
    </div>
</div>

<div class="article">
    <div class='main'>
        <div class="content markdown animated fadeIn">
            <h2 id="Zynq-7000-SoC-字数-300"><a href="#Zynq-7000-SoC-字数-300" class="headerlink" title="Zynq 7000 SoC (字数: 300)"></a>Zynq 7000 SoC (字数: 300)</h2><h3 id="核心架构"><a href="#核心架构" class="headerlink" title="核心架构"></a>核心架构</h3><ul>
<li><strong>ARM Cortex-A9 双核处理系统</strong>：负责执行操作系统和应用程序，提供处理能力。</li>
<li>**可编程逻辑 (PL)**：用于实现自定义硬件逻辑，如信号处理和硬件加速。</li>
</ul>
<h3 id="功能模块"><a href="#功能模块" class="headerlink" title="功能模块"></a>功能模块</h3><ul>
<li><strong>PS（Processing System）</strong>：管理片上外设，通过操作系统进行软件处理。</li>
<li><strong>PL（Programmable Logic）</strong>：实现硬件加速和自定义逻辑。</li>
</ul>
<h3 id="应用领域"><a href="#应用领域" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>工业自动化</strong>：用于控制系统和自动化设备。</li>
<li><strong>通信系统</strong>：用于处理数据流和信号处理任务。</li>
<li><strong>嵌入式系统</strong>：广泛应用于需要高灵活性和高性能的系统中。</li>
</ul>
<h2 id="PL-Programmable-Logic-字数-300"><a href="#PL-Programmable-Logic-字数-300" class="headerlink" title="PL (Programmable Logic) (字数: 300)"></a>PL (Programmable Logic) (字数: 300)</h2><h3 id="主要组成部分"><a href="#主要组成部分" class="headerlink" title="主要组成部分"></a>主要组成部分</h3><ul>
<li>**查找表 (LUT)**：用于实现逻辑函数的核心组件。</li>
<li><strong>触发器</strong>：用于存储和传递数据的基本单元。</li>
<li><strong>存储器块</strong>：用于数据存储和缓存。</li>
<li><strong>可编程互连</strong>：连接各逻辑单元，形成复杂的电路结构。</li>
</ul>
<h3 id="可编程性"><a href="#可编程性" class="headerlink" title="可编程性"></a>可编程性</h3><ul>
<li><strong>灵活性</strong>：适应各种应用需求，能够快速调整设计。</li>
<li><strong>HDL 定义和优化</strong>：通过硬件描述语言设计和优化逻辑电路。</li>
</ul>
<h3 id="主要任务"><a href="#主要任务" class="headerlink" title="主要任务"></a>主要任务</h3><ul>
<li><strong>并行计算</strong>：处理多任务的能力。</li>
<li><strong>实时数据处理</strong>：用于处理实时信号和数据流。</li>
<li><strong>信号处理</strong>：用于数字信号处理应用，如滤波和解码。</li>
</ul>
<h2 id="PS-Processing-System-字数-305"><a href="#PS-Processing-System-字数-305" class="headerlink" title="PS (Processing System) (字数: 305)"></a>PS (Processing System) (字数: 305)</h2><h3 id="主要功能"><a href="#主要功能" class="headerlink" title="主要功能"></a>主要功能</h3><ul>
<li><strong>ARM Cortex-A9 双核处理器</strong>：负责执行操作系统和复杂的软件任务。</li>
<li><strong>片上存储器</strong>：用于存储数据和程序。</li>
<li><strong>外设和接口</strong>：包括 UART、SPI、I2C、以太网、USB 等，用于连接外部设备。</li>
</ul>
<h3 id="数据传输"><a href="#数据传输" class="headerlink" title="数据传输"></a>数据传输</h3><ul>
<li><strong>AXI 总线</strong>：PS 通过 AXI 总线与可编程逻辑 (PL) 交互，实现数据的高效传输。</li>
</ul>
<h3 id="支持系统"><a href="#支持系统" class="headerlink" title="支持系统"></a>支持系统</h3><ul>
<li><strong>Linux</strong>：常用于嵌入式系统，支持多任务处理。</li>
<li><strong>FreeRTOS</strong>：轻量级实时操作系统，适合实时性要求高的应用。</li>
</ul>
<h2 id="AXI-Advanced-eXtensible-Interface-字数-302"><a href="#AXI-Advanced-eXtensible-Interface-字数-302" class="headerlink" title="AXI (Advanced eXtensible Interface) (字数: 302)"></a>AXI (Advanced eXtensible Interface) (字数: 302)</h2><h3 id="高性能总线"><a href="#高性能总线" class="headerlink" title="高性能总线"></a>高性能总线</h3><ul>
<li><strong>多主控和多从设备支持</strong>：支持多个设备同时连接，提供高带宽。</li>
<li><strong>突发传输</strong>：允许一次传输多个数据项，减少总线占用时间。</li>
</ul>
<h3 id="子类型"><a href="#子类型" class="headerlink" title="子类型"></a>子类型</h3><ul>
<li><strong>AXI Lite</strong>：简化版，用于低吞吐量的控制寄存器访问。</li>
<li><strong>AXI Stream</strong>：用于高效的数据流传输，适合连续的音视频数据传输。</li>
</ul>
<h2 id="SoPC-System-on-Programmable-Chip-字数-300"><a href="#SoPC-System-on-Programmable-Chip-字数-300" class="headerlink" title="SoPC (System on Programmable Chip) (字数: 300)"></a>SoPC (System on Programmable Chip) (字数: 300)</h2><h3 id="设计组成"><a href="#设计组成" class="headerlink" title="设计组成"></a>设计组成</h3><ul>
<li>**处理器 (软核或硬核)**：执行软件和操作系统。</li>
<li><strong>存储器</strong>：用于存储程序和数据。</li>
<li><strong>I&#x2F;O 接口</strong>：连接外部设备，实现数据交互。</li>
<li><strong>自定义逻辑</strong>：通过可编程逻辑实现特定的硬件功能。</li>
</ul>
<h3 id="应用场景"><a href="#应用场景" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>工业自动化</strong>：实时控制和数据处理。</li>
<li><strong>通信系统</strong>：高速数据处理和传输。</li>
<li><strong>高性能计算</strong>：用于需要硬件加速的复杂计算任务。</li>
</ul>
<h3 id="设计优势"><a href="#设计优势" class="headerlink" title="设计优势"></a>设计优势</h3><ul>
<li><strong>灵活性</strong>：用户可以根据需求调整硬件配置。</li>
<li><strong>快速原型设计</strong>：缩短开发周期，减少成本。</li>
</ul>
<h2 id="APSoC-All-Programmable-System-on-Chip-字数-300"><a href="#APSoC-All-Programmable-System-on-Chip-字数-300" class="headerlink" title="APSoC (All Programmable System on Chip) (字数: 300)"></a>APSoC (All Programmable System on Chip) (字数: 300)</h2><h3 id="核心架构-1"><a href="#核心架构-1" class="headerlink" title="核心架构"></a>核心架构</h3><ul>
<li>**可编程逻辑 (PL)**：实现自定义硬件加速任务。</li>
<li>**处理系统 (PS)**：执行软件和操作系统，管理系统资源。</li>
</ul>
<h3 id="功能模块-1"><a href="#功能模块-1" class="headerlink" title="功能模块"></a>功能模块</h3><ul>
<li><strong>软硬件协同设计</strong>：通过软件定义硬件，实现动态调整和优化。</li>
<li><strong>硬件加速</strong>：通过 PL 提供高性能计算能力，满足复杂计算需求。</li>
</ul>
<h3 id="应用领域-1"><a href="#应用领域-1" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>嵌入式系统</strong>：用于需要灵活性和高性能的应用。</li>
<li><strong>通信系统</strong>：用于高速数据传输和信号处理。</li>
<li><strong>工业控制</strong>：用于实时控制和数据处理任务。</li>
</ul>
<h2 id="APU-Application-Processing-Unit-字数-302"><a href="#APU-Application-Processing-Unit-字数-302" class="headerlink" title="APU (Application Processing Unit) (字数: 302)"></a>APU (Application Processing Unit) (字数: 302)</h2><h3 id="主要组成部分-1"><a href="#主要组成部分-1" class="headerlink" title="主要组成部分"></a>主要组成部分</h3><ul>
<li><strong>ARM Cortex-A 系列处理器</strong>：执行应用程序和操作系统。</li>
<li>**浮点运算单元 (FPU)**：加速复杂数学运算。</li>
<li>**矢量处理单元 (NEON)**：用于多媒体处理和信号处理。</li>
</ul>
<h3 id="功能特性"><a href="#功能特性" class="headerlink" title="功能特性"></a>功能特性</h3><ul>
<li><strong>多核架构</strong>：支持多线程和并行处理，提升系统性能。</li>
<li>**对称多处理 (SMP)**：均衡负载，优化处理能力。</li>
</ul>
<h3 id="数据传输-1"><a href="#数据传输-1" class="headerlink" title="数据传输"></a>数据传输</h3><ul>
<li><strong>AXI 总线</strong>：通过 AXI 与片上外设和 PL 进行高速数据交互。</li>
</ul>
<h3 id="应用领域-2"><a href="#应用领域-2" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>实时数据处理</strong>：如图像和视频处理。</li>
<li><strong>高性能计算</strong>：需要大量计算资源的应用场景。</li>
</ul>
<h2 id="PLD-Programmable-Logic-Device-字数-300"><a href="#PLD-Programmable-Logic-Device-字数-300" class="headerlink" title="PLD (Programmable Logic Device) (字数: 300)"></a>PLD (Programmable Logic Device) (字数: 300)</h2><h3 id="主要类型"><a href="#主要类型" class="headerlink" title="主要类型"></a>主要类型</h3><ul>
<li>**CPLD (Complex Programmable Logic Device)**：用于实现固定逻辑功能，适合延迟敏感的应用。</li>
<li>**FPGA (Field Programmable Gate Array)**：提供更多逻辑资源和可编程性，适用于复杂逻辑设计。</li>
</ul>
<h3 id="内部结构"><a href="#内部结构" class="headerlink" title="内部结构"></a>内部结构</h3><ul>
<li>**查找表 (LUT)**：实现基本逻辑功能。</li>
<li><strong>触发器</strong>：用于数据存储和传输。</li>
<li><strong>可编程互连</strong>：连接逻辑单元，构建复杂电路。</li>
</ul>
<h3 id="应用场景-1"><a href="#应用场景-1" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>嵌入式系统</strong>：快速原型设计和低批量生产。</li>
<li><strong>硬件加速</strong>：通过 PLD 实现特定任务的硬件加速。</li>
</ul>
<h2 id="CPLD-Complex-Programmable-Logic-Device-字数-300"><a href="#CPLD-Complex-Programmable-Logic-Device-字数-300" class="headerlink" title="CPLD (Complex Programmable Logic Device) (字数: 300)"></a>CPLD (Complex Programmable Logic Device) (字数: 300)</h2><h3 id="内部结构-1"><a href="#内部结构-1" class="headerlink" title="内部结构"></a>内部结构</h3><ul>
<li><strong>逻辑宏单元</strong>：固定数量的逻辑单元，适合实现简单控制逻辑。</li>
<li><strong>可编程互连</strong>：连接逻辑单元，构成电路。</li>
</ul>
<h3 id="功能特性-1"><a href="#功能特性-1" class="headerlink" title="功能特性"></a>功能特性</h3><ul>
<li><strong>非易失性存储</strong>：编程后逻辑结构保持不变，适合需要快速响应的应用。</li>
<li><strong>固定逻辑延迟</strong>：逻辑延迟恒定，适合延迟敏感的应用场景。</li>
</ul>
<h3 id="应用领域-3"><a href="#应用领域-3" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>消费电子</strong>：用于简单控制和状态机设计。</li>
<li><strong>通信设备</strong>：实现接口转换和数据路由。</li>
<li><strong>工业控制</strong>：用于低功耗、低延迟的控制系统。</li>
</ul>
<h2 id="AXI-GP-General-Purpose-AXI-字数-299"><a href="#AXI-GP-General-Purpose-AXI-字数-299" class="headerlink" title="AXI_GP (General Purpose AXI) (字数: 299)"></a>AXI_GP (General Purpose AXI) (字数: 299)</h2><h3 id="接口特性"><a href="#接口特性" class="headerlink" title="接口特性"></a>接口特性</h3><ul>
<li><strong>低带宽数据传输</strong>：适合控制寄存器读写和低速外设访问。</li>
<li><strong>灵活性</strong>：支持 PS 和 PL 之间的数据交换。</li>
</ul>
<h3 id="应用场景-2"><a href="#应用场景-2" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>控制信号传输</strong>：用于发送配置信息或读取状态寄存器。</li>
<li><strong>低速外设接口</strong>：连接低速设备，如传感器和简单控制器。</li>
</ul>
<h3 id="设计优势-1"><a href="#设计优势-1" class="headerlink" title="设计优势"></a>设计优势</h3><ul>
<li><strong>高效数据传输</strong>：在控制信号和低速数据传输中表现出色。</li>
<li><strong>软硬件协同工作</strong>：在 SoC 中实现灵活的硬件配置和数据处理。</li>
</ul>
<h2 id="AMBA-Advanced-Microcontroller-Bus-Architecture-字数-303"><a href="#AMBA-Advanced-Microcontroller-Bus-Architecture-字数-303" class="headerlink" title="AMBA (Advanced Microcontroller Bus Architecture) (字数: 303)"></a>AMBA (Advanced Microcontroller Bus Architecture) (字数: 303)</h2><h3 id="总线架构"><a href="#总线架构" class="headerlink" title="总线架构"></a>总线架构</h3><ul>
<li><strong>APB（Advanced Peripheral Bus）</strong>：用于连接低带宽外设。</li>
<li><strong>AHB（Advanced High-performance Bus）</strong>：用于高带宽数据传输。</li>
<li><strong>AXI（Advanced eXtensible Interface）</strong>：用于高性能片上通信。</li>
</ul>
<h3 id="设计特性"><a href="#设计特性" class="headerlink" title="设计特性"></a>设计特性</h3><ul>
<li><strong>模块化接口</strong>：允许不同 IP 核无缝集成到 SoC 中。</li>
<li><strong>多主控支持</strong>：支持多主控和多从设备连接。</li>
</ul>
<h3 id="应用场景-3"><a href="#应用场景-3" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>嵌入式处理器</strong>：用于连接处理器和外设。</li>
<li><strong>数字信号处理器</strong>：用于高速数据传输和信号处理。</li>
<li><strong>ASIC 设计</strong>：简化片上系统的集成，提高设计效率。</li>
</ul>
<h2 id="AHB-Advanced-High-performance-Bus-字数-300"><a href="#AHB-Advanced-High-performance-Bus-字数-300" class="headerlink" title="AHB (Advanced High-performance Bus) (字数: 300)"></a>AHB (Advanced High-performance Bus) (字数: 300)</h2><h3 id="总线特性"><a href="#总线特性" class="headerlink" title="总线特性"></a>总线特性</h3><ul>
<li><strong>高带宽和低延迟</strong>：适合高性能片上通信。</li>
<li><strong>突发传输</strong>：支持一次性传输多个数据项，减少总线占用。</li>
</ul>
<h3 id="设计架构"><a href="#设计架构" class="headerlink" title="设计架构"></a>设计架构</h3><ul>
<li><strong>集中式仲裁机制</strong>：通过仲裁器控制总线使用权，确保数据传输有效性。</li>
<li><strong>多主控和多从设备支持</strong>：支持多个设备同时连接，优化资源使用。</li>
</ul>
<h3 id="应用场景-4"><a href="#应用场景-4" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>存储器访问</strong>：高速访问片上存储器，适合大数据量传输。</li>
<li><strong>高速外设接口</strong>：连接高速外设，如网络控制器和图形处理器。</li>
</ul>
<h2 id="ATB-Advanced-Trace-Bus-字数-300"><a href="#ATB-Advanced-Trace-Bus-字数-300" class="headerlink" title="ATB (Advanced Trace Bus) (字数: 300)"></a>ATB (Advanced Trace Bus) (字数: 300)</h2><h3 id="总线功能"><a href="#总线功能" class="headerlink" title="总线功能"></a>总线功能</h3><ul>
<li><strong>片上调试和跟踪</strong>：实时监控和记录处理器指令和数据流。</li>
<li><strong>调试工具支持</strong>：与外部调试工具（如 ARM CoreSight）集成。</li>
</ul>
<h3 id="设计特点"><a href="#设计特点" class="headerlink" title="设计特点"></a>设计特点</h3><ul>
<li><strong>低系统性能影响</strong>：通过高效传输机制，减少调试对系统性能的影响。</li>
<li><strong>及时性和准确性</strong>：确保调试数据的实时传输和准确记录。</li>
</ul>
<h3 id="应用领域-4"><a href="#应用领域-4" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>复杂多核系统</strong>：用于调试多核处理器和片上系统。</li>
<li><strong>实时应用优化</strong>：通过调试优化系统性能，提升实时性。</li>
</ul>
<h2 id="Block-Design-字数-300"><a href="#Block-Design-字数-300" class="headerlink" title="Block Design (字数: 300)"></a>Block Design (字数: 300)</h2><h3 id="设计方法"><a href="#设计方法" class="headerlink" title="设计方法"></a>设计方法</h3><ul>
<li><strong>图形化设计</strong>：通过图形界面拖放 IP 核，快速构建系统。</li>
<li><strong>模块化设计</strong>：支持处理器、存储器、外设和自定义逻辑模块的组合。</li>
</ul>
<h3 id="功能特性-2"><a href="#功能特性-2" class="headerlink" title="功能特性"></a>功能特性</h3><ul>
<li><strong>参数化配置</strong>：允许用户配置模块参数，优化设计性能。</li>
<li><strong>自动生成 HDL 代码</strong>：设计完成后自动生成硬件描述语言代码。</li>
</ul>
<h3 id="应用场景-5"><a href="#应用场景-5" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>快速原型设计</strong>：适合快速搭建和验证系统架构。</li>
<li><strong>FPGA 开发</strong>：极大提高设计效率，缩短开发周期。</li>
</ul>
<h2 id="C-C-字数-300"><a href="#C-C-字数-300" class="headerlink" title="C&#x2F;C++ (字数: 300)"></a>C&#x2F;C++ (字数: 300)</h2><h3 id="语言特点"><a href="#语言特点" class="headerlink" title="语言特点"></a>语言特点</h3><ul>
<li><strong>C 语言</strong>：简洁、高效，接近硬件，适用于底层硬件控制。</li>
<li><strong>C++ 语言</strong>：面向对象，增加了类和对象的概念，代码更易维护和扩展。</li>
</ul>
<h3 id="功能特性-3"><a href="#功能特性-3" class="headerlink" title="功能特性"></a>功能特性</h3><ul>
<li><strong>低级控制</strong>：强大的低级控制能力，直接与硬件交互。</li>
<li><strong>广泛硬件支持</strong>：许多嵌入式处理器和微控制器提供针对 C&#x2F;C++ 的编译器和开发工具。</li>
</ul>
<h3 id="应用领域-5"><a href="#应用领域-5" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>操作系统开发</strong>：用于开发嵌入式操作系统和驱动程序。</li>
<li><strong>底层硬件控制</strong>：实现硬件控制和系统优化。</li>
</ul>
<h2 id="HLS-High-Level-Synthesis-字数-300"><a href="#HLS-High-Level-Synthesis-字数-300" class="headerlink" title="HLS (High-Level Synthesis) (字数: 300)"></a>HLS (High-Level Synthesis) (字数: 300)</h2><h3 id="主要功能-1"><a href="#主要功能-1" class="headerlink" title="主要功能"></a>主要功能</h3><ul>
<li><strong>高级语言转换</strong>：将 C&#x2F;C++ 转换为硬件描述语言 (HDL)。</li>
<li><strong>代码优化</strong>：自动进行代码优化、流水线化和并行化。</li>
</ul>
<h3 id="设计优势-2"><a href="#设计优势-2" class="headerlink" title="设计优势"></a>设计优势</h3><ul>
<li><strong>加速设计流程</strong>：通过高级语言描述硬件行为，快速生成 HDL 代码。</li>
<li><strong>提高系统性能</strong>：充分利用硬件资源，优化计算效率。</li>
</ul>
<h3 id="应用领域-6"><a href="#应用领域-6" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>图像处理</strong>：快速实现硬件加速算法，如滤波和解码。</li>
<li><strong>信号处理</strong>：实现高效的数字信号处理应用。</li>
<li><strong>加密算法</strong>：硬件实现加密解密功能，提高安全性。</li>
</ul>
<h2 id="ILA-Integrated-Logic-Analyzer-字数-300"><a href="#ILA-Integrated-Logic-Analyzer-字数-300" class="headerlink" title="ILA (Integrated Logic Analyzer) (字数: 300)"></a>ILA (Integrated Logic Analyzer) (字数: 300)</h2><h3 id="主要功能-2"><a href="#主要功能-2" class="headerlink" title="主要功能"></a>主要功能</h3><ul>
<li><strong>实时信号捕获</strong>：在不影响系统性能的情况下，捕获和分析内部信号。</li>
<li><strong>调试工具集成</strong>：通过 JTAG 接口与外部调试工具连接，设置触发条件和信号捕获。</li>
</ul>
<h3 id="设计特点-1"><a href="#设计特点-1" class="headerlink" title="设计特点"></a>设计特点</h3><ul>
<li><strong>多通道信号捕获</strong>：支持多个信号通道的同步捕获。</li>
<li><strong>深度存储器</strong>：适合监控长时间的信号活动。</li>
</ul>
<h3 id="应用场景-6"><a href="#应用场景-6" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>高性能调试</strong>：用于调试复杂的 FPGA 系统，不引入额外延迟。</li>
<li><strong>实时性要求高的应用</strong>：确保系统在运行时的信号稳定和准确。</li>
</ul>
<h2 id="VIO-Virtual-Input-Output-字数-300"><a href="#VIO-Virtual-Input-Output-字数-300" class="headerlink" title="VIO (Virtual Input&#x2F;Output) (字数: 300)"></a>VIO (Virtual Input&#x2F;Output) (字数: 300)</h2><h3 id="主要功能-3"><a href="#主要功能-3" class="headerlink" title="主要功能"></a>主要功能</h3><ul>
<li><strong>动态信号输入和观察</strong>：允许用户在仿真或实时调试时动态输入和观察信号。</li>
<li><strong>双向信号传输</strong>：支持从外部输入信号到 FPGA 内部，或从 FPGA 输出信号到外部监控。</li>
</ul>
<h3 id="设计优势-3"><a href="#设计优势-3" class="headerlink" title="设计优势"></a>设计优势</h3><ul>
<li><strong>实时调试</strong>：通过不修改 FPGA 设计，实时调整和监控信号状态。</li>
<li><strong>提高调试效率</strong>：特别适用于复杂系统的调试和验证。</li>
</ul>
<h3 id="应用场景-7"><a href="#应用场景-7" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>系统验证</strong>：用于验证 FPGA 设计在不同条件下的行为。</li>
<li><strong>动态调整</strong>：调试时动态调整信号输入，优化系统性能。</li>
</ul>
<h2 id="时序约束-Timing-Constraints-字数-300"><a href="#时序约束-Timing-Constraints-字数-300" class="headerlink" title="时序约束 (Timing Constraints) (字数: 300)"></a>时序约束 (Timing Constraints) (字数: 300)</h2><h3 id="定义和应用"><a href="#定义和应用" class="headerlink" title="定义和应用"></a>定义和应用</h3><ul>
<li><strong>时钟周期</strong>：定义信号传输所需的时间。</li>
<li><strong>建立时间和保持时间</strong>：确保信号在时钟沿前后满足稳定性要求。</li>
</ul>
<h3 id="设计影响"><a href="#设计影响" class="headerlink" title="设计影响"></a>设计影响</h3><ul>
<li><strong>性能和可靠性</strong>：时序约束直接影响 FPGA 设计的性能和可靠性。</li>
<li><strong>自动调整</strong>：通过综合和布局布线工具，自动调整电路结构以满足时序要求。</li>
</ul>
<h3 id="应用场景-8"><a href="#应用场景-8" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>高性能设计</strong>：用于高频设计中，确保系统在高频下稳定运行。</li>
<li><strong>低功耗设计</strong>：严格的时序约束有助于优化功耗，延长电池寿命。</li>
</ul>
<h2 id="CPLD-Complex-Programmable-Logic-Device-字数-300-1"><a href="#CPLD-Complex-Programmable-Logic-Device-字数-300-1" class="headerlink" title="CPLD (Complex Programmable Logic Device) (字数: 300)"></a>CPLD (Complex Programmable Logic Device) (字数: 300)</h2><h3 id="内部结构-2"><a href="#内部结构-2" class="headerlink" title="内部结构"></a>内部结构</h3><ul>
<li><strong>逻辑宏单元</strong>：固定数量的逻辑单元，适合实现简单控制逻辑。</li>
<li><strong>可编程互连</strong>：连接逻辑单元，构成电路。</li>
</ul>
<h3 id="功能特性-4"><a href="#功能特性-4" class="headerlink" title="功能特性"></a>功能特性</h3><ul>
<li><strong>非易失性存储</strong>：编程后逻辑结构保持不变，适合需要快速响应的应用。</li>
<li><strong>固定逻辑延迟</strong>：逻辑延迟恒定，适合延迟敏感的应用场景。</li>
</ul>
<h3 id="应用领域-7"><a href="#应用领域-7" class="headerlink" title="应用领域"></a>应用领域</h3><ul>
<li><strong>消费电子</strong>：用于简单控制和状态机设计。</li>
<li><strong>通信设备</strong>：实现接口转换和数据路由。</li>
<li><strong>工业控制</strong>：用于低功耗、低延迟的控制系统。</li>
</ul>
<h2 id="FPGA-逻辑值的不同含义-字数-300"><a href="#FPGA-逻辑值的不同含义-字数-300" class="headerlink" title="FPGA 逻辑值的不同含义 (字数: 300)"></a>FPGA 逻辑值的不同含义 (字数: 300)</h2><h3 id="逻辑值类型"><a href="#逻辑值类型" class="headerlink" title="逻辑值类型"></a>逻辑值类型</h3><ul>
<li>**高电平 (1)**：表示“真”或高逻辑电平。</li>
<li>**低电平 (0)**：表示“假”或低逻辑电平。</li>
<li>**未知 (X)**：仿真中信号的值不确定，通常出现在复位或未初始化时。</li>
<li>**高阻 (Z)**：信号处于高阻抗状态，不驱动任何电路。</li>
</ul>
<h3 id="仿真中的应用"><a href="#仿真中的应用" class="headerlink" title="仿真中的应用"></a>仿真中的应用</h3><ul>
<li><strong>X 和 Z 的意义</strong>：帮助设计者识别设计中的潜在问题。</li>
</ul>
<h3 id="实际应用"><a href="#实际应用" class="headerlink" title="实际应用"></a>实际应用</h3><ul>
<li><strong>1 和 0</strong>：在 FPGA 实际运行中，1 和 0 是最常用的逻辑值。</li>
<li><strong>X 和 Z</strong>：主要用于仿真和调试过程中。</li>
</ul>
<h2 id="二进制、八进制、十进制、十六进制-字数-300"><a href="#二进制、八进制、十进制、十六进制-字数-300" class="headerlink" title="二进制、八进制、十进制、十六进制 (字数: 300)"></a>二进制、八进制、十进制、十六进制 (字数: 300)</h2><h3 id="数制介绍"><a href="#数制介绍" class="headerlink" title="数制介绍"></a>数制介绍</h3><ul>
<li><strong>二进制</strong>：使用 0 和 1 表示数字，是计算机和数字电路的基础。</li>
<li><strong>八进制</strong>：以 8 为基数，使用 0-7 的数字，缩短二进制表示长度。</li>
<li><strong>十进制</strong>：日常使用的数制，以 10 为基数，使用 0-9 的数字。</li>
<li><strong>十六进制</strong>：以 16 为基数，使用 0-9 和字母 A-F 表示数字，常用于表示内存地址和机器码。</li>
</ul>
<h3 id="应用场景-9"><a href="#应用场景-9" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>二进制和十六进制</strong>：FPGA 设计中常用的数制，便于直接与硬件位级信号对应。</li>
<li><strong>八进制</strong>：在某些情况下使用，但相对较少。</li>
</ul>
<h3 id="数制转换"><a href="#数制转换" class="headerlink" title="数制转换"></a>数制转换</h3><ul>
<li><strong>从二进制到其他数制的转换</strong>：在设计和调试中经常需要进行数制转换。</li>
</ul>
<h2 id="Verilog-运算符-字数-301"><a href="#Verilog-运算符-字数-301" class="headerlink" title="Verilog 运算符 (字数: 301)"></a>Verilog 运算符 (字数: 301)</h2><h3 id="算术运算符"><a href="#算术运算符" class="headerlink" title="算术运算符"></a>算术运算符</h3><ul>
<li><strong>加法 (+)</strong></li>
<li><strong>减法 (-)</strong></li>
<li><strong>乘法 (*)</strong></li>
<li><strong>除法 (&#x2F;)</strong></li>
</ul>
<h3 id="关系运算符"><a href="#关系运算符" class="headerlink" title="关系运算符"></a>关系运算符</h3><ul>
<li><strong>大于 (&gt;)</strong></li>
<li><strong>小于 (&lt;)</strong></li>
<li><strong>等于 (&#x3D;&#x3D;)</strong></li>
</ul>
<h3 id="逻辑运算符"><a href="#逻辑运算符" class="headerlink" title="逻辑运算符"></a>逻辑运算符</h3><ul>
<li><strong>与 (&amp;&amp;)</strong></li>
<li><strong>或 (||)</strong></li>
<li><strong>非 (!)</strong></li>
</ul>
<h3 id="按位运算符"><a href="#按位运算符" class="headerlink" title="按位运算符"></a>按位运算符</h3><ul>
<li><strong>与 (&amp;)</strong></li>
<li><strong>或 (|)</strong></li>
<li><strong>异或 (^)</strong></li>
<li><strong>非 (~)</strong></li>
</ul>
<h3 id="移位运算符"><a href="#移位运算符" class="headerlink" title="移位运算符"></a>移位运算符</h3><ul>
<li><strong>左移 (&lt;&lt;)</strong></li>
<li><strong>右移 (&gt;&gt;)</strong></li>
</ul>
<h3 id="应用场景-10"><a href="#应用场景-10" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>描述硬件行为</strong>：运算符直接影响电路功能和性能。</li>
<li><strong>优化电路设计</strong>：正确使用运算符，提高硬件描述效率和性能。</li>
</ul>
<h2 id="Verilog-关键字-字数-299"><a href="#Verilog-关键字-字数-299" class="headerlink" title="Verilog 关键字 (字数: 299)"></a>Verilog 关键字 (字数: 299)</h2><h3 id="模块定义"><a href="#模块定义" class="headerlink" title="模块定义"></a>模块定义</h3><ul>
<li><strong>module</strong>：定义一个模块的名称和端口。</li>
</ul>
<h3 id="信号声明"><a href="#信号声明" class="headerlink" title="信号声明"></a>信号声明</h3><ul>
<li><strong>input</strong>：定义输入端口。</li>
<li><strong>output</strong>：定义输出端口。</li>
<li><strong>wire</strong>：定义连线，用于连接模块间的信号。</li>
<li><strong>reg</strong>：定义寄存器，用于存储数据。</li>
</ul>
<h3 id="逻辑描述"><a href="#逻辑描述" class="headerlink" title="逻辑描述"></a>逻辑描述</h3><ul>
<li><strong>always</strong>：定义时序逻辑。</li>
<li><strong>initial</strong>：定义初始化过程。</li>
</ul>
<h3 id="接口控制"><a href="#接口控制" class="headerlink" title="接口控制"></a>接口控制</h3><ul>
<li><strong>assign</strong>：定义组合逻辑的连接方式。</li>
</ul>
<h3 id="应用场景-11"><a href="#应用场景-11" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>模块设计和逻辑描述</strong>：通过关键字控制硬件逻辑结构。</li>
<li><strong>定义模块间的接口</strong>：确保信号传输和数据处理的正确性。</li>
</ul>
<h2 id="Verilog-板块结构-字数-300"><a href="#Verilog-板块结构-字数-300" class="headerlink" title="Verilog 板块结构 (字数: 300)"></a>Verilog 板块结构 (字数: 300)</h2><h3 id="模块声明"><a href="#模块声明" class="headerlink" title="模块声明"></a>模块声明</h3><ul>
<li><strong>模块名称和端口定义</strong>：通过 module 关键字定义。</li>
</ul>
<h3 id="信号声明-1"><a href="#信号声明-1" class="headerlink" title="信号声明"></a>信号声明</h3><ul>
<li><strong>内部信号定义</strong>：通过 wire 和 reg 定义内部信号。</li>
</ul>
<h3 id="逻辑描述-1"><a href="#逻辑描述-1" class="headerlink" title="逻辑描述"></a>逻辑描述</h3><ul>
<li><strong>时序逻辑</strong>：使用 always 块描述触发器和寄存器的行为。</li>
<li><strong>组合逻辑</strong>：通过 assign 或 always 块描述。</li>
</ul>
<h3 id="模块实例化"><a href="#模块实例化" class="headerlink" title="模块实例化"></a>模块实例化</h3><ul>
<li><strong>子模块调用</strong>：通过实例化其他模块实现模块化设计。</li>
</ul>
<h3 id="应用场景-12"><a href="#应用场景-12" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>硬件逻辑设计</strong>：板块结构清晰，便于组织和管理设计。</li>
<li><strong>调试和验证</strong>：合理的板块结构有助于提高代码可读性和可维护性。</li>
</ul>
<h2 id="端口-字数-298"><a href="#端口-字数-298" class="headerlink" title="端口 (字数: 298)"></a>端口 (字数: 298)</h2><h3 id="端口类型"><a href="#端口类型" class="headerlink" title="端口类型"></a>端口类型</h3><ul>
<li><strong>input</strong>：定义输入信号的端口。</li>
<li><strong>output</strong>：定义输出信号的端口。</li>
<li><strong>inout</strong>：定义双向信号的端口。</li>
</ul>
<h3 id="信号连接"><a href="#信号连接" class="headerlink" title="信号连接"></a>信号连接</h3><ul>
<li><strong>wire</strong>：连接模块间的信号。</li>
<li><strong>reg</strong>：用于存储和驱动输出信号。</li>
</ul>
<h3 id="应用场景-13"><a href="#应用场景-13" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>模块与外部通信</strong>：端口定义决定了模块与外部设备的信号传递方式。</li>
<li><strong>模块重用性</strong>：合理的端口设计有助于提高模块的重用性和系统的扩展性。</li>
</ul>
<h3 id="设计注意事项"><a href="#设计注意事项" class="headerlink" title="设计注意事项"></a>设计注意事项</h3><ul>
<li><strong>信号方向和类型选择</strong>：确保接口一致性，避免信号冲突和错误传输。</li>
</ul>
<h2 id="阻塞和非阻塞-字数-300"><a href="#阻塞和非阻塞-字数-300" class="headerlink" title="阻塞和非阻塞 (字数: 300)"></a>阻塞和非阻塞 (字数: 300)</h2><h3 id="阻塞赋值"><a href="#阻塞赋值" class="headerlink" title="阻塞赋值"></a>阻塞赋值</h3><ul>
<li><strong>&#x3D; 运算符</strong>：表示在一个时间步中按顺序执行所有赋值操作。</li>
<li><strong>应用场景</strong>：常用于描述组合逻辑。</li>
</ul>
<h3 id="非阻塞赋值"><a href="#非阻塞赋值" class="headerlink" title="非阻塞赋值"></a>非阻塞赋值</h3><ul>
<li><strong>&lt;&#x3D; 运算符</strong>：表示在同一个时间步内所有赋值操作并行执行。</li>
<li><strong>应用场景</strong>：常用于描述时序逻辑，如触发器或寄存器的行为。</li>
</ul>
<h3 id="设计影响-1"><a href="#设计影响-1" class="headerlink" title="设计影响"></a>设计影响</h3><ul>
<li><strong>时序行为</strong>：阻塞和非阻塞赋值方式直接影响电路的时序行为。</li>
<li><strong>硬件实现</strong>：在设计复杂时序电路时，正确区分两种赋值方式尤为重要。</li>
</ul>
<h3 id="优化设计"><a href="#优化设计" class="headerlink" title="优化设计"></a>优化设计</h3><ul>
<li><strong>避免时序错误</strong>：合理使用赋值方式，确保电路按预期工作。</li>
</ul>
<h2 id="状态及状态机-字数-300"><a href="#状态及状态机-字数-300" class="headerlink" title="状态及状态机 (字数: 300)"></a>状态及状态机 (字数: 300)</h2><h3 id="状态机组成"><a href="#状态机组成" class="headerlink" title="状态机组成"></a>状态机组成</h3><ul>
<li><strong>状态集</strong>：定义系统可能的所有状态。</li>
<li><strong>初始状态</strong>：系统启动时的初始状态。</li>
</ul>
<h3 id="状态转移"><a href="#状态转移" class="headerlink" title="状态转移"></a>状态转移</h3><ul>
<li><strong>基于输入条件</strong>：状态间的转移由输入信号或事件触发。</li>
</ul>
<h3 id="输出逻辑"><a href="#输出逻辑" class="headerlink" title="输出逻辑"></a>输出逻辑</h3><ul>
<li><strong>决定每个状态的输出行为</strong>：根据当前状态和输入信号决定输出。</li>
</ul>
<h3 id="设计类型"><a href="#设计类型" class="headerlink" title="设计类型"></a>设计类型</h3><ul>
<li><strong>同步状态机</strong>：基于时钟信号驱动，所有状态转换同步进行。</li>
<li><strong>异步状态机</strong>：基于事件驱动，状态转换不依赖全局时钟。</li>
</ul>
<h3 id="应用场景-14"><a href="#应用场景-14" class="headerlink" title="应用场景"></a>应用场景</h3><ul>
<li><strong>控制逻辑</strong>：用于实现复杂的控制系统和协议处理。</li>
<li><strong>时序控制</strong>：确保系统按预定的顺序和时序运行。</li>
</ul>

            <!--[if lt IE 9]><script>document.createElement('audio');</script><![endif]-->
            <audio id="audio" loop="1" preload="auto" controls="controls"
                data-autoplay="false">
                <source type="audio/mpeg" src="">
            </audio>
            
            <ul id="audio-list" style="display:none">
                
                
                <li title='0' data-url='/statics/chengdu.mp3'></li>
                
                    
            </ul>
            
                        
            
            
    <div id='gitalk-container' class="comment link"
        data-ae='false'
        data-ci='your-client-id'
        data-cs='your-client-secret'
        data-r='your-repo-name'
        data-o='your-github-username'
        data-a='your-github-username'
        data-d=''
        data-p=''
    >留言</div>


            
            
            <div id="vcomments"></div>
            
        </div>
        <div class="sidebar">
            <div class="box animated fadeInRight">
                <div class="subbox">
                    <img src="/img/logo.png" height=300 width=300></img>
                    <p>小杰</p>
                    <span>志其大者得其中，志其中者得其小,志其小者其不得</span>
                    <dl>
                        
                            
                                <dd><a href="https://github.com/panan12/panan12.github.io" target="_blank"><span
                                    class=" iconfont icon-github"></span></a></dd>
                            
                            
                            
                        
                        
                    </dl>
                </div>
                <ul>
                    <li><a href="/">49 <p>文章</p></a></li>
                    <li><a href="/categories">8 <p>分类</p></a></li>
                    <li><a href="/tags">65 <p>标签</p></a></li>
                </ul>
            </div>
            
            
            
            <div class="box sticky animated fadeInRight faster">
                <div id="toc" class="subbox">
                    <h4>目录</h4>
                    <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Zynq-7000-SoC-%E5%AD%97%E6%95%B0-300"><span class="toc-number">1.</span> <span class="toc-text">Zynq 7000 SoC (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A0%B8%E5%BF%83%E6%9E%B6%E6%9E%84"><span class="toc-number">1.1.</span> <span class="toc-text">核心架构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E6%A8%A1%E5%9D%97"><span class="toc-number">1.2.</span> <span class="toc-text">功能模块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F"><span class="toc-number">1.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#PL-Programmable-Logic-%E5%AD%97%E6%95%B0-300"><span class="toc-number">2.</span> <span class="toc-text">PL (Programmable Logic) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E7%BB%84%E6%88%90%E9%83%A8%E5%88%86"><span class="toc-number">2.1.</span> <span class="toc-text">主要组成部分</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E6%80%A7"><span class="toc-number">2.2.</span> <span class="toc-text">可编程性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E4%BB%BB%E5%8A%A1"><span class="toc-number">2.3.</span> <span class="toc-text">主要任务</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#PS-Processing-System-%E5%AD%97%E6%95%B0-305"><span class="toc-number">3.</span> <span class="toc-text">PS (Processing System) (字数: 305)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E5%8A%9F%E8%83%BD"><span class="toc-number">3.1.</span> <span class="toc-text">主要功能</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E4%BC%A0%E8%BE%93"><span class="toc-number">3.2.</span> <span class="toc-text">数据传输</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%94%AF%E6%8C%81%E7%B3%BB%E7%BB%9F"><span class="toc-number">3.3.</span> <span class="toc-text">支持系统</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AXI-Advanced-eXtensible-Interface-%E5%AD%97%E6%95%B0-302"><span class="toc-number">4.</span> <span class="toc-text">AXI (Advanced eXtensible Interface) (字数: 302)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%AB%98%E6%80%A7%E8%83%BD%E6%80%BB%E7%BA%BF"><span class="toc-number">4.1.</span> <span class="toc-text">高性能总线</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%90%E7%B1%BB%E5%9E%8B"><span class="toc-number">4.2.</span> <span class="toc-text">子类型</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#SoPC-System-on-Programmable-Chip-%E5%AD%97%E6%95%B0-300"><span class="toc-number">5.</span> <span class="toc-text">SoPC (System on Programmable Chip) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%BB%84%E6%88%90"><span class="toc-number">5.1.</span> <span class="toc-text">设计组成</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF"><span class="toc-number">5.2.</span> <span class="toc-text">应用场景</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E4%BC%98%E5%8A%BF"><span class="toc-number">5.3.</span> <span class="toc-text">设计优势</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#APSoC-All-Programmable-System-on-Chip-%E5%AD%97%E6%95%B0-300"><span class="toc-number">6.</span> <span class="toc-text">APSoC (All Programmable System on Chip) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A0%B8%E5%BF%83%E6%9E%B6%E6%9E%84-1"><span class="toc-number">6.1.</span> <span class="toc-text">核心架构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E6%A8%A1%E5%9D%97-1"><span class="toc-number">6.2.</span> <span class="toc-text">功能模块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-1"><span class="toc-number">6.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#APU-Application-Processing-Unit-%E5%AD%97%E6%95%B0-302"><span class="toc-number">7.</span> <span class="toc-text">APU (Application Processing Unit) (字数: 302)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E7%BB%84%E6%88%90%E9%83%A8%E5%88%86-1"><span class="toc-number">7.1.</span> <span class="toc-text">主要组成部分</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E7%89%B9%E6%80%A7"><span class="toc-number">7.2.</span> <span class="toc-text">功能特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E4%BC%A0%E8%BE%93-1"><span class="toc-number">7.3.</span> <span class="toc-text">数据传输</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-2"><span class="toc-number">7.4.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#PLD-Programmable-Logic-Device-%E5%AD%97%E6%95%B0-300"><span class="toc-number">8.</span> <span class="toc-text">PLD (Programmable Logic Device) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E7%B1%BB%E5%9E%8B"><span class="toc-number">8.1.</span> <span class="toc-text">主要类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84"><span class="toc-number">8.2.</span> <span class="toc-text">内部结构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-1"><span class="toc-number">8.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#CPLD-Complex-Programmable-Logic-Device-%E5%AD%97%E6%95%B0-300"><span class="toc-number">9.</span> <span class="toc-text">CPLD (Complex Programmable Logic Device) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84-1"><span class="toc-number">9.1.</span> <span class="toc-text">内部结构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E7%89%B9%E6%80%A7-1"><span class="toc-number">9.2.</span> <span class="toc-text">功能特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-3"><span class="toc-number">9.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AXI-GP-General-Purpose-AXI-%E5%AD%97%E6%95%B0-299"><span class="toc-number">10.</span> <span class="toc-text">AXI_GP (General Purpose AXI) (字数: 299)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A5%E5%8F%A3%E7%89%B9%E6%80%A7"><span class="toc-number">10.1.</span> <span class="toc-text">接口特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-2"><span class="toc-number">10.2.</span> <span class="toc-text">应用场景</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E4%BC%98%E5%8A%BF-1"><span class="toc-number">10.3.</span> <span class="toc-text">设计优势</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AMBA-Advanced-Microcontroller-Bus-Architecture-%E5%AD%97%E6%95%B0-303"><span class="toc-number">11.</span> <span class="toc-text">AMBA (Advanced Microcontroller Bus Architecture) (字数: 303)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%BB%E7%BA%BF%E6%9E%B6%E6%9E%84"><span class="toc-number">11.1.</span> <span class="toc-text">总线架构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%89%B9%E6%80%A7"><span class="toc-number">11.2.</span> <span class="toc-text">设计特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-3"><span class="toc-number">11.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AHB-Advanced-High-performance-Bus-%E5%AD%97%E6%95%B0-300"><span class="toc-number">12.</span> <span class="toc-text">AHB (Advanced High-performance Bus) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%BB%E7%BA%BF%E7%89%B9%E6%80%A7"><span class="toc-number">12.1.</span> <span class="toc-text">总线特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E6%9E%B6%E6%9E%84"><span class="toc-number">12.2.</span> <span class="toc-text">设计架构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-4"><span class="toc-number">12.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ATB-Advanced-Trace-Bus-%E5%AD%97%E6%95%B0-300"><span class="toc-number">13.</span> <span class="toc-text">ATB (Advanced Trace Bus) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%BB%E7%BA%BF%E5%8A%9F%E8%83%BD"><span class="toc-number">13.1.</span> <span class="toc-text">总线功能</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%89%B9%E7%82%B9"><span class="toc-number">13.2.</span> <span class="toc-text">设计特点</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-4"><span class="toc-number">13.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Block-Design-%E5%AD%97%E6%95%B0-300"><span class="toc-number">14.</span> <span class="toc-text">Block Design (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E6%96%B9%E6%B3%95"><span class="toc-number">14.1.</span> <span class="toc-text">设计方法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E7%89%B9%E6%80%A7-2"><span class="toc-number">14.2.</span> <span class="toc-text">功能特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-5"><span class="toc-number">14.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#C-C-%E5%AD%97%E6%95%B0-300"><span class="toc-number">15.</span> <span class="toc-text">C&#x2F;C++ (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%AD%E8%A8%80%E7%89%B9%E7%82%B9"><span class="toc-number">15.1.</span> <span class="toc-text">语言特点</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E7%89%B9%E6%80%A7-3"><span class="toc-number">15.2.</span> <span class="toc-text">功能特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-5"><span class="toc-number">15.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#HLS-High-Level-Synthesis-%E5%AD%97%E6%95%B0-300"><span class="toc-number">16.</span> <span class="toc-text">HLS (High-Level Synthesis) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E5%8A%9F%E8%83%BD-1"><span class="toc-number">16.1.</span> <span class="toc-text">主要功能</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E4%BC%98%E5%8A%BF-2"><span class="toc-number">16.2.</span> <span class="toc-text">设计优势</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-6"><span class="toc-number">16.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ILA-Integrated-Logic-Analyzer-%E5%AD%97%E6%95%B0-300"><span class="toc-number">17.</span> <span class="toc-text">ILA (Integrated Logic Analyzer) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E5%8A%9F%E8%83%BD-2"><span class="toc-number">17.1.</span> <span class="toc-text">主要功能</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%89%B9%E7%82%B9-1"><span class="toc-number">17.2.</span> <span class="toc-text">设计特点</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-6"><span class="toc-number">17.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#VIO-Virtual-Input-Output-%E5%AD%97%E6%95%B0-300"><span class="toc-number">18.</span> <span class="toc-text">VIO (Virtual Input&#x2F;Output) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E5%8A%9F%E8%83%BD-3"><span class="toc-number">18.1.</span> <span class="toc-text">主要功能</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E4%BC%98%E5%8A%BF-3"><span class="toc-number">18.2.</span> <span class="toc-text">设计优势</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-7"><span class="toc-number">18.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E7%BA%A6%E6%9D%9F-Timing-Constraints-%E5%AD%97%E6%95%B0-300"><span class="toc-number">19.</span> <span class="toc-text">时序约束 (Timing Constraints) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9A%E4%B9%89%E5%92%8C%E5%BA%94%E7%94%A8"><span class="toc-number">19.1.</span> <span class="toc-text">定义和应用</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E5%BD%B1%E5%93%8D"><span class="toc-number">19.2.</span> <span class="toc-text">设计影响</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-8"><span class="toc-number">19.3.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#CPLD-Complex-Programmable-Logic-Device-%E5%AD%97%E6%95%B0-300-1"><span class="toc-number">20.</span> <span class="toc-text">CPLD (Complex Programmable Logic Device) (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84-2"><span class="toc-number">20.1.</span> <span class="toc-text">内部结构</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E7%89%B9%E6%80%A7-4"><span class="toc-number">20.2.</span> <span class="toc-text">功能特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E9%A2%86%E5%9F%9F-7"><span class="toc-number">20.3.</span> <span class="toc-text">应用领域</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#FPGA-%E9%80%BB%E8%BE%91%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C%E5%90%AB%E4%B9%89-%E5%AD%97%E6%95%B0-300"><span class="toc-number">21.</span> <span class="toc-text">FPGA 逻辑值的不同含义 (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E5%80%BC%E7%B1%BB%E5%9E%8B"><span class="toc-number">21.1.</span> <span class="toc-text">逻辑值类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E4%B8%AD%E7%9A%84%E5%BA%94%E7%94%A8"><span class="toc-number">21.2.</span> <span class="toc-text">仿真中的应用</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E9%99%85%E5%BA%94%E7%94%A8"><span class="toc-number">21.3.</span> <span class="toc-text">实际应用</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E8%BF%9B%E5%88%B6%E3%80%81%E5%85%AB%E8%BF%9B%E5%88%B6%E3%80%81%E5%8D%81%E8%BF%9B%E5%88%B6%E3%80%81%E5%8D%81%E5%85%AD%E8%BF%9B%E5%88%B6-%E5%AD%97%E6%95%B0-300"><span class="toc-number">22.</span> <span class="toc-text">二进制、八进制、十进制、十六进制 (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E5%88%B6%E4%BB%8B%E7%BB%8D"><span class="toc-number">22.1.</span> <span class="toc-text">数制介绍</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-9"><span class="toc-number">22.2.</span> <span class="toc-text">应用场景</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E5%88%B6%E8%BD%AC%E6%8D%A2"><span class="toc-number">22.3.</span> <span class="toc-text">数制转换</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E8%BF%90%E7%AE%97%E7%AC%A6-%E5%AD%97%E6%95%B0-301"><span class="toc-number">23.</span> <span class="toc-text">Verilog 运算符 (字数: 301)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AE%97%E6%9C%AF%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">23.1.</span> <span class="toc-text">算术运算符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%85%B3%E7%B3%BB%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">23.2.</span> <span class="toc-text">关系运算符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">23.3.</span> <span class="toc-text">逻辑运算符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8C%89%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">23.4.</span> <span class="toc-text">按位运算符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">23.5.</span> <span class="toc-text">移位运算符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-10"><span class="toc-number">23.6.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E5%85%B3%E9%94%AE%E5%AD%97-%E5%AD%97%E6%95%B0-299"><span class="toc-number">24.</span> <span class="toc-text">Verilog 关键字 (字数: 299)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E5%AE%9A%E4%B9%89"><span class="toc-number">24.1.</span> <span class="toc-text">模块定义</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E5%A3%B0%E6%98%8E"><span class="toc-number">24.2.</span> <span class="toc-text">信号声明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E6%8F%8F%E8%BF%B0"><span class="toc-number">24.3.</span> <span class="toc-text">逻辑描述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A5%E5%8F%A3%E6%8E%A7%E5%88%B6"><span class="toc-number">24.4.</span> <span class="toc-text">接口控制</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-11"><span class="toc-number">24.5.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E6%9D%BF%E5%9D%97%E7%BB%93%E6%9E%84-%E5%AD%97%E6%95%B0-300"><span class="toc-number">25.</span> <span class="toc-text">Verilog 板块结构 (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E5%A3%B0%E6%98%8E"><span class="toc-number">25.1.</span> <span class="toc-text">模块声明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E5%A3%B0%E6%98%8E-1"><span class="toc-number">25.2.</span> <span class="toc-text">信号声明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E6%8F%8F%E8%BF%B0-1"><span class="toc-number">25.3.</span> <span class="toc-text">逻辑描述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="toc-number">25.4.</span> <span class="toc-text">模块实例化</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-12"><span class="toc-number">25.5.</span> <span class="toc-text">应用场景</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3-%E5%AD%97%E6%95%B0-298"><span class="toc-number">26.</span> <span class="toc-text">端口 (字数: 298)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3%E7%B1%BB%E5%9E%8B"><span class="toc-number">26.1.</span> <span class="toc-text">端口类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E8%BF%9E%E6%8E%A5"><span class="toc-number">26.2.</span> <span class="toc-text">信号连接</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-13"><span class="toc-number">26.3.</span> <span class="toc-text">应用场景</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="toc-number">26.4.</span> <span class="toc-text">设计注意事项</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%98%BB%E5%A1%9E%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E-%E5%AD%97%E6%95%B0-300"><span class="toc-number">27.</span> <span class="toc-text">阻塞和非阻塞 (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-number">27.1.</span> <span class="toc-text">阻塞赋值</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-number">27.2.</span> <span class="toc-text">非阻塞赋值</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E5%BD%B1%E5%93%8D-1"><span class="toc-number">27.3.</span> <span class="toc-text">设计影响</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BC%98%E5%8C%96%E8%AE%BE%E8%AE%A1"><span class="toc-number">27.4.</span> <span class="toc-text">优化设计</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E5%8F%8A%E7%8A%B6%E6%80%81%E6%9C%BA-%E5%AD%97%E6%95%B0-300"><span class="toc-number">28.</span> <span class="toc-text">状态及状态机 (字数: 300)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA%E7%BB%84%E6%88%90"><span class="toc-number">28.1.</span> <span class="toc-text">状态机组成</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB"><span class="toc-number">28.2.</span> <span class="toc-text">状态转移</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BE%93%E5%87%BA%E9%80%BB%E8%BE%91"><span class="toc-number">28.3.</span> <span class="toc-text">输出逻辑</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%B1%BB%E5%9E%8B"><span class="toc-number">28.4.</span> <span class="toc-text">设计类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF-14"><span class="toc-number">28.5.</span> <span class="toc-text">应用场景</span></a></li></ol></li></ol>
                </div>
            </div>
            
            
        </div>
    </div>
</div>

    </div>
</div>
    <div id="back-to-top" class="animated fadeIn faster">
        <div class="flow"></div>
        <span class="percentage animated fadeIn faster">0%</span>
        <span class="iconfont icon-top02 animated fadeIn faster"></span>
    </div>
</body>
<footer>
    <p class="copyright" id="copyright">
        &copy; 2024
        <span class="gradient-text">
            小杰
        </span>.
        Powered by <a href="http://hexo.io/" title="Hexo" target="_blank" rel="noopener">Hexo</a>
        Theme
        <span class="gradient-text">
            <a href="https://github.com/TriDiamond/hexo-theme-obsidian" title="Obsidian" target="_blank" rel="noopener">Obsidian</a>
        </span>
        <small><a href="https://github.com/TriDiamond/hexo-theme-obsidian/blob/master/CHANGELOG.md" title="v1.4.9.4" target="_blank" rel="noopener">v1.4.9.4</a></small>
        
        
        </br>
        <span style="display: inline-block;"> <img src=/null></span>
        
        <span class="gradient-text">
            <a href="http://www.beian.gov.cn/portal/registerSystemInfo?recordcode=44010602009049" title="www.beian.gov.cn&#x2F;portal&#x2F;registerSystemInfo?recordcode&#x3D;44010602009049" target="_blank" rel="noopener">www.beian.gov.cn&#x2F;portal&#x2F;registerSystemInfo?recordcode&#x3D;44010602009049</a>
        </span>
        
    </p>
</footer>

<script type="text/javascript" src="https://cdn.bootcss.com/mathjax/2.7.6/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>
<script>
  MathJax.Hub.Config({
    "HTML-CSS": {
      preferredFont: "TeX",
      availableFonts: ["STIX", "TeX"],
      linebreaks: {
        automatic: true
      },
      EqnChunk: (MathJax.Hub.Browser.isMobile ? 10 : 50)
    },
    tex2jax: {
      inlineMath: [
        ["$", "$"],
        ["\\(", "\\)"]
      ],
      processEscapes: true,
      ignoreClass: "tex2jax_ignore|dno",
      skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    },
    TeX: {
      noUndefined: {
        attributes: {
          mathcolor: "red",
          mathbackground: "#FFEEEE",
          mathsize: "90%"
        }
      },
      Macros: {
        href: "{}"
      }
    },
    messageStyle: "none"
  });
</script>
<script>
  function initialMathJax() {
    MathJax.Hub.Queue(function () {
      var all = MathJax.Hub.getAllJax(),
        i;
      // console.log(all);
      for (i = 0; i < all.length; i += 1) {
        console.log(all[i].SourceElement().parentNode)
        all[i].SourceElement().parentNode.className += ' has-jax';
      }
    });
  }

  function reprocessMathJax() {
    if (typeof MathJax !== 'undefined') {
      MathJax.Hub.Queue(["Typeset", MathJax.Hub]);
    }
  }
</script>


 
<link rel="stylesheet" href="//cdn.bootcss.com/gitalk/1.5.0/gitalk.min.css">
 
<script src="//cdn.bootcss.com/gitalk/1.5.0/gitalk.min.js"></script>
  
<script src="//cdnjs.cloudflare.com/ajax/libs/jquery/3.4.1/jquery.min.js"></script>
<script src="/js/plugin.js"></script>
<script src="/js/obsidian.js"></script>
<script src="/js/jquery.truncate.js"></script>
<script src="/js/search.js"></script>
 
<script src="//cdn.bootcss.com/typed.js/2.0.10/typed.min.js"></script>
 
<script src="//cdn.bootcss.com/blueimp-md5/2.12.0/js/md5.min.js"></script>
 
<script src="//cdnjs.cloudflare.com/ajax/libs/social-share.js/1.0.16/js/social-share.min.js"></script>


<script src="https://cdn.bootcss.com/codemirror/5.48.4/codemirror.min.js"></script>
 
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/javascript/javascript.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/css/css.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/xml/xml.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/htmlmixed/htmlmixed.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/clike/clike.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/php/php.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/shell/shell.min.js"></script>
  
<script src="//cdn.bootcss.com/codemirror/5.48.4/mode/python/python.min.js"></script>
   
<script src="/js/busuanzi.min.js"></script>

<script>
  $(document).ready(function () {
    if ($('span[id^="busuanzi_"]').length) {
      initialBusuanzi();
    }
  });
</script>
 
<link rel="stylesheet" href="//cdn.bootcss.com/photoswipe/4.1.3/photoswipe.min.css">
<link rel="stylesheet" href="//cdn.bootcss.com/photoswipe/4.1.3/default-skin/default-skin.min.css">


<script src="//cdn.bootcss.com/photoswipe/4.1.3/photoswipe.min.js"></script>
<script src="//cdn.bootcss.com/photoswipe/4.1.3/photoswipe-ui-default.min.js"></script>


<!-- Root element of PhotoSwipe. Must have class pswp. -->
<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">
    <!-- Background of PhotoSwipe. 
         It's a separate element as animating opacity is faster than rgba(). -->
    <div class="pswp__bg"></div>
    <!-- Slides wrapper with overflow:hidden. -->
    <div class="pswp__scroll-wrap">
        <!-- Container that holds slides. 
            PhotoSwipe keeps only 3 of them in the DOM to save memory.
            Don't modify these 3 pswp__item elements, data is added later on. -->
        <div class="pswp__container">
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
        </div>
        <!-- Default (PhotoSwipeUI_Default) interface on top of sliding area. Can be changed. -->
        <div class="pswp__ui pswp__ui--hidden">
            <div class="pswp__top-bar">
                <!--  Controls are self-explanatory. Order can be changed. -->
                <div class="pswp__counter"></div>
                <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
                <button class="pswp__button pswp__button--share" title="Share"></button>
                <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
                <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
                <!-- Preloader demo http://codepen.io/dimsemenov/pen/yyBWoR -->
                <!-- element will get class pswp__preloader--active when preloader is running -->
                <div class="pswp__preloader">
                    <div class="pswp__preloader__icn">
                      <div class="pswp__preloader__cut">
                        <div class="pswp__preloader__donut"></div>
                      </div>
                    </div>
                </div>
            </div>
            <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
                <div class="pswp__share-tooltip"></div> 
            </div>
            <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
            </button>
            <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
            </button>
            <div class="pswp__caption">
                <div class="pswp__caption__center"></div>
            </div>
        </div>
    </div>
</div>
  

<script>
  function initialTyped() {
    var typedTextEl = $('.typed-text');
    if (typedTextEl && typedTextEl.length > 0) {
      var typed = new Typed('.typed-text', {
        strings: ['志其大者得其中，志其中者得其小,志其小者其不得', '你越安静，你就越能够听见。'],
        typeSpeed: 90,
        loop: true,
        loopCount: Infinity,
        backSpeed: 20,
      });
    }
  }

  if ($('.article-header') && $('.article-header').length) {
    $(document).ready(function () {
      initialTyped();
    });
  }
</script>

 
<script src="//unpkg.com/valine/dist/Valine.min.js"></script>

<script>
  var valine = new Valine();

  function initValine(path) {
    if (!path) path = window.location.pathname;
    let language = 'zh-CN';
    if (!language) {
      language = 'en';
    } else {
      language = language.toLowerCase();
    }
    valine.init({
      el: '#vcomments',
      appId: 'your-app-id',
      appKey: 'your-app-key',
      notify: 'false',
      verify: 'false',
      avatar: 'mp',
      placeholder: 'Leave your thoughts behind~',
      visitor: 'true',
      path: path,
      lang: language,
    });
  }

  $(document).ready(function () {
    initValine();
  });
</script>



<!-- 引用依赖 -->
<script>document.write(aplayerconf)</script>




</html>
