Coverage Report by instance with details

=================================================================================
=== Instance: /top/fifoif
=== Design Unit: work.fifo_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fifoif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT/fifo_sva_inst
=== Design Unit: work.fifo_sva
=================================================================================

Assertion Coverage:
    Assertions                      10        10         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifo_sva_inst/assert__rd_ptr_p
                     fifo_sva.sv(37)                    0          1
/top/DUT/fifo_sva_inst/assert__wr_ptr_p
                     fifo_sva.sv(32)                    0          1
/top/DUT/fifo_sva_inst/assert__underflow_p
                     fifo_sva.sv(27)                    0          1
/top/DUT/fifo_sva_inst/assert__overflow_p
                     fifo_sva.sv(22)                    0          1
/top/DUT/fifo_sva_inst/assert__write_ack_p
                     fifo_sva.sv(17)                    0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__11
                     fifo_sva.sv(11)                    0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__10
                     fifo_sva.sv(10)                    0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__9
                     fifo_sva.sv(9)                     0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__8
                     fifo_sva.sv(8)                     0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/#ublk#265645057#5/immed__6
                     fifo_sva.sv(6)                     0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         6         4    60.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/fifo_sva_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sva.sv
------------------------------------IF Branch------------------------------------
    5                                       1913     Count coming in to IF
    5               1                        190     	if(!fifoif.rst_n)begin
                                            1723     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    8                                       1911     Count coming in to IF
    8               1                       1911     	assert final (fifoif.full == (DUT.count == FIFO_DEPTH)? 1 : 0);
    8               2                    ***0***     	assert final (fifoif.full == (DUT.count == FIFO_DEPTH)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                       1911     Count coming in to IF
    9               1                       1911     	assert final (fifoif.empty == (DUT.count == 0)? 1 : 0);
    9               2                    ***0***     	assert final (fifoif.empty == (DUT.count == 0)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    10                                      1911     Count coming in to IF
    10              1                       1911     	assert final (fifoif.almostfull == (DUT.count == FIFO_DEPTH-1)? 1 : 0);
    10              2                    ***0***     	assert final (fifoif.almostfull == (DUT.count == FIFO_DEPTH-1)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    11                                      1911     Count coming in to IF
    11              1                       1911     	assert final (fifoif.almostempty == (DUT.count == 1)? 1 : 0);
    11              2                    ***0***     	assert final (fifoif.almostempty == (DUT.count == 1)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/fifo_sva_inst --

  File fifo_sva.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (fifoif.full == (DUT.count == 8))
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (fifoif.full == (DUT.count == 8))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (fifoif.full == (DUT.count == 8))_0  -                             
  Row   2:          1  (fifoif.full == (DUT.count == 8))_1  -                             

----------------Focused Condition View-------------------
Line       9 Item    1  (fifoif.empty == (DUT.count == 0))
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (fifoif.empty == (DUT.count == 0))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (fifoif.empty == (DUT.count == 0))_0  -                             
  Row   2:          1  (fifoif.empty == (DUT.count == 0))_1  -                             

----------------Focused Condition View-------------------
Line       10 Item    1  (fifoif.almostfull == (DUT.count == (8 - 1)))
Condition totals: 0 of 1 input term covered = 0.00%

                                     Input Term   Covered  Reason for no coverage   Hint
                                    -----------  --------  -----------------------  --------------
  (fifoif.almostfull == (DUT.count == (8 - 1)))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                       Non-masking condition(s)      
 ---------  ---------  --------------------                             -------------------------     
  Row   1:    ***0***  (fifoif.almostfull == (DUT.count == (8 - 1)))_0  -                             
  Row   2:          1  (fifoif.almostfull == (DUT.count == (8 - 1)))_1  -                             

----------------Focused Condition View-------------------
Line       11 Item    1  (fifoif.almostempty == (DUT.count == 1))
Condition totals: 0 of 1 input term covered = 0.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
  (fifoif.almostempty == (DUT.count == 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:    ***0***  (fifoif.almostempty == (DUT.count == 1))_0  -                             
  Row   2:          1  (fifoif.almostempty == (DUT.count == 1))_1  -                             



Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/fifo_sva_inst/cover__rd_ptr_p   fifo_sva Verilog  SVA  fifo_sva.sv(37)  479 Covered   
/top/DUT/fifo_sva_inst/cover__wr_ptr_p   fifo_sva Verilog  SVA  fifo_sva.sv(32)  932 Covered   
/top/DUT/fifo_sva_inst/cover__underflow_p 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(27)   47 Covered   
/top/DUT/fifo_sva_inst/cover__overflow_p fifo_sva Verilog  SVA  fifo_sva.sv(22)  316 Covered   
/top/DUT/fifo_sva_inst/cover__write_ack_p 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(17)  932 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/fifo_sva_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sva.sv
    1                                                module fifo_sva(fifo_if.DUT fifoif);
    2                                                parameter FIFO_DEPTH = 8;
    3                                                
    4               1                       1913     always_comb begin


=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        24         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    18                                      2096     Count coming in to IF
    18              1                        195     	if (!fifoif.rst_n) begin
    23              1                        988     	else if (fifoif.wr_en && count < FIFO_DEPTH) begin//write
    30              1                        913     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                       913     Count coming in to IF
    32              1                        332     		if (fifoif.full & fifoif.wr_en)
    34              1                        581     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      2096     Count coming in to IF
    40              1                        195     	if (!fifoif.rst_n) begin
    45              1                        503     	else if (fifoif.rd_en && count != 0) begin
    50              1                         48     	else if (fifoif.empty && fifoif.rd_en) ////is added////////
    52              1                       1350     	else 	fifoif.underflow<=0; 			////is added////////
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                      1827     Count coming in to IF
    57              1                        194     	if (!fifoif.rst_n) begin
    60              1                       1633     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      1633     Count coming in to IF
    61              1                        707     		if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    63              1                        169     		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    66              1                         87     		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
    68              1                         34     		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
                                             636     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                      1092     Count coming in to IF
    73              1                        155     assign fifoif.full = (count == FIFO_DEPTH)? 1 : 0;
    73              2                        937     assign fifoif.full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      1092     Count coming in to IF
    74              1                        111     assign fifoif.empty = (count == 0)? 1 : 0;
    74              2                        981     assign fifoif.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      1092     Count coming in to IF
    75              1                        198     assign fifoif.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //corrected 1 not 2////
    75              2                        894     assign fifoif.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //corrected 1 not 2////
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      1092     Count coming in to IF
    76              1                        131     assign fifoif.almostempty = (count == 1)? 1 : 0;
    76              2                        961     assign fifoif.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        23         1    95.83%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       23 Item    1  (fifoif.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.wr_en         Y
   (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.wr_en_0        -                             
  Row   2:          1  fifoif.wr_en_1        (count < 8)                   
  Row   3:          1  (count < 8)_0         fifoif.wr_en                  
  Row   4:          1  (count < 8)_1         fifoif.wr_en                  

----------------Focused Condition View-------------------
Line       32 Item    1  (fifoif.full & fifoif.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   fifoif.full         N  '_0' not hit             Hit '_0'
  fifoif.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifoif.full_0         fifoif.wr_en                  
  Row   2:          1  fifoif.full_1         fifoif.wr_en                  
  Row   3:          1  fifoif.wr_en_0        fifoif.full                   
  Row   4:          1  fifoif.wr_en_1        fifoif.full                   

----------------Focused Condition View-------------------
Line       45 Item    1  (fifoif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (count != 0)                  
  Row   3:          1  (count != 0)_0        fifoif.rd_en                  
  Row   4:          1  (count != 0)_1        fifoif.rd_en                  

----------------Focused Condition View-------------------
Line       50 Item    1  (fifoif.empty && fifoif.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.empty         Y
  fifoif.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.empty_0        -                             
  Row   2:          1  fifoif.empty_1        fifoif.rd_en                  
  Row   3:          1  fifoif.rd_en_0        fifoif.empty                  
  Row   4:          1  fifoif.rd_en_1        fifoif.empty                  

----------------Focused Condition View-------------------
Line       61 Item    1  ((~fifoif.rd_en && fifoif.wr_en) && ~fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        (~fifoif.full && fifoif.wr_en)
  Row   2:          1  fifoif.rd_en_1        -                             
  Row   3:          1  fifoif.wr_en_0        ~fifoif.rd_en                 
  Row   4:          1  fifoif.wr_en_1        (~fifoif.full && ~fifoif.rd_en)
  Row   5:          1  fifoif.full_0         (~fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (~fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       63 Item    1  ((fifoif.rd_en && ~fifoif.wr_en) && ~fifoif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (~fifoif.empty && ~fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        (~fifoif.empty && fifoif.rd_en)
  Row   4:          1  fifoif.wr_en_1        fifoif.rd_en                  
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && ~fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && ~fifoif.wr_en)

----------------Focused Condition View-------------------
Line       66 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (fifoif.full && fifoif.wr_en) 
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:          1  fifoif.wr_en_1        (fifoif.full && fifoif.rd_en) 
  Row   5:          1  fifoif.full_0         (fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       68 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (fifoif.empty && fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:          1  fifoif.wr_en_1        (fifoif.empty && fifoif.rd_en)
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       73 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(fifo_if.DUT fifoif);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               
    12                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    13                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    14                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    15                                               reg [max_fifo_addr:0] count;
    16                                               
    17              1                       2096     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    18                                               	if (!fifoif.rst_n) begin
    19              1                        195     		wr_ptr <= 0;
    20              1                        195     		fifoif.wr_ack<=0;////is added////////
    21              1                        195     		fifoif.overflow<=0;////is added////////
    22                                               	end
    23                                               	else if (fifoif.wr_en && count < FIFO_DEPTH) begin//write
    24              1                        988     		mem[wr_ptr] <= fifoif.data_in;
    25              1                        988     		fifoif.wr_ack <= 1;
    26              1                        988     		wr_ptr <= wr_ptr + 1;
    27              1                        988     		fifoif.overflow<=0;////is added////////
    28                                               
    29                                               	end
    30                                               	else begin 
    31              1                        913     		fifoif.wr_ack <= 0; 
    32                                               		if (fifoif.full & fifoif.wr_en)
    33              1                        332     			fifoif.overflow <= 1;
    34                                               		else
    35              1                        581     			fifoif.overflow <= 0;
    36                                               	end
    37                                               end
    38                                               
    39              1                       2096     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin //read
    40                                               	if (!fifoif.rst_n) begin
    41              1                        195     		rd_ptr <= 0;
    42              1                        195     		fifoif.underflow<=0;////is added////////
    43                                               
    44                                               	end
    45                                               	else if (fifoif.rd_en && count != 0) begin
    46              1                        503     		fifoif.data_out <= mem[rd_ptr];
    47              1                        503     		rd_ptr <= rd_ptr + 1;
    48              1                        503     		fifoif.underflow<=0;////is added////////
    49                                               	end
    50                                               	else if (fifoif.empty && fifoif.rd_en) ////is added////////
    51              1                         48     		fifoif.underflow<=1;				////is added////////
    52              1                       1350     	else 	fifoif.underflow<=0; 			////is added////////
    53                                               	
    54                                               end
    55                                               
    56              1                       1827     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin//counter
    57                                               	if (!fifoif.rst_n) begin
    58              1                        194     		count <= 0;
    59                                               	end
    60                                               	else begin
    61                                               		if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    62              1                        707     			count <= count + 1;
    63                                               		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    64              1                        169     			count <= count - 1;
    65                                               		////is added////////			
    66                                               		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
    67              1                         87     			count <= count - 1;
    68                                               		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
    69              1                         34     			count <= count + 1;
    70                                               	end
    71                                               end
    72                                               
    73              1                       1093     assign fifoif.full = (count == FIFO_DEPTH)? 1 : 0;
    74              1                       1093     assign fifoif.empty = (count == 0)? 1 : 0;
    75              1                       1093     assign fifoif.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //corrected 1 not 2////
    76              1                       1093     assign fifoif.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    12                                               module top();
    13                                                 bit clk;
    14                                                 initial begin
    15              1                          1         forever begin
    16              1                       4003           #1 clk=!clk;  // Clock generation
    16              2                       4002     
    17                                                   end
    18                                                 end
    19                                               
    20                                               fifo_if fifoif (clk);
    21                                               FIFO DUT(fifoif);
    22                                               bind FIFO fifo_sva fifo_sva_inst(fifoif);
    23                                               initial begin
    24              1                          1       uvm_config_db#(virtual fifo_if)::set(null, "uvm_test_top","fifo_If", fifoif);
    25              1                          1       run_test("fifo_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /fifo_seq_item_pkg
=== Design Unit: work.fifo_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_seq_item.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                       2001     Count coming in to IF
    5               2                    ***0***     `uvm_object_utils(fifo_seq_item)
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     `uvm_object_utils(fifo_seq_item)
    5               4                    ***0***     `uvm_object_utils(fifo_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                       2001     Count coming in to IF
    5               5                    ***0***     `uvm_object_utils(fifo_seq_item)
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_seq_item_pkg --

  File fifo_seq_item.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         5        10    33.33%

================================Statement Details================================

Statement Coverage for instance /fifo_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_seq_item.sv
    1                                                package fifo_seq_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class fifo_seq_item extends uvm_sequence_item;
    5               1                    ***0***     `uvm_object_utils(fifo_seq_item)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                       2001     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                       2001     
    5              10                    ***0***     
    6                                                  rand logic rst_n, wr_en, rd_en;
    7                                                  rand logic [15:0] data_in;
    8                                                  logic [15:0] data_out;//
    9                                                  bit wr_ack, overflow, full, empty, almostfull, almostempty, underflow;
    10                                               
    11                                                   function new(string name ="fifo_seq_item");
    12              1                       6005             super.new(name);
    13                                                   endfunction 
    14                                               
    15                                                   function string convert2string();
    16              1                    ***0***             return $sformatf ("%s rst_n = %0b ,wr_en= %0b, rd_en= %0b, data_in=%0b , data_out=%0b, wr_ack = %0b ,full= %0b, empty= %0b, almostfull=%0b almostempty = %0b ,overflow= %0b, underflow= %0b"
    17                                                       ,super.convert2string(),rst_n,wr_en, rd_en, data_in,data_out,wr_ack,full,empty,almostfull,almostempty,overflow,underflow);
    18                                                   endfunction
    19                                               
    20                                                   function string convert2string_stimulus();
    21              1                    ***0***             return $sformatf ("rst_n = %0b ,wr_en= %0b, rd_en= %0b, data_in=%0b , data_out=%0b, wr_ack = %0b ,full= %0b, empty= %0b, almostfull=%0b almostempty = %0b ,overflow= %0b, underflow= %0b"
    22                                                       ,rst_n,wr_en, rd_en, data_in,data_out,wr_ack,full,empty,almostfull,almostempty,overflow,underflow);
    23                                                   endfunction
    24                                               
    25                                               ////////////////////////////////////////////////
    26              1                       6005         int RD_EN_ON_DIST =30;
    27              1                       6005         int WR_EN_ON_DIST =70;


=================================================================================
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         64        64         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_gp         100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_1                                      1387          1          -    Covered              
        bin write_0                                       614          1          -    Covered              
    Coverpoint read_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_1                                        586          1          -    Covered              
        bin read_0                                       1415          1          -    Covered              
    Coverpoint full_flag                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_1                                        508          1          -    Covered              
        bin full_0                                       1493          1          -    Covered              
    Coverpoint empty_flag                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_1                                       163          1          -    Covered              
        bin empty_0                                      1838          1          -    Covered              
    Coverpoint almostfull_flag                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_1                                  325          1          -    Covered              
        bin almostfull_0                                 1676          1          -    Covered              
    Coverpoint almostempty_flag                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_1                                 200          1          -    Covered              
        bin almostempty_0                                1801          1          -    Covered              
    Coverpoint overflow_flag                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_1                                    332          1          -    Covered              
        bin overflow_0                                   1669          1          -    Covered              
    Coverpoint underflow_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_1                                    48          1          -    Covered              
        bin underflow_0                                  1953          1          -    Covered              
    Coverpoint wr_ack_flag                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_1                                      988          1          -    Covered              
        bin wr_ack_0                                     1013          1          -    Covered              
    Cross full                                        100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,full_0>                   311          1          -    Covered              
            bin <write_0,read_0,full_1>                   108          1          -    Covered              
            bin <write_1,read_0,full_0>                   596          1          -    Covered              
            bin <write_1,read_0,full_1>                   400          1          -    Covered              
            bin <write_0,read_1,full_0>                   195          1          -    Covered              
            bin <write_1,read_1,full_0>                   391          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_1_will_not_happend           0                     -    ZERO                 
    Cross empty                                       100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,empty_0>                  365          1          -    Covered              
            bin <write_1,read_0,empty_0>                  952          1          -    Covered              
            bin <write_0,read_1,empty_0>                  153          1          -    Covered              
            bin <write_1,read_1,empty_0>                  368          1          -    Covered              
            bin <write_0,read_0,empty_1>                   54          1          -    Covered              
            bin <write_0,read_1,empty_1>                   42          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_2_will_not_happend          67                     -    Occurred             
    Cross almostfull                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,almostfull_0>             351          1          -    Covered              
            bin <write_1,read_0,almostfull_0>             929          1          -    Covered              
            bin <write_0,read_1,almostfull_0>             151          1          -    Covered              
            bin <write_1,read_1,almostfull_0>             245          1          -    Covered              
            bin <write_0,read_0,almostfull_1>              68          1          -    Covered              
            bin <write_1,read_0,almostfull_1>              67          1          -    Covered              
            bin <write_0,read_1,almostfull_1>              44          1          -    Covered              
            bin <write_1,read_1,almostfull_1>             146          1          -    Covered              
    Cross almostempty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,almostempty_0>            386          1          -    Covered              
            bin <write_1,read_0,almostempty_0>            919          1          -    Covered              
            bin <write_0,read_1,almostempty_0>            175          1          -    Covered              
            bin <write_1,read_1,almostempty_0>            321          1          -    Covered              
            bin <write_0,read_0,almostempty_1>             33          1          -    Covered              
            bin <write_1,read_0,almostempty_1>             77          1          -    Covered              
            bin <write_0,read_1,almostempty_1>             20          1          -    Covered              
            bin <write_1,read_1,almostempty_1>             70          1          -    Covered              
    Cross overflow                                    100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,overflow_0>               419          1          -    Covered              
            bin <write_1,read_0,overflow_0>               751          1          -    Covered              
            bin <write_0,read_1,overflow_0>               195          1          -    Covered              
            bin <write_1,read_1,overflow_0>               304          1          -    Covered              
            bin <write_1,read_0,overflow_1>               245          1          -    Covered              
            bin <write_1,read_1,overflow_1>                87          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_3_will_not_happend           0                     -    ZERO                 
    Cross underflow                                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,underflow_0>              419          1          -    Covered              
            bin <write_1,read_0,underflow_0>              996          1          -    Covered              
            bin <write_0,read_1,underflow_0>              181          1          -    Covered              
            bin <write_0,read_1,underflow_1>               14          1          -    Covered              
            bin <write_1,read_1,underflow_0>              357          1          -    Covered              
            bin <write_1,read_1,underflow_1>               34          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_4_will_not_happend           0                     -    ZERO                 
    Cross ack                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,wr_ack_0>                 419          1          -    Covered              
            bin <write_1,read_0,wr_ack_0>                 289          1          -    Covered              
            bin <write_0,read_1,wr_ack_0>                 195          1          -    Covered              
            bin <write_1,read_1,wr_ack_0>                 110          1          -    Covered              
            bin <write_1,read_0,wr_ack_1>                 707          1          -    Covered              
            bin <write_1,read_1,wr_ack_1>                 281          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_5_will_not_happend           0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /fifo_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_coverage_uvm.sv
    1                                                package fifo_coverage_pkg;
    2                                                import fifo_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                    class fifo_coverage extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(fifo_coverage);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(fifo_seq_item) cov_export;
    10                                                       uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
    11                                                       fifo_seq_item item_cov;
    12                                                       
    13                                                   
    14                                                       covergroup cvr_gp ;
    15                                               
    16                                                           write_enable    :coverpoint item_cov.wr_en{ 
    17                                                           bins write_1  = {1};
    18                                                           bins write_0  = {0};
    19                                                           }
    20                                                           read_enable     :coverpoint item_cov.rd_en{
    21                                                           bins read_1  = {1};
    22                                                           bins read_0  = {0};
    23                                                           }
    24                                                           full_flag       :coverpoint item_cov.full {
    25                                                           bins full_1  = {1};
    26                                                           bins full_0  = {0};
    27                                                           }
    28                                                           empty_flag      :coverpoint item_cov.empty{
    29                                                           bins empty_1  = {1};
    30                                                           bins empty_0  = {0};
    31                                                           }
    32                                                           almostfull_flag :coverpoint item_cov.almostfull{
    33                                                           bins almostfull_1  = {1};
    34                                                           bins almostfull_0  = {0};
    35                                                           }
    36                                                           almostempty_flag:coverpoint item_cov.almostempty {
    37                                                           bins almostempty_1  = {1};
    38                                                           bins almostempty_0  = {0};
    39                                                           }
    40                                                           overflow_flag   :coverpoint item_cov.overflow    {
    41                                                           bins overflow_1  = {1};
    42                                                           bins overflow_0  = {0};
    43                                                           }
    44                                                           underflow_flag  :coverpoint item_cov.underflow   {
    45                                                           bins underflow_1  = {1};
    46                                                           bins underflow_0  = {0};
    47                                                           }
    48                                                           wr_ack_flag     :coverpoint item_cov.wr_ack  {
    49                                                           bins wr_ack_1  = {1};
    50                                                           bins wr_ack_0  = {0};
    51                                                           }
    52                                               
    53                                                           full:cross write_enable,read_enable,full_flag {
    54                                                           ignore_bins ignored_1_will_not_happend =binsof (read_enable.read_1) && binsof (full_flag.full_1); 
    55                                                           }
    56                                                           empty:cross write_enable,read_enable,empty_flag  {
    57                                                           ignore_bins ignored_2_will_not_happend =binsof (write_enable.write_1) && binsof (empty_flag.empty_1); 
    58                                                           }
    59                                                           almostfull:cross write_enable,read_enable,almostfull_flag ;
    60                                                           almostempty:cross write_enable,read_enable,almostempty_flag;
    61                                                           overflow:cross write_enable,read_enable,overflow_flag{
    62                                                           ignore_bins ignored_3_will_not_happend =binsof (write_enable.write_0) && binsof (overflow_flag.overflow_1); 
    63                                                           }
    64                                                           underflow:cross write_enable,read_enable,underflow_flag{
    65                                                           ignore_bins ignored_4_will_not_happend =binsof (read_enable.read_0) && binsof (underflow_flag.underflow_1); 
    66                                                           }
    67                                                           ack:cross write_enable,read_enable,wr_ack_flag   {
    68                                                           ignore_bins ignored_5_will_not_happend =binsof (write_enable.write_0) && binsof (wr_ack_flag.wr_ack_1); 
    69                                                           }
    70                                                       endgroup
    71                                                       
    72                                                       function new (string name = "fifo_coverage",uvm_component parent = null);
    73              1                          1                 super.new(name,parent);
    74              1                          1                 cvr_gp=new();
    75                                                       endfunction
    76                                               
    77                                                       function void build_phase(uvm_phase phase);
    78              1                          1                 super.build_phase(phase);
    79              1                          1                 cov_export = new("cov_export",this);
    80              1                          1                 cov_fifo = new("cov_fifo",this);
    81                                                       endfunction
    82                                               
    83                                                       function void connect_phase(uvm_phase phase);
    84              1                          1                     super.connect_phase(phase);
    85              1                          1                     cov_export.connect(cov_fifo.analysis_export);          
    86                                                       endfunction
    87                                               
    88                                                       task run_phase(uvm_phase phase);
    89              1                          1                 super.run_phase(phase);
    90              1                          1                 forever begin
    91              1                       2002                     cov_fifo.get(item_cov);
    92              1                       2001                     cvr_gp.sample();   


=================================================================================
=== Instance: /fifo_scoreboard_pkg
=== Design Unit: work.fifo_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        19         5    79.16%

================================Branch Details================================

Branch Coverage for instance /fifo_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard_uvm.sv
------------------------------------IF Branch------------------------------------
    42                                      2001     Count coming in to IF
    42              1                    ***0***                      if((item_sb.rd_en &&(data_out_ref !== item_sb.data_out)) || (full_ref !== item_sb.full) ||(wr_ack_ref !== item_sb.wr_ack)|| (overflow_ref!==item_sb.overflow) || 
    48              1                       2001                     else correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                   ***0***     Count coming in to IF
    44              1                    ***0***                         `uvm_error("run_phase", $sformatf("comparison failed, transaction received by the dut:  %s while the reference out :  data_out_ref=%0b, wr_ack_ref=%0b,overflow_ref=%0b, underflow_ref=%0b, full_ref=%0b, empty_ref=%0b,almostfull_ref=%0b, almostempty_ref=%0b , overflow_ref=%0b,underflow_ref=%0b "
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    52                                      2001     Count coming in to IF
    52              1                        100                 if (!item_chk.rst_n) begin
    66              1                       1901                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                      1901     Count coming in to IF
    68              1                        988                     if(item_chk.wr_en && !full_ref)begin //write
    75              1                        332                     else if(item_chk.wr_en && full_ref) begin
    79              1                        581                     else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                      1901     Count coming in to IF
    84              1                        503                     if(item_chk.rd_en && !empty_ref)begin //read
    90              1                         48                     else if(item_chk.rd_en && empty_ref) underflow_ref=1;   
    91              1                       1350                     else underflow_ref=0;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                      1901     Count coming in to IF
    93              1                        508                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
    93              2                       1393                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                      1901     Count coming in to IF
    94              1                         63                 empty_ref = (count == 0)? 1 : 0;    
    94              2                       1838                 empty_ref = (count == 0)? 1 : 0;    
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                      1901     Count coming in to IF
    95              1                        325                 almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
    95              2                       1576                 almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      1901     Count coming in to IF
    96              1                        200                 almostempty_ref = (count == 1)? 1 : 0;
    96              2                       1701                 almostempty_ref = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                        1     Count coming in to IF
    102             1                          1                 `uvm_info("report_phase",$sformatf("correct count = %0d",correct_count),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    103                                        1     Count coming in to IF
    103             1                          1                 `uvm_info("report_phase",$sformatf("error count = %0d",error_count),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      21        10        11    47.61%

================================Condition Details================================

Condition Coverage for instance /fifo_scoreboard_pkg --

  File fifo_scoreboard_uvm.sv
----------------Focused Condition View-------------------
Line       42 Item    1  ((this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) || (this.full_ref !== this.item_sb.full) || (this.wr_ack_ref !== this.item_sb.wr_ack) || (this.overflow_ref !== this.item_sb.overflow) || (this.empty_ref !== this.item_sb.empty) || (this.almostfull_ref !== this.item_sb.almostfull) || (this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow))
Condition totals: 0 of 9 input terms covered = 0.00%

                                           Input Term   Covered  Reason for no coverage   Hint
                                          -----------  --------  -----------------------  --------------
                                   this.item_sb.rd_en         N  '_1' not hit             Hit '_1'
        (this.data_out_ref !== this.item_sb.data_out)         N  '_1' not hit             Hit '_1'
                (this.full_ref !== this.item_sb.full)         N  '_1' not hit             Hit '_1'
            (this.wr_ack_ref !== this.item_sb.wr_ack)         N  '_1' not hit             Hit '_1'
        (this.overflow_ref !== this.item_sb.overflow)         N  '_1' not hit             Hit '_1'
              (this.empty_ref !== this.item_sb.empty)         N  '_1' not hit             Hit '_1'
    (this.almostfull_ref !== this.item_sb.almostfull)         N  '_1' not hit             Hit '_1'
  (this.almostempty_ref !== this.item_sb.almostempty)         N  '_1' not hit             Hit '_1'
      (this.underflow_ref !== this.item_sb.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                   -------------------------     
  Row   1:          1  this.item_sb.rd_en_0                                   ~((this.full_ref !== this.item_sb.full) || ((this.wr_ack_ref !== this.item_sb.wr_ack) || ((this.overflow_ref !== this.item_sb.overflow) || ((this.empty_ref !== this.item_sb.empty) || ((this.almostfull_ref !== this.item_sb.almostfull) || ((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow)))))))
  Row   2:    ***0***  this.item_sb.rd_en_1                                   (this.data_out_ref !== this.item_sb.data_out)
  Row   3:          1  (this.data_out_ref !== this.item_sb.data_out)_0        (~((this.full_ref !== this.item_sb.full) || ((this.wr_ack_ref !== this.item_sb.wr_ack) || ((this.overflow_ref !== this.item_sb.overflow) || ((this.empty_ref !== this.item_sb.empty) || ((this.almostfull_ref !== this.item_sb.almostfull) || ((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow))))))) && this.item_sb.rd_en)
  Row   4:    ***0***  (this.data_out_ref !== this.item_sb.data_out)_1        this.item_sb.rd_en            
  Row   5:          1  (this.full_ref !== this.item_sb.full)_0                (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~((this.wr_ack_ref !== this.item_sb.wr_ack) || ((this.overflow_ref !== this.item_sb.overflow) || ((this.empty_ref !== this.item_sb.empty) || ((this.almostfull_ref !== this.item_sb.almostfull) || ((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow)))))))
  Row   6:    ***0***  (this.full_ref !== this.item_sb.full)_1                ~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out))
  Row   7:          1  (this.wr_ack_ref !== this.item_sb.wr_ack)_0            (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~((this.overflow_ref !== this.item_sb.overflow) || ((this.empty_ref !== this.item_sb.empty) || ((this.almostfull_ref !== this.item_sb.almostfull) || ((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow))))))
  Row   8:    ***0***  (this.wr_ack_ref !== this.item_sb.wr_ack)_1            (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full))
  Row   9:          1  (this.overflow_ref !== this.item_sb.overflow)_0        (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~((this.empty_ref !== this.item_sb.empty) || ((this.almostfull_ref !== this.item_sb.almostfull) || ((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow)))))
 Row   10:    ***0***  (this.overflow_ref !== this.item_sb.overflow)_1        (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack))
 Row   11:          1  (this.empty_ref !== this.item_sb.empty)_0              (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~((this.almostfull_ref !== this.item_sb.almostfull) || ((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow))))
 Row   12:    ***0***  (this.empty_ref !== this.item_sb.empty)_1              (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow))
 Row   13:          1  (this.almostfull_ref !== this.item_sb.almostfull)_0    (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~(this.empty_ref !== this.item_sb.empty) && ~((this.almostempty_ref !== this.item_sb.almostempty) || (this.underflow_ref !== this.item_sb.underflow)))
 Row   14:    ***0***  (this.almostfull_ref !== this.item_sb.almostfull)_1    (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~(this.empty_ref !== this.item_sb.empty))
 Row   15:          1  (this.almostempty_ref !== this.item_sb.almostempty)_0  (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~(this.empty_ref !== this.item_sb.empty) && ~(this.almostfull_ref !== this.item_sb.almostfull) && ~(this.underflow_ref !== this.item_sb.underflow))
 Row   16:    ***0***  (this.almostempty_ref !== this.item_sb.almostempty)_1  (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~(this.empty_ref !== this.item_sb.empty) && ~(this.almostfull_ref !== this.item_sb.almostfull))
 Row   17:          1  (this.underflow_ref !== this.item_sb.underflow)_0      (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~(this.empty_ref !== this.item_sb.empty) && ~(this.almostfull_ref !== this.item_sb.almostfull) && ~(this.almostempty_ref !== this.item_sb.almostempty))
 Row   18:    ***0***  (this.underflow_ref !== this.item_sb.underflow)_1      (~(this.item_sb.rd_en && (this.data_out_ref !== this.item_sb.data_out)) && ~(this.full_ref !== this.item_sb.full) && ~(this.wr_ack_ref !== this.item_sb.wr_ack) && ~(this.overflow_ref !== this.item_sb.overflow) && ~(this.empty_ref !== this.item_sb.empty) && ~(this.almostfull_ref !== this.item_sb.almostfull) && ~(this.almostempty_ref !== this.item_sb.almostempty))

----------------Focused Condition View-------------------
Line       68 Item    1  (item_chk.wr_en && ~this.full_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  item_chk.wr_en         Y
   this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  item_chk.wr_en_0      -                             
  Row   2:          1  item_chk.wr_en_1      ~this.full_ref                
  Row   3:          1  this.full_ref_0       item_chk.wr_en                
  Row   4:          1  this.full_ref_1       item_chk.wr_en                

----------------Focused Condition View-------------------
Line       75 Item    1  (item_chk.wr_en && this.full_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  item_chk.wr_en         Y
   this.full_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  item_chk.wr_en_0      -                             
  Row   2:          1  item_chk.wr_en_1      this.full_ref                 
  Row   3:    ***0***  this.full_ref_0       item_chk.wr_en                
  Row   4:          1  this.full_ref_1       item_chk.wr_en                

----------------Focused Condition View-------------------
Line       84 Item    1  (item_chk.rd_en && ~this.empty_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  item_chk.rd_en         Y
  this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  item_chk.rd_en_0      -                             
  Row   2:          1  item_chk.rd_en_1      ~this.empty_ref               
  Row   3:          1  this.empty_ref_0      item_chk.rd_en                
  Row   4:          1  this.empty_ref_1      item_chk.rd_en                

----------------Focused Condition View-------------------
Line       90 Item    1  (item_chk.rd_en && this.empty_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  item_chk.rd_en         Y
  this.empty_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  item_chk.rd_en_0      -                             
  Row   2:          1  item_chk.rd_en_1      this.empty_ref                
  Row   3:    ***0***  this.empty_ref_0      item_chk.rd_en                
  Row   4:          1  this.empty_ref_1      item_chk.rd_en                

----------------Focused Condition View-------------------
Line       93 Item    1  (this.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 8)_0   -                             
  Row   2:          1  (this.count == 8)_1   -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (this.count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.count == (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.count == (8 - 1))_0  -                             
  Row   2:          1  (this.count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (this.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 1)_0   -                             
  Row   2:          1  (this.count == 1)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      49        45         4    91.83%

================================Statement Details================================

Statement Coverage for instance /fifo_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard_uvm.sv
    1                                                package fifo_scoreboard_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                import fifo_seq_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                    class fifo_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(fifo_scoreboard)
    7               2                    ***0***     
    7               3                          2     
    8                                                        uvm_analysis_port #(fifo_seq_item) sb_export;
    9                                                        uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
    10                                               parameter FIFO_WIDTH = 16;
    11                                               parameter FIFO_DEPTH = 8;
    12                                                       fifo_seq_item item_sb;
    13                                                       logic [FIFO_WIDTH-1:0]  data_out_ref;
    14                                                       logic full_ref, wr_ack_ref, overflow_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    15                                                       localparam max_fifo_addr = $clog2(FIFO_DEPTH);//----------
    16                                                       logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;//----------
    17                                                       logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    18                                                       logic [max_fifo_addr:0] count;//----------
    19              1                          1             int error_count,correct_count= 0;
    20                                               
    21                                               
    22                                                       function new(string name = "fifo_scoreboard", uvm_component parent =null);
    23              1                          1                 super.new(name,parent);
    24                                                       endfunction
    25                                               
    26                                                       function void build_phase(uvm_phase phase);
    27              1                          1                 super.build_phase(phase);
    28              1                          1                 sb_export = new("sb_export",this);
    29              1                          1                 sb_fifo = new("sb_fifo",this);
    30                                                       endfunction
    31                                                   
    32                                                       function void connect_phase(uvm_phase phase);
    33              1                          1                 super.connect_phase(phase);
    34              1                          1                 sb_export.connect(sb_fifo.analysis_export);          
    35                                                       endfunction
    36                                               
    37                                                       task run_phase(uvm_phase phase);
    38              1                          1                 super.run_phase(phase);
    39              1                          1                 forever begin
    40              1                       2002                     sb_fifo.get(item_sb);
    41              1                       2001                     ref_model(item_sb);
    42                                                                if((item_sb.rd_en &&(data_out_ref !== item_sb.data_out)) || (full_ref !== item_sb.full) ||(wr_ack_ref !== item_sb.wr_ack)|| (overflow_ref!==item_sb.overflow) || 
    43                                                                (empty_ref!==item_sb.empty)|| (almostfull_ref!==item_sb.almostfull)|| (almostempty_ref!==item_sb.almostempty)|| (underflow_ref!==item_sb.underflow))begin
    44              1                    ***0***                         `uvm_error("run_phase", $sformatf("comparison failed, transaction received by the dut:  %s while the reference out :  data_out_ref=%0b, wr_ack_ref=%0b,overflow_ref=%0b, underflow_ref=%0b, full_ref=%0b, empty_ref=%0b,almostfull_ref=%0b, almostempty_ref=%0b , overflow_ref=%0b,underflow_ref=%0b "
    45                                                                   ,item_sb.convert2string(),data_out_ref, wr_ack_ref, overflow_ref, underflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref,overflow_ref,underflow_ref));
    46              1                    ***0***                         error_count++;
    47                                                               end
    48              1                       2001                     else correct_count++;
    49                                                           end   
    50                                                       endtask
    51                                                       task ref_model(fifo_seq_item item_chk);
    52                                                           if (!item_chk.rst_n) begin
    53              1                        100                     rd_ptr = 0;
    54              1                        100                     wr_ptr = 0;
    55              1                        100                     count = 0;
    56                                               
    57              1                        100                     wr_ack_ref = 0;
    58              1                        100                     underflow_ref = 0;
    59              1                        100                     overflow_ref = 0;
    60                                               
    61              1                        100                     full_ref = 0;
    62              1                        100                     empty_ref = 1;
    63              1                        100                     almostfull_ref = 0;
    64              1                        100                     almostempty_ref = 0;
    65                                                           end 
    66                                                           else begin
    67                                                               // Sread and write
    68                                                               if(item_chk.wr_en && !full_ref)begin //write
    69              1                        988                         mem[wr_ptr] = item_chk.data_in;
    70              1                        988                         wr_ack_ref = 1;
    71              1                        988                         wr_ptr ++;
    72              1                        988                         count++;
    73              1                        988                         overflow_ref=0;
    74                                                               end
    75                                                               else if(item_chk.wr_en && full_ref) begin
    76              1                        332                             overflow_ref=1;
    77              1                        332                             wr_ack_ref = 0;
    78                                                               end
    79                                                               else begin
    80              1                        581                             wr_ack_ref = 0;
    81              1                        581                             overflow_ref=0;  
    82                                                               end
    83                                               
    84                                                               if(item_chk.rd_en && !empty_ref)begin //read
    85              1                        503                             data_out_ref = mem[rd_ptr];
    86              1                        503                             rd_ptr++;
    87              1                        503                             underflow_ref = 0;
    88              1                        503                             count--;
    89                                                               end 
    90              1                         48                     else if(item_chk.rd_en && empty_ref) underflow_ref=1;   
    91              1                       1350                     else underflow_ref=0;
    92                                               
    93              1                       1901                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
    94              1                       1901                 empty_ref = (count == 0)? 1 : 0;    
    95              1                       1901                 almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
    96              1                       1901                 almostempty_ref = (count == 1)? 1 : 0;
    97                                                           end  
    98                                                       endtask
    99                                               
    100                                                      function void report_phase(uvm_phase phase);
    101             1                          1                 super.report_phase(phase);
    102             1                          1                 `uvm_info("report_phase",$sformatf("correct count = %0d",correct_count),UVM_MEDIUM);
    103             1                          1                 `uvm_info("report_phase",$sformatf("error count = %0d",error_count),UVM_MEDIUM);


=================================================================================
=== Instance: /fifo_sequencer_pkg
=== Design Unit: work.fifo_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sequencer.sv
    1                                                package fifo_sequencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
    6               1                    ***0***         `uvm_component_utils(fifo_sequencer)
    6               2                    ***0***     
    6               3                          2     
    7                                                        
    8                                                    function new(string name ="fifo_sequencer",uvm_component parent = null);
    9               1                          1             super.new(name,parent);


=================================================================================
=== Instance: /fifo_config_pkg
=== Design Unit: work.fifo_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(fifo_config)
    6               4                    ***0***             `uvm_object_utils(fifo_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_config_pkg --

  File fifo_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /fifo_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_config.sv
    1                                                package fifo_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                    class fifo_config extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(fifo_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual fifo_if fifo_config_vif;
    9                                                
    10                                                       function new (string name = "fifo_config");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /fifo_driver_pkg
=== Design Unit: work.fifo_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_driver.sv
------------------------------------IF Branch------------------------------------
    29                                      2001     Count coming in to IF
    29              1                    ***0***                 `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_driver.sv
    1                                                package fifo_driver_pkg;
    2                                                import fifo_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_driver extends uvm_driver #(fifo_seq_item);
    7               1                    ***0***         `uvm_component_utils(fifo_driver)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual fifo_if fifo_vif;
    10                                                   fifo_seq_item stim_seq_item;
    11                                               
    12                                                   function new (string name = "fifo_driver",uvm_component parent = null);
    13              1                          1             super.new(name,parent);
    14                                                   endfunction
    15                                               
    16                                                   task run_phase(uvm_phase phase);
    17              1                          1             super.run_phase(phase);
    18              1                          1             forever begin
    19              1                       2002                 stim_seq_item = fifo_seq_item::type_id::create("stim_seq_item");
    20              1                       2002                 seq_item_port.get_next_item(stim_seq_item);
    21                                                          
    22              1                       2001                 fifo_vif.data_in = stim_seq_item.data_in;
    23              1                       2001                 fifo_vif.wr_en = stim_seq_item.wr_en;
    24              1                       2001                 fifo_vif.rd_en = stim_seq_item.rd_en;
    25              1                       2001                 fifo_vif.rst_n = stim_seq_item.rst_n;
    26                                                          
    27              1                       2001                 @(negedge fifo_vif.clk);
    28              1                       2001                 seq_item_port.item_done();
    29              1                    ***0***                 `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /fifo_agent_pkg
=== Design Unit: work.fifo_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /fifo_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_agent.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***                 if(!uvm_config_db#(fifo_config)::get(this, "","CFG" , fifo_config_cfg))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***                 `uvm_fatal("build_phase" , "Unable to get configuration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_agent.sv
    1                                                package fifo_agent_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                import fifo_driver_pkg::*;
    5                                                import fifo_config_pkg::*;
    6                                                import fifo_monitor_pkg::*;
    7                                                import fifo_sequencer_pkg::*;
    8                                                import fifo_seq_item_pkg::*;
    9                                                
    10                                               `include "uvm_macros.svh"
    11                                                   
    12                                                   class fifo_agent extends uvm_agent;
    13              1                    ***0***             `uvm_component_utils(fifo_agent)
    13              2                    ***0***     
    13              3                          2     
    14                                                       fifo_sequencer sqr;
    15                                                       fifo_monitor mon;
    16                                                       fifo_driver fifo_driv;
    17                                                       fifo_config fifo_config_cfg;
    18                                               
    19                                                       uvm_analysis_port #(fifo_seq_item) agt_ap;
    20                                               
    21                                                       function new(string name = "fifo_agent", uvm_component parent =null);
    22              1                          1                 super.new(name,parent);
    23                                                       endfunction
    24                                               
    25                                                       function void build_phase(uvm_phase phase);
    26              1                          1                 super.build_phase(phase);
    27                                                           if(!uvm_config_db#(fifo_config)::get(this, "","CFG" , fifo_config_cfg))begin
    28              1                    ***0***                 `uvm_fatal("build_phase" , "Unable to get configuration object");
    29                                                           end
    30                                               
    31              1                          1                 fifo_driv=fifo_driver::type_id::create("fifo_driv",this);
    32              1                          1                 sqr = fifo_sequencer::type_id::create("driver",this);
    33              1                          1                 mon=fifo_monitor::type_id::create("mon",this);
    34              1                          1                 agt_ap = new("agt_ap",this);
    35                                                       endfunction
    36                                               
    37                                                       function void connect_phase(uvm_phase phase);
    38              1                          1                 super.connect_phase(phase);
    39              1                          1                 fifo_driv.fifo_vif= fifo_config_cfg.fifo_config_vif;
    40              1                          1                 mon.fifo_mon_vif = fifo_config_cfg.fifo_config_vif;
    41              1                          1                 fifo_driv.seq_item_port.connect(sqr.seq_item_export);
    42              1                          1                 mon.mon_ap.connect(agt_ap);              


=================================================================================
=== Instance: /fifo_env_pkg
=== Design Unit: work.fifo_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /fifo_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_env.sv
    8                                                package fifo_env_pkg;
    9                                                import fifo_agent_pkg::*;
    10                                               import fifo_scoreboard_pkg::*;
    11                                               import fifo_coverage_pkg::*;
    12                                               import uvm_pkg::*;
    13                                               `include "uvm_macros.svh"
    14                                               
    15                                                   class fifo_env extends uvm_env;
    16                                               
    17              1                    ***0***           `uvm_component_utils(fifo_env)
    17              2                    ***0***     
    17              3                          2     
    18                                               
    19                                               
    20                                                     fifo_scoreboard fifo_sb;
    21                                                     fifo_coverage fifo_cvrg;
    22                                                     fifo_agent agent;
    23                                               
    24                                                       function new (string name = "fifo_env",uvm_component parent = null);
    25              1                          1               super.new(name,parent);
    26                                                       endfunction
    27                                               
    28                                                       function void build_phase(uvm_phase phase);
    29              1                          1               super.build_phase(phase);
    30              1                          1               fifo_sb=fifo_scoreboard::type_id::create("fifo_sb",this);
    31              1                          1               agent = fifo_agent::type_id::create("agent",this);
    32              1                          1               fifo_cvrg = fifo_coverage::type_id::create("fifo_cvrg",this);
    33                                                       endfunction
    34                                               
    35                                                       function void connect_phase(uvm_phase phase);
    36              1                          1               super.connect_phase(phase);
    37              1                          1               agent.agt_ap.connect(fifo_sb.sb_export);
    38              1                          1               agent.agt_ap.connect(fifo_cvrg.cov_export);


=================================================================================
=== Instance: /fifo_sequence_pkg
=== Design Unit: work.fifo_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_sequence_pkg/fifo_sequence/body/#ublk#40571367#22/immed__25
                     fifo_sequence.sv(25)               0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sequence.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(fifo_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                          1     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(fifo_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(fifo_sequence)
    6               4                    ***0***         `uvm_object_utils(fifo_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                          1     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(fifo_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(fifo_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_sequence_pkg --

  File fifo_sequence.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        14         8    63.63%

================================Statement Details================================

Statement Coverage for instance /fifo_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sequence.sv
    1                                                package fifo_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                    class fifo_sequence extends uvm_sequence #(fifo_seq_item);
    6               1                    ***0***         `uvm_object_utils(fifo_sequence)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                          1     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                          1     
    6              10                    ***0***     
    7                                                        fifo_seq_item seq_item;
    8                                                
    9                                                        function new(string name ="fifo_sequence");
    10              1                          1                 super.new(name);
    11                                                       endfunction //new()
    12                                               
    13                                                       task body;
    14              1                          1                 seq_item = fifo_seq_item::type_id::create("seq_item");
    15              1                          1                 start_item(seq_item);
    16              1                          1                 seq_item.rst_n=0;
    17              1                          1                 seq_item.data_in=0;
    18              1                          1                 seq_item.wr_en=0;
    19              1                          1                 seq_item.rd_en=0;
    20              1                          1                 finish_item(seq_item);
    21                                               
    22              1                       2000             repeat(2000)begin 
    23              1                       2000                 seq_item = fifo_seq_item::type_id::create("seq_item");
    24              1                       2000                 start_item(seq_item);
    25                                                           assert(seq_item.randomize());
    26              1                       2000                 finish_item(seq_item);


=================================================================================
=== Instance: /fifo_test_pkg
=== Design Unit: work.fifo_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /fifo_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_test.sv
------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                    ***0***             if(!uvm_config_db#(virtual fifo_if)::get(this,"","fifo_If" , fifo_config_cfg.fifo_config_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***                 `uvm_fatal("build_phase" , "test : Unable to get the virtual interface of the fifo from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                          1             `uvm_info("run_phase", "stimulus Generation started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                          1              `uvm_info("run_phase", "stimulus Generation ended",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /fifo_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_test.sv
    8                                                package fifo_test_pkg;
    9                                                import fifo_config_pkg::*;
    10                                               import fifo_sequence_pkg::*;
    11                                               import fifo_env_pkg::*;
    12                                               import uvm_pkg::*;
    13                                               `include "uvm_macros.svh"
    14                                               
    15                                               class fifo_test extends uvm_test;
    16              1                    ***0***         `uvm_component_utils(fifo_test)
    16              2                    ***0***     
    16              3                          4     
    17                                                   fifo_env env;
    18                                                   virtual fifo_if fifo_vif;
    19                                                   fifo_config fifo_config_cfg;
    20                                                   fifo_sequence fifo_sequence_obj;
    21                                               
    22                                                   function new (string name = "fifo_test",uvm_component parent = null);
    23              1                          1             super.new(name,parent);
    24                                                   endfunction
    25                                               
    26                                                   function void build_phase(uvm_phase phase);
    27              1                          1             super.build_phase(phase);
    28              1                          1             env=fifo_env::type_id::create("env",this);  
    29              1                          1             fifo_config_cfg = fifo_config::type_id::create("fifo_config_cfg");
    30              1                          1             fifo_sequence_obj = fifo_sequence::type_id::create("fifo_sequence_obj",this);//////////////////
    31                                                   
    32                                                       if(!uvm_config_db#(virtual fifo_if)::get(this,"","fifo_If" , fifo_config_cfg.fifo_config_vif))
    33              1                    ***0***                 `uvm_fatal("build_phase" , "test : Unable to get the virtual interface of the fifo from the uvm_config_db");
    34              1                          1             uvm_config_db#(fifo_config)::set(this,"*","CFG" , fifo_config_cfg);
    35                                                   endfunction
    36                                               
    37                                                   task run_phase(uvm_phase phase);
    38              1                          1             super.run_phase(phase);
    39              1                          1             phase.raise_objection(this);
    40              1                          1             `uvm_info("run_phase", "stimulus Generation started",UVM_LOW);
    41              1                          1             fifo_sequence_obj.start(env.agent.sqr);
    42              1                          1              `uvm_info("run_phase", "stimulus Generation ended",UVM_LOW);
    43              1                          1             phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_gp         100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_1                                      1387          1          -    Covered              
        bin write_0                                       614          1          -    Covered              
    Coverpoint read_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_1                                        586          1          -    Covered              
        bin read_0                                       1415          1          -    Covered              
    Coverpoint full_flag                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_1                                        508          1          -    Covered              
        bin full_0                                       1493          1          -    Covered              
    Coverpoint empty_flag                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_1                                       163          1          -    Covered              
        bin empty_0                                      1838          1          -    Covered              
    Coverpoint almostfull_flag                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_1                                  325          1          -    Covered              
        bin almostfull_0                                 1676          1          -    Covered              
    Coverpoint almostempty_flag                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_1                                 200          1          -    Covered              
        bin almostempty_0                                1801          1          -    Covered              
    Coverpoint overflow_flag                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_1                                    332          1          -    Covered              
        bin overflow_0                                   1669          1          -    Covered              
    Coverpoint underflow_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_1                                    48          1          -    Covered              
        bin underflow_0                                  1953          1          -    Covered              
    Coverpoint wr_ack_flag                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_1                                      988          1          -    Covered              
        bin wr_ack_0                                     1013          1          -    Covered              
    Cross full                                        100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,full_0>                   311          1          -    Covered              
            bin <write_0,read_0,full_1>                   108          1          -    Covered              
            bin <write_1,read_0,full_0>                   596          1          -    Covered              
            bin <write_1,read_0,full_1>                   400          1          -    Covered              
            bin <write_0,read_1,full_0>                   195          1          -    Covered              
            bin <write_1,read_1,full_0>                   391          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_1_will_not_happend           0                     -    ZERO                 
    Cross empty                                       100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,empty_0>                  365          1          -    Covered              
            bin <write_1,read_0,empty_0>                  952          1          -    Covered              
            bin <write_0,read_1,empty_0>                  153          1          -    Covered              
            bin <write_1,read_1,empty_0>                  368          1          -    Covered              
            bin <write_0,read_0,empty_1>                   54          1          -    Covered              
            bin <write_0,read_1,empty_1>                   42          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_2_will_not_happend          67                     -    Occurred             
    Cross almostfull                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,almostfull_0>             351          1          -    Covered              
            bin <write_1,read_0,almostfull_0>             929          1          -    Covered              
            bin <write_0,read_1,almostfull_0>             151          1          -    Covered              
            bin <write_1,read_1,almostfull_0>             245          1          -    Covered              
            bin <write_0,read_0,almostfull_1>              68          1          -    Covered              
            bin <write_1,read_0,almostfull_1>              67          1          -    Covered              
            bin <write_0,read_1,almostfull_1>              44          1          -    Covered              
            bin <write_1,read_1,almostfull_1>             146          1          -    Covered              
    Cross almostempty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,almostempty_0>            386          1          -    Covered              
            bin <write_1,read_0,almostempty_0>            919          1          -    Covered              
            bin <write_0,read_1,almostempty_0>            175          1          -    Covered              
            bin <write_1,read_1,almostempty_0>            321          1          -    Covered              
            bin <write_0,read_0,almostempty_1>             33          1          -    Covered              
            bin <write_1,read_0,almostempty_1>             77          1          -    Covered              
            bin <write_0,read_1,almostempty_1>             20          1          -    Covered              
            bin <write_1,read_1,almostempty_1>             70          1          -    Covered              
    Cross overflow                                    100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,overflow_0>               419          1          -    Covered              
            bin <write_1,read_0,overflow_0>               751          1          -    Covered              
            bin <write_0,read_1,overflow_0>               195          1          -    Covered              
            bin <write_1,read_1,overflow_0>               304          1          -    Covered              
            bin <write_1,read_0,overflow_1>               245          1          -    Covered              
            bin <write_1,read_1,overflow_1>                87          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_3_will_not_happend           0                     -    ZERO                 
    Cross underflow                                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,underflow_0>              419          1          -    Covered              
            bin <write_1,read_0,underflow_0>              996          1          -    Covered              
            bin <write_0,read_1,underflow_0>              181          1          -    Covered              
            bin <write_0,read_1,underflow_1>               14          1          -    Covered              
            bin <write_1,read_1,underflow_0>              357          1          -    Covered              
            bin <write_1,read_1,underflow_1>               34          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_4_will_not_happend           0                     -    ZERO                 
    Cross ack                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_0,read_0,wr_ack_0>                 419          1          -    Covered              
            bin <write_1,read_0,wr_ack_0>                 289          1          -    Covered              
            bin <write_0,read_1,wr_ack_0>                 195          1          -    Covered              
            bin <write_1,read_1,wr_ack_0>                 110          1          -    Covered              
            bin <write_1,read_0,wr_ack_1>                 707          1          -    Covered              
            bin <write_1,read_1,wr_ack_1>                 281          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_5_will_not_happend           0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/fifo_sva_inst/cover__rd_ptr_p   fifo_sva Verilog  SVA  fifo_sva.sv(37)  479 Covered   
/top/DUT/fifo_sva_inst/cover__wr_ptr_p   fifo_sva Verilog  SVA  fifo_sva.sv(32)  932 Covered   
/top/DUT/fifo_sva_inst/cover__underflow_p 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(27)   47 Covered   
/top/DUT/fifo_sva_inst/cover__overflow_p fifo_sva Verilog  SVA  fifo_sva.sv(22)  316 Covered   
/top/DUT/fifo_sva_inst/cover__write_ack_p 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(17)  932 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 5

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifo_sva_inst/assert__rd_ptr_p
                     fifo_sva.sv(37)                    0          1
/top/DUT/fifo_sva_inst/assert__wr_ptr_p
                     fifo_sva.sv(32)                    0          1
/top/DUT/fifo_sva_inst/assert__underflow_p
                     fifo_sva.sv(27)                    0          1
/top/DUT/fifo_sva_inst/assert__overflow_p
                     fifo_sva.sv(22)                    0          1
/top/DUT/fifo_sva_inst/assert__write_ack_p
                     fifo_sva.sv(17)                    0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__11
                     fifo_sva.sv(11)                    0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__10
                     fifo_sva.sv(10)                    0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__9
                     fifo_sva.sv(9)                     0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/immed__8
                     fifo_sva.sv(8)                     0          1
/top/DUT/fifo_sva_inst/#ublk#265645057#4/#ublk#265645057#5/immed__6
                     fifo_sva.sv(6)                     0          1
/fifo_sequence_pkg/fifo_sequence/body/#ublk#40571367#22/immed__25
                     fifo_sequence.sv(25)               0          1

Total Coverage By Instance (filtered view): 84.87%

