// Seed: 311796977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_5 = 0;
  inout wire id_2;
  inout wire id_1;
  wire \id_7 ;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output wire id_2,
    input wire id_3,
    input wire id_4
    , id_13,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri id_9,
    input wire id_10,
    input wire id_11
);
  always_latch @(posedge -1) id_1 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
