INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/cpu_unit/cpu_unit.srcs/sources_1/new/cpu_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/cpu_unit/cpu_unit.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/cpu_unit/cpu_unit.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
