

================================================================
== Vivado HLS Report for 'mat_mul_wrap'
================================================================
* Date:           Thu Dec 13 22:27:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20202|  20202|  20203|  20203|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-------+-------+-------+-------+---------+
        |                    |          |    Latency    |    Interval   | Pipeline|
        |      Instance      |  Module  |  min  |  max  |  min  |  max  |   Type  |
        +--------------------+----------+-------+-------+-------+-------+---------+
        |grp_copy_mat_fu_28  |copy_mat  |  20201|  20201|  20201|  20201|   none  |
        |grp_copy_mat_fu_36  |copy_mat  |  20201|  20201|  20201|  20201|   none  |
        |grp_copy_mat_fu_44  |copy_mat  |  20201|  20201|  20201|  20201|   none  |
        +--------------------+----------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     660|    372|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      0|     665|    389|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+----------+---------+-------+-----+-----+
    |grp_copy_mat_fu_28  |copy_mat  |        0|      0|  220|  124|
    |grp_copy_mat_fu_36  |copy_mat  |        0|      0|  220|  124|
    |grp_copy_mat_fu_44  |copy_mat  |        0|      0|  220|  124|
    +--------------------+----------+---------+-------+-----+-----+
    |Total               |          |        0|      0|  660|  372|
    +--------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |matB_local_U  |mat_mul_wrap_matBcud  |       32|  0|   0|  10000|   32|     1|       320000|
    |matA_local_U  |mat_mul_wrap_matBcud  |       32|  0|   0|  10000|   32|     1|       320000|
    |matC_local_U  |mat_mul_wrap_matCbkb  |       32|  0|   0|  10000|   32|     1|       320000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                      |       96|  0|   0|  30000|   96|     3|       960000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |ap_reg_grp_copy_mat_fu_28_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_copy_mat_fu_36_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_copy_mat_fu_44_ap_start  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_start       |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_done        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_idle        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_ready       | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|matA_address0  | out |   14|  ap_memory |     matA     |     array    |
|matA_ce0       | out |    1|  ap_memory |     matA     |     array    |
|matA_q0        |  in |   32|  ap_memory |     matA     |     array    |
|matB_address0  | out |   14|  ap_memory |     matB     |     array    |
|matB_ce0       | out |    1|  ap_memory |     matB     |     array    |
|matB_q0        |  in |   32|  ap_memory |     matB     |     array    |
|matC_address0  | out |   14|  ap_memory |     matC     |     array    |
|matC_ce0       | out |    1|  ap_memory |     matC     |     array    |
|matC_we0       | out |    1|  ap_memory |     matC     |     array    |
|matC_d0        | out |   32|  ap_memory |     matC     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

