// Seed: 1283898494
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wor id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_1 = 1 ? 1'h0 : 1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output logic id_5,
    input wor id_6,
    input wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input uwire id_18,
    input wire id_19
    , id_24,
    input uwire id_20,
    input uwire id_21,
    output wor id_22
);
  supply0 id_25 = 1;
  reg id_26;
  always begin
    id_5 <= id_26;
  end
  assign id_12 = 1;
  assign id_26 = 1'b0;
  reg id_27 = id_17 ? ((1)) : id_26;
  module_0(
      id_8, id_12, id_10, id_11, id_17, id_1, id_16, id_14, id_12, id_7
  );
  supply0 id_28 = 1, id_29, id_30, id_31, id_32, id_33;
  wire id_34;
  wand id_35 = 1;
  id_36(
      1 ^ 1 ? 1 : id_1 - id_8, 1, 1, id_29, 1
  );
  assign id_32 = id_30;
  assign id_30 = id_32;
  assign id_31 = 1'b0;
endmodule
